#ifndef ARDEV_T_XUSB_XHCI_H_
#define ARDEV_T_XUSB_XHCI_H_

// generated by manual_ref_to_h.py from dev_t_xusb_xhci.ref - do not edit

//
// Copyright (c) 2011 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS AS IS
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
// 
// 
// 
// 
// 
// 
// 
// 
// 
//                            MCP XHCI Reference Manual
// 
//                         Karthik Mani (kmani@nvidia.com)
// 
//                                Nvidia Corporation
// 
//                            2701 San Tomas Expressway
// 
//                              Santa Clara, CA 95050
// 
// 
// 
//                 $Id: //dev/stdif/xusb/1.2/manuals/dev_t_xusb_xhci.ref#2 $
//                               $Date: 2014/08/27 $
// 
// 
// 
// 
// 
// 
// 
// 
// 
// 
// 
// 
// 
// .ADDR_SPACE BAR0
// 
// 
// 


#define XUSB_XHCI_CAP_REG0_0                               _MK_ADDR_CONST(0x00000000)
#define XUSB_XHCI_CAP_REG0_0_SECURE                        0
#define XUSB_XHCI_CAP_REG0_0_WORD_COUNT                    1
#define XUSB_XHCI_CAP_REG0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_REG0_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_REG0_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_REG0_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_REG0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_CAP_REG0_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_REG0_0_CLEAR_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_REG0_0_TGL_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_REG0_0_CAPLENGTH_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_CAP_REG0_0_CAPLENGTH_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_CAP_REG0_0_CAPLENGTH_SHIFT)
#define XUSB_XHCI_CAP_REG0_0_CAPLENGTH_RANGE               7:0
#define XUSB_XHCI_CAP_REG0_0_CAPLENGTH_WOFFSET             0
#define XUSB_XHCI_CAP_REG0_0_CAPLENGTH_INIT                _MK_ENUM_CONST(0x00000020)
#define XUSB_XHCI_CAP_REG0_0_RSVD_SHIFT                     _MK_SHIFT_CONST(8)
#define XUSB_XHCI_CAP_REG0_0_RSVD_FIELD                    (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_CAP_REG0_0_RSVD_SHIFT)
#define XUSB_XHCI_CAP_REG0_0_RSVD_RANGE                    15:8
#define XUSB_XHCI_CAP_REG0_0_RSVD_WOFFSET                  0
#define XUSB_XHCI_CAP_REG0_0_RSVD_00                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_REG0_0_HCIVERSION_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_XHCI_CAP_REG0_0_HCIVERSION_FIELD              (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_CAP_REG0_0_HCIVERSION_SHIFT)
#define XUSB_XHCI_CAP_REG0_0_HCIVERSION_RANGE              31:16
#define XUSB_XHCI_CAP_REG0_0_HCIVERSION_WOFFSET            0
#define XUSB_XHCI_CAP_REG0_0_HCIVERSION_INIT               _MK_ENUM_CONST(0x00000110)


// 


#define XUSB_XHCI_CAP_HCSPARAMS1_0                         _MK_ADDR_CONST(0x00000004)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_SECURE                  0
#define XUSB_XHCI_CAP_HCSPARAMS1_0_WORD_COUNT              1
#define XUSB_XHCI_CAP_HCSPARAMS1_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_READ_MASK               _MK_MASK_CONST(0xff7fffff)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXSLOTS_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXSLOTS_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_CAP_HCSPARAMS1_0_MAXSLOTS_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXSLOTS_RANGE          7:0
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXSLOTS_WOFFSET        0
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXSLOTS_INIT           _MK_ENUM_CONST(0x000000FF)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXINTRS_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXINTRS_FIELD          (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_CAP_HCSPARAMS1_0_MAXINTRS_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXINTRS_RANGE          18:8
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXINTRS_WOFFSET        0
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXINTRS_INIT           _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_RSVD0_SHIFT              _MK_SHIFT_CONST(19)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_RSVD0_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_CAP_HCSPARAMS1_0_RSVD0_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_RSVD0_RANGE             22:19
#define XUSB_XHCI_CAP_HCSPARAMS1_0_RSVD0_WOFFSET           0
#define XUSB_XHCI_CAP_HCSPARAMS1_0_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXPORTS_SHIFT           _MK_SHIFT_CONST(24)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXPORTS_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_CAP_HCSPARAMS1_0_MAXPORTS_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXPORTS_RANGE          31:24
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXPORTS_WOFFSET        0
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXPORTS_INIT           _MK_ENUM_CONST(0x00000010)


// 


#define XUSB_XHCI_CAP_HCSPARAMS2_0                         _MK_ADDR_CONST(0x00000008)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SECURE                  0
#define XUSB_XHCI_CAP_HCSPARAMS2_0_WORD_COUNT              1
#define XUSB_XHCI_CAP_HCSPARAMS2_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_IST_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_IST_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_CAP_HCSPARAMS2_0_IST_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_IST_RANGE               3:0
#define XUSB_XHCI_CAP_HCSPARAMS2_0_IST_WOFFSET             0
#define XUSB_XHCI_CAP_HCSPARAMS2_0_IST_INIT                _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_ERST_MAX_SHIFT           _MK_SHIFT_CONST(4)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_ERST_MAX_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_CAP_HCSPARAMS2_0_ERST_MAX_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_ERST_MAX_RANGE          7:4
#define XUSB_XHCI_CAP_HCSPARAMS2_0_ERST_MAX_WOFFSET        0
#define XUSB_XHCI_CAP_HCSPARAMS2_0_ERST_MAX_INIT           _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_RSVD_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_RSVD_FIELD              (_MK_SHIFT_CONST(0x1fff) << XUSB_XHCI_CAP_HCSPARAMS2_0_RSVD_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_RSVD_RANGE              20:8
#define XUSB_XHCI_CAP_HCSPARAMS2_0_RSVD_WOFFSET            0
#define XUSB_XHCI_CAP_HCSPARAMS2_0_RSVD_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBHI_SHIFT           _MK_SHIFT_CONST(21)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBHI_FIELD          (_MK_SHIFT_CONST(0x1f) << XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBHI_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBHI_RANGE          25:21
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBHI_WOFFSET        0
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBHI_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SPR_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SPR_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCSPARAMS2_0_SPR_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SPR_RANGE               26:26
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SPR_WOFFSET             0
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SPR_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SPR_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBLO_SHIFT           _MK_SHIFT_CONST(27)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBLO_FIELD          (_MK_SHIFT_CONST(0x1f) << XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBLO_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBLO_RANGE          31:27
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBLO_WOFFSET        0
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBLO_INIT           _MK_ENUM_CONST(0x00000000)


// 


#define XUSB_XHCI_CAP_HCSPARAMS3_0                         _MK_ADDR_CONST(0x0000000C)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_SECURE                  0
#define XUSB_XHCI_CAP_HCSPARAMS3_0_WORD_COUNT              1
#define XUSB_XHCI_CAP_HCSPARAMS3_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U1LAT_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U1LAT_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_CAP_HCSPARAMS3_0_U1LAT_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U1LAT_RANGE             7:0
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U1LAT_WOFFSET           0
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U1LAT_INIT              _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_RSVD_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_RSVD_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_CAP_HCSPARAMS3_0_RSVD_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_RSVD_RANGE              15:8
#define XUSB_XHCI_CAP_HCSPARAMS3_0_RSVD_WOFFSET            0
#define XUSB_XHCI_CAP_HCSPARAMS3_0_RSVD_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U2LAT_SHIFT              _MK_SHIFT_CONST(16)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U2LAT_FIELD             (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_CAP_HCSPARAMS3_0_U2LAT_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U2LAT_RANGE             31:16
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U2LAT_WOFFSET           0
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U2LAT_INIT              _MK_ENUM_CONST(0x00000040)


// 


#define XUSB_XHCI_CAP_HCCPARAMS1_0                         _MK_ADDR_CONST(0x00000010)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_SECURE                  0
#define XUSB_XHCI_CAP_HCCPARAMS1_0_WORD_COUNT              1
#define XUSB_XHCI_CAP_HCCPARAMS1_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_AC64_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_AC64_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS1_0_AC64_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_AC64_RANGE              0:0
#define XUSB_XHCI_CAP_HCCPARAMS1_0_AC64_WOFFSET            0
#define XUSB_XHCI_CAP_HCCPARAMS1_0_AC64_TRUE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_AC64_FALSE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_BNC_SHIFT                _MK_SHIFT_CONST(1)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_BNC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS1_0_BNC_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_BNC_RANGE               1:1
#define XUSB_XHCI_CAP_HCCPARAMS1_0_BNC_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS1_0_BNC_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_BNC_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_CSZ_SHIFT                _MK_SHIFT_CONST(2)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_CSZ_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS1_0_CSZ_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_CSZ_RANGE               2:2
#define XUSB_XHCI_CAP_HCCPARAMS1_0_CSZ_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS1_0_CSZ_64B                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_CSZ_32B                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PPC_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PPC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS1_0_PPC_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PPC_RANGE               3:3
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PPC_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PPC_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PPC_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PIND_SHIFT               _MK_SHIFT_CONST(4)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PIND_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS1_0_PIND_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PIND_RANGE              4:4
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PIND_WOFFSET            0
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PIND_TRUE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PIND_FALSE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_LHRC_SHIFT               _MK_SHIFT_CONST(5)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_LHRC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS1_0_LHRC_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_LHRC_RANGE              5:5
#define XUSB_XHCI_CAP_HCCPARAMS1_0_LHRC_WOFFSET            0
#define XUSB_XHCI_CAP_HCCPARAMS1_0_LHRC_TRUE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_LHRC_FALSE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_LTC_SHIFT                _MK_SHIFT_CONST(6)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_LTC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS1_0_LTC_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_LTC_RANGE               6:6
#define XUSB_XHCI_CAP_HCCPARAMS1_0_LTC_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS1_0_LTC_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_LTC_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_NSS_SHIFT                _MK_SHIFT_CONST(7)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_NSS_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS1_0_NSS_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_NSS_RANGE               7:7
#define XUSB_XHCI_CAP_HCCPARAMS1_0_NSS_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS1_0_NSS_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_NSS_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PAE_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PAE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS1_0_PAE_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PAE_RANGE               8:8
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PAE_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PAE_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_PAE_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_SPC_SHIFT                _MK_SHIFT_CONST(9)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_SPC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS1_0_SPC_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_SPC_RANGE               9:9
#define XUSB_XHCI_CAP_HCCPARAMS1_0_SPC_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS1_0_SPC_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_SPC_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_SEC_SHIFT                _MK_SHIFT_CONST(10)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_SEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS1_0_SEC_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_SEC_RANGE               10:10
#define XUSB_XHCI_CAP_HCCPARAMS1_0_SEC_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS1_0_SEC_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_SEC_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_CFC_SHIFT                _MK_SHIFT_CONST(11)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_CFC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS1_0_CFC_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_CFC_RANGE               11:11
#define XUSB_XHCI_CAP_HCCPARAMS1_0_CFC_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS1_0_CFC_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_CFC_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_MAXPSASIZE_SHIFT         _MK_SHIFT_CONST(12)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_MAXPSASIZE_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_CAP_HCCPARAMS1_0_MAXPSASIZE_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_MAXPSASIZE_RANGE        15:12
#define XUSB_XHCI_CAP_HCCPARAMS1_0_MAXPSASIZE_WOFFSET      0
#define XUSB_XHCI_CAP_HCCPARAMS1_0_MAXPSASIZE_INIT         _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_XECP_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_XECP_FIELD              (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_CAP_HCCPARAMS1_0_XECP_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_XECP_RANGE              31:16
#define XUSB_XHCI_CAP_HCCPARAMS1_0_XECP_WOFFSET            0
#define XUSB_XHCI_CAP_HCCPARAMS1_0_XECP_USBLEGSUP          _MK_ENUM_CONST(0x00000180)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_XECP_SUPPROT_USB3       _MK_ENUM_CONST(0x00000184)
#define XUSB_XHCI_CAP_HCCPARAMS1_0_XECP_SUPPROT_USB2       _MK_ENUM_CONST(0x00000187)


// 


#define XUSB_XHCI_CAP_DBOFF_0                              _MK_ADDR_CONST(0x00000014)
#define XUSB_XHCI_CAP_DBOFF_0_SECURE                       0
#define XUSB_XHCI_CAP_DBOFF_0_WORD_COUNT                   1
#define XUSB_XHCI_CAP_DBOFF_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_DBOFF_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_DBOFF_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_DBOFF_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_DBOFF_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_CAP_DBOFF_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_DBOFF_0_CLEAR_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_DBOFF_0_TGL_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_DBOFF_0_RSVD_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_CAP_DBOFF_0_RSVD_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_CAP_DBOFF_0_RSVD_SHIFT)
#define XUSB_XHCI_CAP_DBOFF_0_RSVD_RANGE                   1:0
#define XUSB_XHCI_CAP_DBOFF_0_RSVD_WOFFSET                 0
#define XUSB_XHCI_CAP_DBOFF_0_RSVD_00                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_DBOFF_0_OFFSET_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_XHCI_CAP_DBOFF_0_OFFSET_FIELD                 (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_CAP_DBOFF_0_OFFSET_SHIFT)
#define XUSB_XHCI_CAP_DBOFF_0_OFFSET_RANGE                 31:2
#define XUSB_XHCI_CAP_DBOFF_0_OFFSET_WOFFSET               0
#define XUSB_XHCI_CAP_DBOFF_0_OFFSET_INIT                  _MK_ENUM_CONST(0x0000C000)


// 


#define XUSB_XHCI_CAP_RTSOFF_0                             _MK_ADDR_CONST(0x00000018)
#define XUSB_XHCI_CAP_RTSOFF_0_SECURE                      0
#define XUSB_XHCI_CAP_RTSOFF_0_WORD_COUNT                  1
#define XUSB_XHCI_CAP_RTSOFF_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RTSOFF_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RTSOFF_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RTSOFF_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RTSOFF_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_CAP_RTSOFF_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RTSOFF_0_CLEAR_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RTSOFF_0_TGL_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RTSOFF_0_RSVD_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_CAP_RTSOFF_0_RSVD_FIELD                  (_MK_SHIFT_CONST(0x1f) << XUSB_XHCI_CAP_RTSOFF_0_RSVD_SHIFT)
#define XUSB_XHCI_CAP_RTSOFF_0_RSVD_RANGE                  4:0
#define XUSB_XHCI_CAP_RTSOFF_0_RSVD_WOFFSET                0
#define XUSB_XHCI_CAP_RTSOFF_0_RSVD_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_RTSOFF_0_OFFSET_SHIFT                 _MK_SHIFT_CONST(5)
#define XUSB_XHCI_CAP_RTSOFF_0_OFFSET_FIELD                (_MK_SHIFT_CONST(0x7ffffff) << XUSB_XHCI_CAP_RTSOFF_0_OFFSET_SHIFT)
#define XUSB_XHCI_CAP_RTSOFF_0_OFFSET_RANGE                31:5
#define XUSB_XHCI_CAP_RTSOFF_0_OFFSET_WOFFSET              0
#define XUSB_XHCI_CAP_RTSOFF_0_OFFSET_INIT                 _MK_ENUM_CONST(0x00001000)


// 


#define XUSB_XHCI_CAP_HCCPARAMS2_0                         _MK_ADDR_CONST(0x0000001C)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_SECURE                  0
#define XUSB_XHCI_CAP_HCCPARAMS2_0_WORD_COUNT              1
#define XUSB_XHCI_CAP_HCCPARAMS2_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_U3C_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_U3C_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS2_0_U3C_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_U3C_RANGE               0:0
#define XUSB_XHCI_CAP_HCCPARAMS2_0_U3C_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS2_0_U3C_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_U3C_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CMC_SHIFT                _MK_SHIFT_CONST(1)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CMC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS2_0_CMC_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CMC_RANGE               1:1
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CMC_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CMC_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CMC_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_FSC_SHIFT                _MK_SHIFT_CONST(2)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_FSC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS2_0_FSC_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_FSC_RANGE               2:2
#define XUSB_XHCI_CAP_HCCPARAMS2_0_FSC_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS2_0_FSC_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_FSC_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CTC_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CTC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS2_0_CTC_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CTC_RANGE               3:3
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CTC_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CTC_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CTC_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_LEC_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_LEC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS2_0_LEC_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_LEC_RANGE               4:4
#define XUSB_XHCI_CAP_HCCPARAMS2_0_LEC_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS2_0_LEC_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_LEC_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CIC_SHIFT                _MK_SHIFT_CONST(5)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CIC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS2_0_CIC_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CIC_RANGE               5:5
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CIC_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CIC_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_CIC_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_RSVD_SHIFT               _MK_SHIFT_CONST(6)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_RSVD_FIELD              (_MK_SHIFT_CONST(0x3ffffff) << XUSB_XHCI_CAP_HCCPARAMS2_0_RSVD_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS2_0_RSVD_RANGE              31:6
#define XUSB_XHCI_CAP_HCCPARAMS2_0_RSVD_WOFFSET            0
#define XUSB_XHCI_CAP_HCCPARAMS2_0_RSVD_INIT               _MK_ENUM_CONST(0x00000000)


// 


#define XUSB_XHCI_OP_USBCMD_0                              _MK_ADDR_CONST(0x00000020)
#define XUSB_XHCI_OP_USBCMD_0_SECURE                       0
#define XUSB_XHCI_OP_USBCMD_0_WORD_COUNT                   1
#define XUSB_XHCI_OP_USBCMD_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_USBCMD_0_RESET_MASK                   _MK_MASK_CONST(0xffffefff)
#define XUSB_XHCI_OP_USBCMD_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_USBCMD_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffefff)
#define XUSB_XHCI_OP_USBCMD_0_READ_MASK                    _MK_MASK_CONST(0xffffefff)
#define XUSB_XHCI_OP_USBCMD_0_WRITE_MASK                   _MK_MASK_CONST(0x2f8f)
#define XUSB_XHCI_OP_USBCMD_0_CLEAR_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_USBCMD_0_TGL_MASK                     _MK_MASK_CONST(0x82)
#define XUSB_XHCI_OP_USBCMD_0_RS_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_USBCMD_0_RS_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_RS_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_RS_RANGE                     0:0
#define XUSB_XHCI_OP_USBCMD_0_RS_WOFFSET                   0
#define XUSB_XHCI_OP_USBCMD_0_RS_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_RS_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_RS_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_RS_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_RS_STOP                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_RS_RUN                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_SHIFT                   _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_HCRST_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_RANGE                  1:1
#define XUSB_XHCI_OP_USBCMD_0_HCRST_WOFFSET                0
#define XUSB_XHCI_OP_USBCMD_0_HCRST_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_NOT_PENDING            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_PENDING                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_SET                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_INTE_SHIFT                    _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_USBCMD_0_INTE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_INTE_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_INTE_RANGE                   2:2
#define XUSB_XHCI_OP_USBCMD_0_INTE_WOFFSET                 0
#define XUSB_XHCI_OP_USBCMD_0_INTE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_INTE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_INTE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_INTE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_INTE_DISABLE                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_INTE_ENABLE                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_HSEE_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_USBCMD_0_HSEE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_HSEE_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_HSEE_RANGE                   3:3
#define XUSB_XHCI_OP_USBCMD_0_HSEE_WOFFSET                 0
#define XUSB_XHCI_OP_USBCMD_0_HSEE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_HSEE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_HSEE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_HSEE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_HSEE_DISABLE                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_HSEE_ENABLE                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_SHIFT                   _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_USBCMD_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_RANGE                  6:4
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_SHIFT                  _MK_SHIFT_CONST(7)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_LHCRST_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_RANGE                 7:7
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_WOFFSET               0
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_NOT_PENDING           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_PENDING               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_SET                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_CSS_SHIFT                     _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_USBCMD_0_CSS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_CSS_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_CSS_RANGE                    8:8
#define XUSB_XHCI_OP_USBCMD_0_CSS_WOFFSET                  0
#define XUSB_XHCI_OP_USBCMD_0_CSS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CSS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_CSS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CSS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_CSS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CSS_START                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_CSS_NOOP                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CRS_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_USBCMD_0_CRS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_CRS_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_CRS_RANGE                    9:9
#define XUSB_XHCI_OP_USBCMD_0_CRS_WOFFSET                  0
#define XUSB_XHCI_OP_USBCMD_0_CRS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CRS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_CRS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CRS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_CRS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CRS_START                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_CRS_NOOP                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_EWE_SHIFT                     _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_USBCMD_0_EWE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_EWE_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_EWE_RANGE                    10:10
#define XUSB_XHCI_OP_USBCMD_0_EWE_WOFFSET                  0
#define XUSB_XHCI_OP_USBCMD_0_EWE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_EWE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_EWE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_EWE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_EWE_DISABLE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_EWE_ENABLE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_EU3S_SHIFT                    _MK_SHIFT_CONST(11)
#define XUSB_XHCI_OP_USBCMD_0_EU3S_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_EU3S_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_EU3S_RANGE                   11:11
#define XUSB_XHCI_OP_USBCMD_0_EU3S_WOFFSET                 0
#define XUSB_XHCI_OP_USBCMD_0_EU3S_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_EU3S_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_EU3S_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_EU3S_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_EU3S_DISABLE                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_EU3S_ENABLE                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_CME_SHIFT                     _MK_SHIFT_CONST(13)
#define XUSB_XHCI_OP_USBCMD_0_CME_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_CME_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_CME_RANGE                    13:13
#define XUSB_XHCI_OP_USBCMD_0_CME_WOFFSET                  0
#define XUSB_XHCI_OP_USBCMD_0_CME_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CME_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_CME_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CME_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_CME_DISABLE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CME_ENABLE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_SHIFT                   _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_FIELD                  (_MK_SHIFT_CONST(0x3ffff) << XUSB_XHCI_OP_USBCMD_0_RSVD1_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_RANGE                  31:14
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_WOFFSET                0
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_DEFAULT_MASK           (_MK_MASK_CONST(0x3ffff)
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3ffff)
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_00                     _MK_ENUM_CONST(0x00000000)


// 


#define XUSB_XHCI_OP_USBSTS_0                              _MK_ADDR_CONST(0x00000024)
#define XUSB_XHCI_OP_USBSTS_0_SECURE                       0
#define XUSB_XHCI_OP_USBSTS_0_WORD_COUNT                   1
#define XUSB_XHCI_OP_USBSTS_0_RESET_VAL                    _MK_MASK_CONST(0x801)
#define XUSB_XHCI_OP_USBSTS_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_USBSTS_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x801)
#define XUSB_XHCI_OP_USBSTS_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_USBSTS_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_USBSTS_0_WRITE_MASK                   _MK_MASK_CONST(0x41c)
#define XUSB_XHCI_OP_USBSTS_0_CLEAR_MASK                   _MK_MASK_CONST(0x41c)
#define XUSB_XHCI_OP_USBSTS_0_TGL_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_USBSTS_0_HCH_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_USBSTS_0_HCH_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_HCH_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_HCH_RANGE                    0:0
#define XUSB_XHCI_OP_USBSTS_0_HCH_WOFFSET                  0
#define XUSB_XHCI_OP_USBSTS_0_HCH_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_HCH_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_HCH_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_HCH_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_HCH_HALTED                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_HCH_RUNNING                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_SHIFT                   _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_RANGE                  1:1
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_HSE_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_USBSTS_0_HSE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_HSE_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_HSE_RANGE                    2:2
#define XUSB_XHCI_OP_USBSTS_0_HSE_WOFFSET                  0
#define XUSB_XHCI_OP_USBSTS_0_HSE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_HSE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_HSE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_HSE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_HSE_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_HSE_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_HSE_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_EINT_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_USBSTS_0_EINT_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_EINT_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_EINT_RANGE                   3:3
#define XUSB_XHCI_OP_USBSTS_0_EINT_WOFFSET                 0
#define XUSB_XHCI_OP_USBSTS_0_EINT_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_EINT_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_EINT_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_EINT_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_EINT_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_EINT_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_EINT_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_PCD_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_USBSTS_0_PCD_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_PCD_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_PCD_RANGE                    4:4
#define XUSB_XHCI_OP_USBSTS_0_PCD_WOFFSET                  0
#define XUSB_XHCI_OP_USBSTS_0_PCD_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_PCD_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_PCD_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_PCD_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_PCD_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_PCD_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_PCD_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_SHIFT                   _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_FIELD                  (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_USBSTS_0_RSVD1_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_RANGE                  7:5
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_WOFFSET                0
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_DEFAULT_MASK           (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_SSS_SHIFT                     _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_USBSTS_0_SSS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_SSS_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_SSS_RANGE                    8:8
#define XUSB_XHCI_OP_USBSTS_0_SSS_WOFFSET                  0
#define XUSB_XHCI_OP_USBSTS_0_SSS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_SSS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_SSS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_SSS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_SSS_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_SSS_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_RSS_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_USBSTS_0_RSS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_RSS_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_RSS_RANGE                    9:9
#define XUSB_XHCI_OP_USBSTS_0_RSS_WOFFSET                  0
#define XUSB_XHCI_OP_USBSTS_0_RSS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_RSS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_RSS_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSS_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_SRE_SHIFT                     _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_USBSTS_0_SRE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_SRE_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_SRE_RANGE                    10:10
#define XUSB_XHCI_OP_USBSTS_0_SRE_WOFFSET                  0
#define XUSB_XHCI_OP_USBSTS_0_SRE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_SRE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_SRE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_SRE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_SRE_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_SRE_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_SRE_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_CNR_SHIFT                     _MK_SHIFT_CONST(11)
#define XUSB_XHCI_OP_USBSTS_0_CNR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_CNR_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_CNR_RANGE                    11:11
#define XUSB_XHCI_OP_USBSTS_0_CNR_WOFFSET                  0
#define XUSB_XHCI_OP_USBSTS_0_CNR_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_CNR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_CNR_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_CNR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_CNR_NOT_READY                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_CNR_READY                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_HCE_SHIFT                     _MK_SHIFT_CONST(12)
#define XUSB_XHCI_OP_USBSTS_0_HCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_HCE_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_HCE_RANGE                    12:12
#define XUSB_XHCI_OP_USBSTS_0_HCE_WOFFSET                  0
#define XUSB_XHCI_OP_USBSTS_0_HCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_HCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_HCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_HCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_HCE_NO_ERROR                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_HCE_ERROR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_SHIFT                   _MK_SHIFT_CONST(13)
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x7ffff) << XUSB_XHCI_OP_USBSTS_0_RSVD2_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_RANGE                  31:13
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x7ffff)
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x7ffff)
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_00                     _MK_ENUM_CONST(0x00000000)


// 


#define XUSB_XHCI_OP_PGSZ_0                                _MK_ADDR_CONST(0x00000028)
#define XUSB_XHCI_OP_PGSZ_0_SECURE                         0
#define XUSB_XHCI_OP_PGSZ_0_WORD_COUNT                     1
#define XUSB_XHCI_OP_PGSZ_0_RESET_VAL                      _MK_MASK_CONST(0x10)
#define XUSB_XHCI_OP_PGSZ_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PGSZ_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x10)
#define XUSB_XHCI_OP_PGSZ_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PGSZ_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PGSZ_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PGSZ_0_CLEAR_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PGSZ_0_TGL_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_FIELD                 (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PGSZ_0_PAGESIZE_SHIFT)
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_RANGE                 15:0
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_WOFFSET               0
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_DEFAULT               (_MK_MASK_CONST(0x00000010)
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_SW_DEFAULT            (_MK_MASK_CONST(0x00000010)
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_64K                   _MK_ENUM_CONST(0x00000010)
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PGSZ_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_RANGE                    31:16
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_WOFFSET                  0
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_00                       _MK_ENUM_CONST(0x00000000)


// 


#define XUSB_XHCI_OP_DNCTRL_0                              _MK_ADDR_CONST(0x00000034)
#define XUSB_XHCI_OP_DNCTRL_0_SECURE                       0
#define XUSB_XHCI_OP_DNCTRL_0_WORD_COUNT                   1
#define XUSB_XHCI_OP_DNCTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DNCTRL_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_DNCTRL_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DNCTRL_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_DNCTRL_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_DNCTRL_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_DNCTRL_0_CLEAR_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DNCTRL_0_TGL_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DNCTRL_0_N0_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_DNCTRL_0_N0_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N0_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N0_RANGE                     0:0
#define XUSB_XHCI_OP_DNCTRL_0_N0_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N0_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N0_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N0_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N0_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N0_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N0_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N1_SHIFT                      _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_DNCTRL_0_N1_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N1_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N1_RANGE                     1:1
#define XUSB_XHCI_OP_DNCTRL_0_N1_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N1_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N1_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N1_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N1_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N1_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N1_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N2_SHIFT                      _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_DNCTRL_0_N2_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N2_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N2_RANGE                     2:2
#define XUSB_XHCI_OP_DNCTRL_0_N2_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N2_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N2_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N2_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N2_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N2_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N2_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N3_SHIFT                      _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_DNCTRL_0_N3_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N3_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N3_RANGE                     3:3
#define XUSB_XHCI_OP_DNCTRL_0_N3_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N3_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N3_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N3_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N3_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N3_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N3_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N4_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_DNCTRL_0_N4_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N4_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N4_RANGE                     4:4
#define XUSB_XHCI_OP_DNCTRL_0_N4_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N4_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N4_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N4_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N4_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N4_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N4_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N5_SHIFT                      _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_DNCTRL_0_N5_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N5_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N5_RANGE                     5:5
#define XUSB_XHCI_OP_DNCTRL_0_N5_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N5_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N5_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N5_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N5_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N5_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N5_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N6_SHIFT                      _MK_SHIFT_CONST(6)
#define XUSB_XHCI_OP_DNCTRL_0_N6_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N6_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N6_RANGE                     6:6
#define XUSB_XHCI_OP_DNCTRL_0_N6_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N6_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N6_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N6_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N6_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N6_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N6_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N7_SHIFT                      _MK_SHIFT_CONST(7)
#define XUSB_XHCI_OP_DNCTRL_0_N7_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N7_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N7_RANGE                     7:7
#define XUSB_XHCI_OP_DNCTRL_0_N7_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N7_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N7_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N7_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N7_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N7_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N7_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N8_SHIFT                      _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_DNCTRL_0_N8_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N8_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N8_RANGE                     8:8
#define XUSB_XHCI_OP_DNCTRL_0_N8_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N8_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N8_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N8_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N8_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N8_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N8_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N9_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_DNCTRL_0_N9_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N9_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N9_RANGE                     9:9
#define XUSB_XHCI_OP_DNCTRL_0_N9_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N9_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N9_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N9_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N9_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N9_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N9_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N10_SHIFT                     _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_DNCTRL_0_N10_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N10_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N10_RANGE                    10:10
#define XUSB_XHCI_OP_DNCTRL_0_N10_WOFFSET                  0
#define XUSB_XHCI_OP_DNCTRL_0_N10_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N10_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N10_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N10_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N10_DISABLE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N10_ENABLE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N11_SHIFT                     _MK_SHIFT_CONST(11)
#define XUSB_XHCI_OP_DNCTRL_0_N11_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N11_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N11_RANGE                    11:11
#define XUSB_XHCI_OP_DNCTRL_0_N11_WOFFSET                  0
#define XUSB_XHCI_OP_DNCTRL_0_N11_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N11_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N11_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N11_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N11_DISABLE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N11_ENABLE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N12_SHIFT                     _MK_SHIFT_CONST(12)
#define XUSB_XHCI_OP_DNCTRL_0_N12_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N12_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N12_RANGE                    12:12
#define XUSB_XHCI_OP_DNCTRL_0_N12_WOFFSET                  0
#define XUSB_XHCI_OP_DNCTRL_0_N12_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N12_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N12_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N12_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N12_DISABLE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N12_ENABLE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N13_SHIFT                     _MK_SHIFT_CONST(13)
#define XUSB_XHCI_OP_DNCTRL_0_N13_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N13_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N13_RANGE                    13:13
#define XUSB_XHCI_OP_DNCTRL_0_N13_WOFFSET                  0
#define XUSB_XHCI_OP_DNCTRL_0_N13_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N13_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N13_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N13_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N13_DISABLE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N13_ENABLE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N14_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_DNCTRL_0_N14_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N14_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N14_RANGE                    14:14
#define XUSB_XHCI_OP_DNCTRL_0_N14_WOFFSET                  0
#define XUSB_XHCI_OP_DNCTRL_0_N14_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N14_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N14_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N14_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N14_DISABLE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N14_ENABLE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N15_SHIFT                     _MK_SHIFT_CONST(15)
#define XUSB_XHCI_OP_DNCTRL_0_N15_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N15_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N15_RANGE                    15:15
#define XUSB_XHCI_OP_DNCTRL_0_N15_WOFFSET                  0
#define XUSB_XHCI_OP_DNCTRL_0_N15_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N15_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N15_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N15_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N15_DISABLE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N15_ENABLE                   _MK_ENUM_CONST(0x00000001)


// 


#define XUSB_XHCI_OP_CRCR0_0                               _MK_ADDR_CONST(0x00000038)
#define XUSB_XHCI_OP_CRCR0_0_SECURE                        0
#define XUSB_XHCI_OP_CRCR0_0_WORD_COUNT                    1
#define XUSB_XHCI_OP_CRCR0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CRCR0_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CRCR0_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CRCR0_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CRCR0_0_READ_MASK                     _MK_MASK_CONST(0x38)
#define XUSB_XHCI_OP_CRCR0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffc7)
#define XUSB_XHCI_OP_CRCR0_0_CLEAR_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CRCR0_0_TGL_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CRCR0_0_RCS_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_CRCR0_0_RCS_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_CRCR0_0_RCS_SHIFT)
#define XUSB_XHCI_OP_CRCR0_0_RCS_RANGE                     0:0
#define XUSB_XHCI_OP_CRCR0_0_RCS_WOFFSET                   0
#define XUSB_XHCI_OP_CRCR0_0_RCS_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_RCS_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CRCR0_0_RCS_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_RCS_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CRCR0_0_RCS_0                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_RCS_1                         _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_CRCR0_0_CS_SHIFT                       _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_CRCR0_0_CS_FIELD                      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_CRCR0_0_CS_SHIFT)
#define XUSB_XHCI_OP_CRCR0_0_CS_RANGE                      1:1
#define XUSB_XHCI_OP_CRCR0_0_CS_WOFFSET                    0
#define XUSB_XHCI_OP_CRCR0_0_CS_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CS_DEFAULT_MASK               (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CRCR0_0_CS_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CS_SW_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CRCR0_0_CS_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CS_STOP                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_CRCR0_0_CA_SHIFT                       _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_CRCR0_0_CA_FIELD                      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_CRCR0_0_CA_SHIFT)
#define XUSB_XHCI_OP_CRCR0_0_CA_RANGE                      2:2
#define XUSB_XHCI_OP_CRCR0_0_CA_WOFFSET                    0
#define XUSB_XHCI_OP_CRCR0_0_CA_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CA_DEFAULT_MASK               (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CRCR0_0_CA_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CA_SW_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CRCR0_0_CA_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CA_ABORT                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_CRCR0_0_CRR_SHIFT                      _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_CRCR0_0_CRR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_CRCR0_0_CRR_SHIFT)
#define XUSB_XHCI_OP_CRCR0_0_CRR_RANGE                     3:3
#define XUSB_XHCI_OP_CRCR0_0_CRR_WOFFSET                   0
#define XUSB_XHCI_OP_CRCR0_0_CRR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CRR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CRCR0_0_CRR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CRR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CRCR0_0_CRR_STOPPED                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CRR_RUNNING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_SHIFT                    _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_CRCR0_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_RANGE                   5:4
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_WOFFSET                 0
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_DEFAULT_MASK            (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_00                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_SHIFT                    _MK_SHIFT_CONST(6)
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_FIELD                   (_MK_SHIFT_CONST(0x3ffffff) << XUSB_XHCI_OP_CRCR0_0_CRPLO_SHIFT)
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_RANGE                   31:6
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_WOFFSET                 0
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_DEFAULT_MASK            (_MK_MASK_CONST(0x3ffffff)
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x3ffffff)
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_INIT                    _MK_ENUM_CONST(0x00000000)


// 


#define XUSB_XHCI_OP_CRCR1_0                               _MK_ADDR_CONST(0x0000003C)
#define XUSB_XHCI_OP_CRCR1_0_SECURE                        0
#define XUSB_XHCI_OP_CRCR1_0_WORD_COUNT                    1
#define XUSB_XHCI_OP_CRCR1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CRCR1_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CRCR1_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CRCR1_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CRCR1_0_READ_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CRCR1_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CRCR1_0_CLEAR_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CRCR1_0_TGL_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_FIELD                   (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_OP_CRCR1_0_CRPHI_SHIFT)
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_RANGE                   31:0
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_WOFFSET                 0
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_DEFAULT_MASK            (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_INIT                    _MK_ENUM_CONST(0x00000000)


// 


#define XUSB_XHCI_OP_DCBAAP0_0                             _MK_ADDR_CONST(0x00000050)
#define XUSB_XHCI_OP_DCBAAP0_0_SECURE                      0
#define XUSB_XHCI_OP_DCBAAP0_0_WORD_COUNT                  1
#define XUSB_XHCI_OP_DCBAAP0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DCBAAP0_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP0_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DCBAAP0_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP0_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffc0)
#define XUSB_XHCI_OP_DCBAAP0_0_CLEAR_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DCBAAP0_0_TGL_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_FIELD                 (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_OP_DCBAAP0_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_RANGE                 5:0
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_WOFFSET               0
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_DEFAULT_MASK          (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_SHIFT               _MK_SHIFT_CONST(6)
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_FIELD              (_MK_SHIFT_CONST(0x3ffffff) << XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_SHIFT)
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_RANGE              31:6
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_WOFFSET            0
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_DEFAULT_MASK       (_MK_MASK_CONST(0x3ffffff)
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3ffffff)
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_INIT               _MK_ENUM_CONST(0x00000000)


// 


#define XUSB_XHCI_OP_DCBAAP1_0                             _MK_ADDR_CONST(0x00000054)
#define XUSB_XHCI_OP_DCBAAP1_0_SECURE                      0
#define XUSB_XHCI_OP_DCBAAP1_0_WORD_COUNT                  1
#define XUSB_XHCI_OP_DCBAAP1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DCBAAP1_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP1_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DCBAAP1_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP1_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP1_0_CLEAR_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DCBAAP1_0_TGL_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_SHIFT)
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_RANGE              31:0
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_WOFFSET            0
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_INIT               _MK_ENUM_CONST(0x00000000)


// 


#define XUSB_XHCI_OP_CONFIG_0                              _MK_ADDR_CONST(0x00000058)
#define XUSB_XHCI_OP_CONFIG_0_SECURE                       0
#define XUSB_XHCI_OP_CONFIG_0_WORD_COUNT                   1
#define XUSB_XHCI_OP_CONFIG_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CONFIG_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CONFIG_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CONFIG_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CONFIG_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CONFIG_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_OP_CONFIG_0_CLEAR_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CONFIG_0_TGL_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_SHIFT)
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_RANGE             7:0
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_WOFFSET           0
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0_U3E_SHIFT                     _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_CONFIG_0_U3E_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_CONFIG_0_U3E_SHIFT)
#define XUSB_XHCI_OP_CONFIG_0_U3E_RANGE                    8:8
#define XUSB_XHCI_OP_CONFIG_0_U3E_WOFFSET                  0
#define XUSB_XHCI_OP_CONFIG_0_U3E_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0_U3E_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CONFIG_0_U3E_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0_U3E_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CONFIG_0_U3E_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0_CIE_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_CONFIG_0_CIE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_CONFIG_0_CIE_SHIFT)
#define XUSB_XHCI_OP_CONFIG_0_CIE_RANGE                    9:9
#define XUSB_XHCI_OP_CONFIG_0_CIE_WOFFSET                  0
#define XUSB_XHCI_OP_CONFIG_0_CIE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0_CIE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CONFIG_0_CIE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0_CIE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CONFIG_0_CIE_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x3fffff) << XUSB_XHCI_OP_CONFIG_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_RANGE                  31:10
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x3fffff)
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3fffff)
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_00                     _MK_ENUM_CONST(0x00000000)


// 
// Array T_XUSB_XHCI_OP_PORTSC[16] (0x00000420+(i)*16)


#define XUSB_XHCI_OP_PORTSC_0                              _MK_ADDR_CONST(0x420)
#define XUSB_XHCI_OP_PORTSC_0_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_0_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_0_RESET_VAL                    _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_0_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_0_CLEAR_MASK                   _MK_MASK_CONST(0xfe0002)
#define XUSB_XHCI_OP_PORTSC_0_TGL_MASK                     _MK_MASK_CONST(0x80000010)
#define XUSB_XHCI_OP_PORTSC_0_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_0_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_0_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_0_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_0_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_0_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_0_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_0_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_0_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_0_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_0_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_0_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_0_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_0_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_0_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_0_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_0_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_0_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_0_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_0_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_0_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_0_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_0_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_0_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_0_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_0_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_0_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_0_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_0_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_0_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_0_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_0_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_0_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_0_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_0_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_0_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_SSP                     _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_0_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_0_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_0_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_0_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_0_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_0_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_0_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_0_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_0_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_0_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_0_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_0_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_0_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_0_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_0_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_0_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_0_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_0_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_0_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_0_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_0_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_0_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_0_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_0_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_0_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_0_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_0_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_0_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_0_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_0_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_0_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_0_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_0_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_0_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_0_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_0_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_0_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_0_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_WPR_SET                      _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_OP_PORTSC_1                              _MK_ADDR_CONST(0x430)
#define XUSB_XHCI_OP_PORTSC_1_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_1_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_1_RESET_VAL                    _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_1_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_1_SW_DEFAULT_VAL               _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_1_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_1_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_1_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_1_CLEAR_MASK                   _MK_MASK_CONST(0xfe0002)
#define XUSB_XHCI_OP_PORTSC_1_TGL_MASK                     _MK_MASK_CONST(0x80000010)
#define XUSB_XHCI_OP_PORTSC_1_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_1_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_1_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_1_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_1_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_1_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_1_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_1_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_1_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_1_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_1_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_1_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_1_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_1_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_1_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_1_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_1_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_1_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_1_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_1_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_1_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_1_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_1_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_1_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_1_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_1_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_1_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_1_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_1_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_1_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_1_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_1_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_1_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_1_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_1_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_1_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_SSP                     _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_1_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_1_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_1_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_1_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_1_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_1_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_1_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_1_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_1_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_1_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_1_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_1_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_1_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_1_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_1_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_1_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_1_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_1_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_1_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_1_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_1_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_1_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_1_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_1_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_1_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_1_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_1_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_1_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_1_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_1_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_1_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_1_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_1_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_1_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_1_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_1_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_1_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_1_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_WPR_SET                      _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_OP_PORTSC_2                              _MK_ADDR_CONST(0x440)
#define XUSB_XHCI_OP_PORTSC_2_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_2_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_2_RESET_VAL                    _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_2_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_2_SW_DEFAULT_VAL               _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_2_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_2_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_2_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_2_CLEAR_MASK                   _MK_MASK_CONST(0xfe0002)
#define XUSB_XHCI_OP_PORTSC_2_TGL_MASK                     _MK_MASK_CONST(0x80000010)
#define XUSB_XHCI_OP_PORTSC_2_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_2_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_2_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_2_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_2_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_2_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_2_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_2_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_2_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_2_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_2_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_2_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_2_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_2_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_2_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_2_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_2_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_2_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_2_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_2_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_2_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_2_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_2_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_2_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_2_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_2_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_2_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_2_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_2_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_2_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_2_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_2_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_2_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_2_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_2_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_2_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_SSP                     _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_2_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_2_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_2_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_2_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_2_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_2_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_2_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_2_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_2_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_2_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_2_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_2_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_2_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_2_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_2_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_2_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_2_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_2_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_2_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_2_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_2_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_2_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_2_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_2_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_2_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_2_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_2_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_2_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_2_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_2_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_2_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_2_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_2_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_2_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_2_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_2_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_2_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_2_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_WPR_SET                      _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_OP_PORTSC_3                              _MK_ADDR_CONST(0x450)
#define XUSB_XHCI_OP_PORTSC_3_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_3_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_3_RESET_VAL                    _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_3_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_3_SW_DEFAULT_VAL               _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_3_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_3_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_3_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_3_CLEAR_MASK                   _MK_MASK_CONST(0xfe0002)
#define XUSB_XHCI_OP_PORTSC_3_TGL_MASK                     _MK_MASK_CONST(0x80000010)
#define XUSB_XHCI_OP_PORTSC_3_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_3_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_3_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_3_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_3_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_3_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_3_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_3_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_3_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_3_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_3_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_3_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_3_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_3_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_3_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_3_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_3_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_3_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_3_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_3_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_3_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_3_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_3_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_3_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_3_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_3_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_3_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_3_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_3_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_3_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_3_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_3_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_3_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_3_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_3_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_3_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_SSP                     _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_3_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_3_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_3_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_3_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_3_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_3_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_3_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_3_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_3_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_3_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_3_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_3_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_3_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_3_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_3_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_3_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_3_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_3_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_3_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_3_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_3_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_3_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_3_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_3_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_3_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_3_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_3_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_3_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_3_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_3_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_3_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_3_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_3_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_3_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_3_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_3_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_3_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_3_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_WPR_SET                      _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_OP_PORTSC_4                              _MK_ADDR_CONST(0x460)
#define XUSB_XHCI_OP_PORTSC_4_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_4_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_4_RESET_VAL                    _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_4_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_4_SW_DEFAULT_VAL               _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_4_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_4_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_4_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_4_CLEAR_MASK                   _MK_MASK_CONST(0xfe0002)
#define XUSB_XHCI_OP_PORTSC_4_TGL_MASK                     _MK_MASK_CONST(0x80000010)
#define XUSB_XHCI_OP_PORTSC_4_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_4_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_4_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_4_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_4_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_4_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_4_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_4_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_4_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_4_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_4_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_4_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_4_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_4_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_4_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_4_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_4_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_4_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_4_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_4_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_4_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_4_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_4_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_4_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_4_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_4_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_4_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_4_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_4_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_4_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_4_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_4_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_4_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_4_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_4_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_4_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_SSP                     _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_4_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_4_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_4_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_4_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_4_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_4_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_4_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_4_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_4_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_4_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_4_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_4_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_4_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_4_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_4_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_4_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_4_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_4_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_4_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_4_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_4_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_4_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_4_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_4_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_4_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_4_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_4_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_4_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_4_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_4_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_4_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_4_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_4_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_4_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_4_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_4_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_4_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_4_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_WPR_SET                      _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_OP_PORTSC_5                              _MK_ADDR_CONST(0x470)
#define XUSB_XHCI_OP_PORTSC_5_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_5_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_5_RESET_VAL                    _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_5_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_5_SW_DEFAULT_VAL               _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_5_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_5_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_5_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_5_CLEAR_MASK                   _MK_MASK_CONST(0xfe0002)
#define XUSB_XHCI_OP_PORTSC_5_TGL_MASK                     _MK_MASK_CONST(0x80000010)
#define XUSB_XHCI_OP_PORTSC_5_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_5_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_5_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_5_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_5_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_5_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_5_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_5_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_5_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_5_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_5_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_5_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_5_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_5_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_5_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_5_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_5_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_5_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_5_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_5_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_5_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_5_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_5_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_5_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_5_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_5_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_5_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_5_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_5_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_5_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_5_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_5_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_5_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_5_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_5_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_5_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_SSP                     _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_5_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_5_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_5_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_5_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_5_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_5_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_5_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_5_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_5_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_5_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_5_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_5_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_5_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_5_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_5_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_5_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_5_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_5_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_5_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_5_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_5_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_5_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_5_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_5_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_5_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_5_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_5_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_5_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_5_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_5_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_5_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_5_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_5_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_5_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_5_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_5_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_5_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_5_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_WPR_SET                      _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_OP_PORTSC_6                              _MK_ADDR_CONST(0x480)
#define XUSB_XHCI_OP_PORTSC_6_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_6_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_6_RESET_VAL                    _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_6_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_6_SW_DEFAULT_VAL               _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_6_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_6_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_6_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_6_CLEAR_MASK                   _MK_MASK_CONST(0xfe0002)
#define XUSB_XHCI_OP_PORTSC_6_TGL_MASK                     _MK_MASK_CONST(0x80000010)
#define XUSB_XHCI_OP_PORTSC_6_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_6_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_6_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_6_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_6_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_6_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_6_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_6_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_6_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_6_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_6_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_6_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_6_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_6_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_6_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_6_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_6_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_6_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_6_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_6_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_6_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_6_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_6_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_6_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_6_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_6_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_6_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_6_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_6_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_6_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_6_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_6_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_6_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_6_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_6_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_6_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_SSP                     _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_6_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_6_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_6_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_6_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_6_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_6_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_6_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_6_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_6_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_6_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_6_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_6_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_6_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_6_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_6_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_6_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_6_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_6_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_6_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_6_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_6_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_6_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_6_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_6_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_6_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_6_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_6_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_6_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_6_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_6_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_6_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_6_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_6_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_6_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_6_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_6_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_6_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_6_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_WPR_SET                      _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_OP_PORTSC_7                              _MK_ADDR_CONST(0x490)
#define XUSB_XHCI_OP_PORTSC_7_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_7_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_7_RESET_VAL                    _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_7_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_7_SW_DEFAULT_VAL               _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_7_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_7_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_7_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_7_CLEAR_MASK                   _MK_MASK_CONST(0xfe0002)
#define XUSB_XHCI_OP_PORTSC_7_TGL_MASK                     _MK_MASK_CONST(0x80000010)
#define XUSB_XHCI_OP_PORTSC_7_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_7_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_7_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_7_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_7_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_7_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_7_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_7_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_7_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_7_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_7_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_7_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_7_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_7_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_7_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_7_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_7_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_7_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_7_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_7_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_7_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_7_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_7_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_7_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_7_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_7_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_7_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_7_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_7_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_7_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_7_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_7_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_7_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_7_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_7_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_7_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_SSP                     _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_7_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_7_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_7_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_7_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_7_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_7_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_7_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_7_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_7_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_7_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_7_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_7_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_7_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_7_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_7_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_7_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_7_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_7_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_7_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_7_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_7_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_7_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_7_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_7_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_7_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_7_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_7_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_7_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_7_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_7_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_7_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_7_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_7_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_7_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_7_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_7_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_7_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_7_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_WPR_SET                      _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_OP_PORTSC_8                              _MK_ADDR_CONST(0x4a0)
#define XUSB_XHCI_OP_PORTSC_8_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_8_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_8_RESET_VAL                    _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_8_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_8_SW_DEFAULT_VAL               _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_8_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_8_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_8_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_8_CLEAR_MASK                   _MK_MASK_CONST(0xfe0002)
#define XUSB_XHCI_OP_PORTSC_8_TGL_MASK                     _MK_MASK_CONST(0x80000010)
#define XUSB_XHCI_OP_PORTSC_8_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_8_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_8_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_8_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_8_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_8_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_8_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_8_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_8_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_8_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_8_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_8_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_8_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_8_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_8_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_8_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_8_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_8_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_8_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_8_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_8_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_8_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_8_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_8_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_8_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_8_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_8_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_8_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_8_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_8_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_8_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_8_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_8_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_8_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_8_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_8_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_SSP                     _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_8_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_8_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_8_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_8_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_8_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_8_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_8_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_8_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_8_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_8_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_8_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_8_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_8_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_8_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_8_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_8_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_8_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_8_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_8_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_8_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_8_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_8_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_8_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_8_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_8_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_8_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_8_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_8_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_8_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_8_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_8_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_8_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_8_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_8_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_8_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_8_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_8_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_8_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_WPR_SET                      _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_OP_PORTSC_9                              _MK_ADDR_CONST(0x4b0)
#define XUSB_XHCI_OP_PORTSC_9_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_9_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_9_RESET_VAL                    _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_9_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_9_SW_DEFAULT_VAL               _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_9_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_9_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_9_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_9_CLEAR_MASK                   _MK_MASK_CONST(0xfe0002)
#define XUSB_XHCI_OP_PORTSC_9_TGL_MASK                     _MK_MASK_CONST(0x80000010)
#define XUSB_XHCI_OP_PORTSC_9_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_9_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_9_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_9_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_9_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_9_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_9_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_9_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_9_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_9_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_9_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_9_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_9_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_9_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_9_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_9_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_9_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_9_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_9_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_9_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_9_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_9_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_9_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_9_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_9_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_9_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_9_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_9_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_9_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_9_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_9_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_9_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_9_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_9_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_9_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_9_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_SSP                     _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_9_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_9_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_9_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_9_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_9_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_9_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_9_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_9_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_9_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_9_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_9_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_9_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_9_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_9_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_9_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_9_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_9_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_9_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_9_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_9_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_9_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_9_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_9_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_9_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_9_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_9_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_9_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_9_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_9_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_9_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_9_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_9_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_9_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_9_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_9_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_9_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_9_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_9_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_WPR_SET                      _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_OP_PORTSC_10                             _MK_ADDR_CONST(0x4c0)
#define XUSB_XHCI_OP_PORTSC_10_SECURE                      0
#define XUSB_XHCI_OP_PORTSC_10_WORD_COUNT                  1
#define XUSB_XHCI_OP_PORTSC_10_RESET_VAL                   _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_10_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_10_SW_DEFAULT_VAL              _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_10_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_10_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_10_WRITE_MASK                  _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_10_CLEAR_MASK                  _MK_MASK_CONST(0xfe0002)
#define XUSB_XHCI_OP_PORTSC_10_TGL_MASK                    _MK_MASK_CONST(0x80000010)
#define XUSB_XHCI_OP_PORTSC_10_CCS_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_10_CCS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_CCS_RANGE                   0:0
#define XUSB_XHCI_OP_PORTSC_10_CCS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_CCS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CCS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_CCS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CCS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_CCS_NODEV                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CCS_DEV                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PED_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_10_PED_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PED_RANGE                   1:1
#define XUSB_XHCI_OP_PORTSC_10_PED_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_PED_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PED_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PED_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PED_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PED_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PED_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PED_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_RANGE                 2:2
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_0                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_OCA_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_10_OCA_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_OCA_RANGE                   3:3
#define XUSB_XHCI_OP_PORTSC_10_OCA_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_OCA_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_OCA_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_OCA_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_OCA_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_OCA_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_OCA_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PR_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_10_PR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PR_RANGE                    4:4
#define XUSB_XHCI_OP_PORTSC_10_PR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_10_PR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PLS_SHIFT                    _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_10_PLS_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_10_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PLS_RANGE                   8:5
#define XUSB_XHCI_OP_PORTSC_10_PLS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_PLS_DEFAULT                 (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_10_PLS_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_10_PLS_SW_DEFAULT              (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_10_PLS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_10_PLS_U0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PLS_U1                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PLS_U2                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_10_PLS_U3                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_10_PLS_DISABLED                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_10_PLS_RXDETECT                _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_10_PLS_INACTIVE                _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_10_PLS_POLLING                 _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_10_PLS_RECOVERY                _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_10_PLS_HOTRESET                _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_10_PLS_COMPLIANCE              _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_10_PLS_LOOPBACK                _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_10_PLS_RESUME                  _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_10_PLS_GOTO_U0                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PLS_GOTO_U1                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PLS_GOTO_U2                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_10_PLS_GOTO_U3                 _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_10_PP_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_10_PP_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PP_RANGE                    9:9
#define XUSB_XHCI_OP_PORTSC_10_PP_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_10_PP_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PP_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PP_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PP_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PP_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PP_ON                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_FIELD                  (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_10_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_RANGE                  13:10
#define XUSB_XHCI_OP_PORTSC_10_PSPD_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_10_PSPD_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_DEFAULT_MASK           (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_UNDEFINED              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_FS                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_LS                     _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_HS                     _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_SS                     _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_SSP                    _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_UNKNOWN                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_10_PIC_SHIFT                    _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_10_PIC_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_10_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PIC_RANGE                   15:14
#define XUSB_XHCI_OP_PORTSC_10_PIC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_PIC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PIC_DEFAULT_MASK            (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_10_PIC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PIC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_10_PIC_OFF                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PIC_AMBER                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PIC_GREEN                   _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_10_PIC_UNDEFINED               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_10_LWS_SHIFT                    _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_10_LWS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_LWS_RANGE                   16:16
#define XUSB_XHCI_OP_PORTSC_10_LWS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_LWS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_LWS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_LWS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_LWS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_LWS_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_LWS_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_CSC_SHIFT                    _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_10_CSC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_CSC_RANGE                   17:17
#define XUSB_XHCI_OP_PORTSC_10_CSC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_CSC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CSC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_CSC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CSC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_CSC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CSC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_CSC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PEC_SHIFT                    _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_10_PEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PEC_RANGE                   18:18
#define XUSB_XHCI_OP_PORTSC_10_PEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_PEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_WRC_SHIFT                    _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_10_WRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_WRC_RANGE                   19:19
#define XUSB_XHCI_OP_PORTSC_10_WRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_WRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_WRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_OCC_SHIFT                    _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_10_OCC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_OCC_RANGE                   20:20
#define XUSB_XHCI_OP_PORTSC_10_OCC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_OCC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_OCC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_OCC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_OCC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_OCC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_OCC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_OCC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PRC_SHIFT                    _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_10_PRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PRC_RANGE                   21:21
#define XUSB_XHCI_OP_PORTSC_10_PRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_PRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PLC_SHIFT                    _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_10_PLC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PLC_RANGE                   22:22
#define XUSB_XHCI_OP_PORTSC_10_PLC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_PLC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PLC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PLC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PLC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PLC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PLC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PLC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_CEC_SHIFT                    _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_10_CEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_CEC_RANGE                   23:23
#define XUSB_XHCI_OP_PORTSC_10_CEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_CEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_CEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_CEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_CEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_CAS_SHIFT                    _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_10_CAS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_CAS_RANGE                   24:24
#define XUSB_XHCI_OP_PORTSC_10_CAS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_CAS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CAS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_CAS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CAS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_CAS_INIT                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WCE_SHIFT                    _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_10_WCE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_WCE_RANGE                   25:25
#define XUSB_XHCI_OP_PORTSC_10_WCE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_WCE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WCE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WCE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WCE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WCE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WCE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_WDE_SHIFT                    _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_10_WDE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_WDE_RANGE                   26:26
#define XUSB_XHCI_OP_PORTSC_10_WDE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_WDE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WDE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WDE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WDE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WDE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WDE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_WOE_SHIFT                    _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_10_WOE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_WOE_RANGE                   27:27
#define XUSB_XHCI_OP_PORTSC_10_WOE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_WOE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WOE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WOE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WOE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WOE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WOE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_FIELD                 (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_10_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_RANGE                 29:28
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_DR_SHIFT                     _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_10_DR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_DR_RANGE                    30:30
#define XUSB_XHCI_OP_PORTSC_10_DR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_10_DR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_DR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_DR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_DR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_DR_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_DR_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_WPR_SHIFT                    _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_10_WPR_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_WPR_RANGE                   31:31
#define XUSB_XHCI_OP_PORTSC_10_WPR_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_WPR_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WPR_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WPR_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WPR_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WPR_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WPR_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_WPR_SET                     _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_OP_PORTSC_11                             _MK_ADDR_CONST(0x4d0)
#define XUSB_XHCI_OP_PORTSC_11_SECURE                      0
#define XUSB_XHCI_OP_PORTSC_11_WORD_COUNT                  1
#define XUSB_XHCI_OP_PORTSC_11_RESET_VAL                   _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_11_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_11_SW_DEFAULT_VAL              _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_11_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_11_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_11_WRITE_MASK                  _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_11_CLEAR_MASK                  _MK_MASK_CONST(0xfe0002)
#define XUSB_XHCI_OP_PORTSC_11_TGL_MASK                    _MK_MASK_CONST(0x80000010)
#define XUSB_XHCI_OP_PORTSC_11_CCS_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_11_CCS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_CCS_RANGE                   0:0
#define XUSB_XHCI_OP_PORTSC_11_CCS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_CCS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CCS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_CCS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CCS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_CCS_NODEV                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CCS_DEV                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PED_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_11_PED_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PED_RANGE                   1:1
#define XUSB_XHCI_OP_PORTSC_11_PED_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_PED_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PED_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PED_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PED_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PED_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PED_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PED_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_RANGE                 2:2
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_0                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_OCA_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_11_OCA_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_OCA_RANGE                   3:3
#define XUSB_XHCI_OP_PORTSC_11_OCA_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_OCA_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_OCA_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_OCA_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_OCA_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_OCA_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_OCA_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PR_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_11_PR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PR_RANGE                    4:4
#define XUSB_XHCI_OP_PORTSC_11_PR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_11_PR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PLS_SHIFT                    _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_11_PLS_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_11_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PLS_RANGE                   8:5
#define XUSB_XHCI_OP_PORTSC_11_PLS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_PLS_DEFAULT                 (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_11_PLS_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_11_PLS_SW_DEFAULT              (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_11_PLS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_11_PLS_U0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PLS_U1                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PLS_U2                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_11_PLS_U3                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_11_PLS_DISABLED                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_11_PLS_RXDETECT                _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_11_PLS_INACTIVE                _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_11_PLS_POLLING                 _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_11_PLS_RECOVERY                _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_11_PLS_HOTRESET                _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_11_PLS_COMPLIANCE              _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_11_PLS_LOOPBACK                _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_11_PLS_RESUME                  _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_11_PLS_GOTO_U0                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PLS_GOTO_U1                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PLS_GOTO_U2                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_11_PLS_GOTO_U3                 _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_11_PP_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_11_PP_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PP_RANGE                    9:9
#define XUSB_XHCI_OP_PORTSC_11_PP_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_11_PP_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PP_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PP_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PP_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PP_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PP_ON                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_FIELD                  (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_11_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_RANGE                  13:10
#define XUSB_XHCI_OP_PORTSC_11_PSPD_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_11_PSPD_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_DEFAULT_MASK           (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_UNDEFINED              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_FS                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_LS                     _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_HS                     _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_SS                     _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_SSP                    _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_UNKNOWN                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_11_PIC_SHIFT                    _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_11_PIC_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_11_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PIC_RANGE                   15:14
#define XUSB_XHCI_OP_PORTSC_11_PIC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_PIC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PIC_DEFAULT_MASK            (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_11_PIC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PIC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_11_PIC_OFF                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PIC_AMBER                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PIC_GREEN                   _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_11_PIC_UNDEFINED               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_11_LWS_SHIFT                    _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_11_LWS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_LWS_RANGE                   16:16
#define XUSB_XHCI_OP_PORTSC_11_LWS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_LWS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_LWS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_LWS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_LWS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_LWS_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_LWS_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_CSC_SHIFT                    _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_11_CSC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_CSC_RANGE                   17:17
#define XUSB_XHCI_OP_PORTSC_11_CSC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_CSC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CSC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_CSC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CSC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_CSC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CSC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_CSC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PEC_SHIFT                    _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_11_PEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PEC_RANGE                   18:18
#define XUSB_XHCI_OP_PORTSC_11_PEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_PEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_WRC_SHIFT                    _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_11_WRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_WRC_RANGE                   19:19
#define XUSB_XHCI_OP_PORTSC_11_WRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_WRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_WRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_OCC_SHIFT                    _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_11_OCC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_OCC_RANGE                   20:20
#define XUSB_XHCI_OP_PORTSC_11_OCC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_OCC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_OCC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_OCC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_OCC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_OCC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_OCC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_OCC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PRC_SHIFT                    _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_11_PRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PRC_RANGE                   21:21
#define XUSB_XHCI_OP_PORTSC_11_PRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_PRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PLC_SHIFT                    _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_11_PLC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PLC_RANGE                   22:22
#define XUSB_XHCI_OP_PORTSC_11_PLC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_PLC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PLC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PLC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PLC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PLC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PLC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PLC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_CEC_SHIFT                    _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_11_CEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_CEC_RANGE                   23:23
#define XUSB_XHCI_OP_PORTSC_11_CEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_CEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_CEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_CEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_CEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_CAS_SHIFT                    _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_11_CAS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_CAS_RANGE                   24:24
#define XUSB_XHCI_OP_PORTSC_11_CAS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_CAS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CAS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_CAS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CAS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_CAS_INIT                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WCE_SHIFT                    _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_11_WCE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_WCE_RANGE                   25:25
#define XUSB_XHCI_OP_PORTSC_11_WCE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_WCE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WCE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WCE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WCE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WCE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WCE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_WDE_SHIFT                    _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_11_WDE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_WDE_RANGE                   26:26
#define XUSB_XHCI_OP_PORTSC_11_WDE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_WDE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WDE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WDE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WDE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WDE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WDE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_WOE_SHIFT                    _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_11_WOE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_WOE_RANGE                   27:27
#define XUSB_XHCI_OP_PORTSC_11_WOE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_WOE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WOE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WOE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WOE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WOE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WOE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_FIELD                 (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_11_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_RANGE                 29:28
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_DR_SHIFT                     _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_11_DR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_DR_RANGE                    30:30
#define XUSB_XHCI_OP_PORTSC_11_DR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_11_DR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_DR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_DR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_DR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_DR_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_DR_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_WPR_SHIFT                    _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_11_WPR_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_WPR_RANGE                   31:31
#define XUSB_XHCI_OP_PORTSC_11_WPR_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_WPR_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WPR_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WPR_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WPR_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WPR_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WPR_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_WPR_SET                     _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_OP_PORTSC_12                             _MK_ADDR_CONST(0x4e0)
#define XUSB_XHCI_OP_PORTSC_12_SECURE                      0
#define XUSB_XHCI_OP_PORTSC_12_WORD_COUNT                  1
#define XUSB_XHCI_OP_PORTSC_12_RESET_VAL                   _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_12_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_12_SW_DEFAULT_VAL              _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_12_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_12_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_12_WRITE_MASK                  _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_12_CLEAR_MASK                  _MK_MASK_CONST(0xfe0002)
#define XUSB_XHCI_OP_PORTSC_12_TGL_MASK                    _MK_MASK_CONST(0x80000010)
#define XUSB_XHCI_OP_PORTSC_12_CCS_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_12_CCS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_CCS_RANGE                   0:0
#define XUSB_XHCI_OP_PORTSC_12_CCS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_CCS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CCS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_CCS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CCS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_CCS_NODEV                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CCS_DEV                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PED_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_12_PED_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PED_RANGE                   1:1
#define XUSB_XHCI_OP_PORTSC_12_PED_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_PED_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PED_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PED_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PED_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PED_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PED_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PED_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_RANGE                 2:2
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_0                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_OCA_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_12_OCA_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_OCA_RANGE                   3:3
#define XUSB_XHCI_OP_PORTSC_12_OCA_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_OCA_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_OCA_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_OCA_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_OCA_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_OCA_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_OCA_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PR_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_12_PR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PR_RANGE                    4:4
#define XUSB_XHCI_OP_PORTSC_12_PR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_12_PR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PLS_SHIFT                    _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_12_PLS_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_12_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PLS_RANGE                   8:5
#define XUSB_XHCI_OP_PORTSC_12_PLS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_PLS_DEFAULT                 (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_12_PLS_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_12_PLS_SW_DEFAULT              (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_12_PLS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_12_PLS_U0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PLS_U1                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PLS_U2                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_12_PLS_U3                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_12_PLS_DISABLED                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_12_PLS_RXDETECT                _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_12_PLS_INACTIVE                _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_12_PLS_POLLING                 _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_12_PLS_RECOVERY                _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_12_PLS_HOTRESET                _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_12_PLS_COMPLIANCE              _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_12_PLS_LOOPBACK                _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_12_PLS_RESUME                  _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_12_PLS_GOTO_U0                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PLS_GOTO_U1                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PLS_GOTO_U2                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_12_PLS_GOTO_U3                 _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_12_PP_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_12_PP_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PP_RANGE                    9:9
#define XUSB_XHCI_OP_PORTSC_12_PP_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_12_PP_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PP_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PP_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PP_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PP_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PP_ON                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_FIELD                  (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_12_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_RANGE                  13:10
#define XUSB_XHCI_OP_PORTSC_12_PSPD_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_12_PSPD_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_DEFAULT_MASK           (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_UNDEFINED              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_FS                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_LS                     _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_HS                     _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_SS                     _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_SSP                    _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_UNKNOWN                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_12_PIC_SHIFT                    _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_12_PIC_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_12_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PIC_RANGE                   15:14
#define XUSB_XHCI_OP_PORTSC_12_PIC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_PIC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PIC_DEFAULT_MASK            (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_12_PIC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PIC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_12_PIC_OFF                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PIC_AMBER                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PIC_GREEN                   _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_12_PIC_UNDEFINED               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_12_LWS_SHIFT                    _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_12_LWS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_LWS_RANGE                   16:16
#define XUSB_XHCI_OP_PORTSC_12_LWS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_LWS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_LWS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_LWS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_LWS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_LWS_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_LWS_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_CSC_SHIFT                    _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_12_CSC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_CSC_RANGE                   17:17
#define XUSB_XHCI_OP_PORTSC_12_CSC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_CSC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CSC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_CSC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CSC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_CSC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CSC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_CSC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PEC_SHIFT                    _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_12_PEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PEC_RANGE                   18:18
#define XUSB_XHCI_OP_PORTSC_12_PEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_PEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_WRC_SHIFT                    _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_12_WRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_WRC_RANGE                   19:19
#define XUSB_XHCI_OP_PORTSC_12_WRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_WRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_WRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_OCC_SHIFT                    _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_12_OCC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_OCC_RANGE                   20:20
#define XUSB_XHCI_OP_PORTSC_12_OCC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_OCC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_OCC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_OCC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_OCC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_OCC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_OCC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_OCC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PRC_SHIFT                    _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_12_PRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PRC_RANGE                   21:21
#define XUSB_XHCI_OP_PORTSC_12_PRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_PRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PLC_SHIFT                    _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_12_PLC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PLC_RANGE                   22:22
#define XUSB_XHCI_OP_PORTSC_12_PLC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_PLC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PLC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PLC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PLC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PLC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PLC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PLC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_CEC_SHIFT                    _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_12_CEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_CEC_RANGE                   23:23
#define XUSB_XHCI_OP_PORTSC_12_CEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_CEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_CEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_CEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_CEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_CAS_SHIFT                    _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_12_CAS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_CAS_RANGE                   24:24
#define XUSB_XHCI_OP_PORTSC_12_CAS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_CAS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CAS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_CAS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CAS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_CAS_INIT                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WCE_SHIFT                    _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_12_WCE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_WCE_RANGE                   25:25
#define XUSB_XHCI_OP_PORTSC_12_WCE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_WCE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WCE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WCE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WCE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WCE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WCE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_WDE_SHIFT                    _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_12_WDE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_WDE_RANGE                   26:26
#define XUSB_XHCI_OP_PORTSC_12_WDE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_WDE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WDE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WDE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WDE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WDE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WDE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_WOE_SHIFT                    _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_12_WOE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_WOE_RANGE                   27:27
#define XUSB_XHCI_OP_PORTSC_12_WOE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_WOE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WOE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WOE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WOE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WOE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WOE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_FIELD                 (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_12_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_RANGE                 29:28
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_DR_SHIFT                     _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_12_DR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_DR_RANGE                    30:30
#define XUSB_XHCI_OP_PORTSC_12_DR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_12_DR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_DR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_DR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_DR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_DR_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_DR_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_WPR_SHIFT                    _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_12_WPR_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_WPR_RANGE                   31:31
#define XUSB_XHCI_OP_PORTSC_12_WPR_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_WPR_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WPR_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WPR_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WPR_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WPR_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WPR_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_WPR_SET                     _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_OP_PORTSC_13                             _MK_ADDR_CONST(0x4f0)
#define XUSB_XHCI_OP_PORTSC_13_SECURE                      0
#define XUSB_XHCI_OP_PORTSC_13_WORD_COUNT                  1
#define XUSB_XHCI_OP_PORTSC_13_RESET_VAL                   _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_13_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_13_SW_DEFAULT_VAL              _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_13_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_13_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_13_WRITE_MASK                  _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_13_CLEAR_MASK                  _MK_MASK_CONST(0xfe0002)
#define XUSB_XHCI_OP_PORTSC_13_TGL_MASK                    _MK_MASK_CONST(0x80000010)
#define XUSB_XHCI_OP_PORTSC_13_CCS_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_13_CCS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_CCS_RANGE                   0:0
#define XUSB_XHCI_OP_PORTSC_13_CCS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_CCS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CCS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_CCS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CCS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_CCS_NODEV                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CCS_DEV                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PED_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_13_PED_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PED_RANGE                   1:1
#define XUSB_XHCI_OP_PORTSC_13_PED_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_PED_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PED_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PED_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PED_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PED_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PED_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PED_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_RANGE                 2:2
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_0                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_OCA_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_13_OCA_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_OCA_RANGE                   3:3
#define XUSB_XHCI_OP_PORTSC_13_OCA_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_OCA_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_OCA_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_OCA_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_OCA_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_OCA_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_OCA_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PR_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_13_PR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PR_RANGE                    4:4
#define XUSB_XHCI_OP_PORTSC_13_PR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_13_PR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PLS_SHIFT                    _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_13_PLS_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_13_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PLS_RANGE                   8:5
#define XUSB_XHCI_OP_PORTSC_13_PLS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_PLS_DEFAULT                 (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_13_PLS_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_13_PLS_SW_DEFAULT              (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_13_PLS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_13_PLS_U0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PLS_U1                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PLS_U2                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_13_PLS_U3                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_13_PLS_DISABLED                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_13_PLS_RXDETECT                _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_13_PLS_INACTIVE                _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_13_PLS_POLLING                 _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_13_PLS_RECOVERY                _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_13_PLS_HOTRESET                _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_13_PLS_COMPLIANCE              _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_13_PLS_LOOPBACK                _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_13_PLS_RESUME                  _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_13_PLS_GOTO_U0                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PLS_GOTO_U1                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PLS_GOTO_U2                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_13_PLS_GOTO_U3                 _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_13_PP_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_13_PP_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PP_RANGE                    9:9
#define XUSB_XHCI_OP_PORTSC_13_PP_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_13_PP_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PP_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PP_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PP_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PP_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PP_ON                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_FIELD                  (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_13_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_RANGE                  13:10
#define XUSB_XHCI_OP_PORTSC_13_PSPD_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_13_PSPD_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_DEFAULT_MASK           (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_UNDEFINED              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_FS                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_LS                     _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_HS                     _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_SS                     _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_SSP                    _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_UNKNOWN                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_13_PIC_SHIFT                    _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_13_PIC_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_13_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PIC_RANGE                   15:14
#define XUSB_XHCI_OP_PORTSC_13_PIC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_PIC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PIC_DEFAULT_MASK            (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_13_PIC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PIC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_13_PIC_OFF                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PIC_AMBER                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PIC_GREEN                   _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_13_PIC_UNDEFINED               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_13_LWS_SHIFT                    _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_13_LWS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_LWS_RANGE                   16:16
#define XUSB_XHCI_OP_PORTSC_13_LWS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_LWS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_LWS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_LWS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_LWS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_LWS_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_LWS_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_CSC_SHIFT                    _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_13_CSC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_CSC_RANGE                   17:17
#define XUSB_XHCI_OP_PORTSC_13_CSC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_CSC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CSC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_CSC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CSC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_CSC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CSC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_CSC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PEC_SHIFT                    _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_13_PEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PEC_RANGE                   18:18
#define XUSB_XHCI_OP_PORTSC_13_PEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_PEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_WRC_SHIFT                    _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_13_WRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_WRC_RANGE                   19:19
#define XUSB_XHCI_OP_PORTSC_13_WRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_WRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_WRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_OCC_SHIFT                    _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_13_OCC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_OCC_RANGE                   20:20
#define XUSB_XHCI_OP_PORTSC_13_OCC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_OCC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_OCC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_OCC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_OCC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_OCC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_OCC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_OCC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PRC_SHIFT                    _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_13_PRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PRC_RANGE                   21:21
#define XUSB_XHCI_OP_PORTSC_13_PRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_PRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PLC_SHIFT                    _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_13_PLC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PLC_RANGE                   22:22
#define XUSB_XHCI_OP_PORTSC_13_PLC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_PLC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PLC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PLC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PLC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PLC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PLC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PLC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_CEC_SHIFT                    _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_13_CEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_CEC_RANGE                   23:23
#define XUSB_XHCI_OP_PORTSC_13_CEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_CEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_CEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_CEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_CEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_CAS_SHIFT                    _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_13_CAS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_CAS_RANGE                   24:24
#define XUSB_XHCI_OP_PORTSC_13_CAS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_CAS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CAS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_CAS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CAS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_CAS_INIT                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WCE_SHIFT                    _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_13_WCE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_WCE_RANGE                   25:25
#define XUSB_XHCI_OP_PORTSC_13_WCE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_WCE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WCE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WCE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WCE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WCE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WCE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_WDE_SHIFT                    _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_13_WDE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_WDE_RANGE                   26:26
#define XUSB_XHCI_OP_PORTSC_13_WDE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_WDE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WDE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WDE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WDE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WDE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WDE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_WOE_SHIFT                    _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_13_WOE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_WOE_RANGE                   27:27
#define XUSB_XHCI_OP_PORTSC_13_WOE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_WOE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WOE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WOE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WOE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WOE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WOE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_FIELD                 (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_13_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_RANGE                 29:28
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_DR_SHIFT                     _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_13_DR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_DR_RANGE                    30:30
#define XUSB_XHCI_OP_PORTSC_13_DR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_13_DR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_DR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_DR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_DR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_DR_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_DR_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_WPR_SHIFT                    _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_13_WPR_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_WPR_RANGE                   31:31
#define XUSB_XHCI_OP_PORTSC_13_WPR_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_WPR_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WPR_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WPR_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WPR_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WPR_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WPR_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_WPR_SET                     _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_OP_PORTSC_14                             _MK_ADDR_CONST(0x500)
#define XUSB_XHCI_OP_PORTSC_14_SECURE                      0
#define XUSB_XHCI_OP_PORTSC_14_WORD_COUNT                  1
#define XUSB_XHCI_OP_PORTSC_14_RESET_VAL                   _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_14_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_14_SW_DEFAULT_VAL              _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_14_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_14_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_14_WRITE_MASK                  _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_14_CLEAR_MASK                  _MK_MASK_CONST(0xfe0002)
#define XUSB_XHCI_OP_PORTSC_14_TGL_MASK                    _MK_MASK_CONST(0x80000010)
#define XUSB_XHCI_OP_PORTSC_14_CCS_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_14_CCS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_CCS_RANGE                   0:0
#define XUSB_XHCI_OP_PORTSC_14_CCS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_CCS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CCS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_CCS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CCS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_CCS_NODEV                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CCS_DEV                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PED_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_14_PED_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PED_RANGE                   1:1
#define XUSB_XHCI_OP_PORTSC_14_PED_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_PED_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PED_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PED_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PED_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PED_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PED_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PED_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_RANGE                 2:2
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_0                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_OCA_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_14_OCA_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_OCA_RANGE                   3:3
#define XUSB_XHCI_OP_PORTSC_14_OCA_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_OCA_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_OCA_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_OCA_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_OCA_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_OCA_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_OCA_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PR_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_14_PR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PR_RANGE                    4:4
#define XUSB_XHCI_OP_PORTSC_14_PR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_14_PR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PLS_SHIFT                    _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_14_PLS_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_14_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PLS_RANGE                   8:5
#define XUSB_XHCI_OP_PORTSC_14_PLS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_PLS_DEFAULT                 (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_14_PLS_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_14_PLS_SW_DEFAULT              (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_14_PLS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_14_PLS_U0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PLS_U1                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PLS_U2                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_14_PLS_U3                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_14_PLS_DISABLED                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_14_PLS_RXDETECT                _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_14_PLS_INACTIVE                _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_14_PLS_POLLING                 _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_14_PLS_RECOVERY                _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_14_PLS_HOTRESET                _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_14_PLS_COMPLIANCE              _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_14_PLS_LOOPBACK                _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_14_PLS_RESUME                  _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_14_PLS_GOTO_U0                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PLS_GOTO_U1                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PLS_GOTO_U2                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_14_PLS_GOTO_U3                 _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_14_PP_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_14_PP_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PP_RANGE                    9:9
#define XUSB_XHCI_OP_PORTSC_14_PP_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_14_PP_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PP_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PP_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PP_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PP_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PP_ON                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_FIELD                  (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_14_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_RANGE                  13:10
#define XUSB_XHCI_OP_PORTSC_14_PSPD_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_14_PSPD_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_DEFAULT_MASK           (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_UNDEFINED              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_FS                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_LS                     _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_HS                     _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_SS                     _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_SSP                    _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_UNKNOWN                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_14_PIC_SHIFT                    _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_14_PIC_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_14_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PIC_RANGE                   15:14
#define XUSB_XHCI_OP_PORTSC_14_PIC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_PIC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PIC_DEFAULT_MASK            (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_14_PIC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PIC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_14_PIC_OFF                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PIC_AMBER                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PIC_GREEN                   _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_14_PIC_UNDEFINED               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_14_LWS_SHIFT                    _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_14_LWS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_LWS_RANGE                   16:16
#define XUSB_XHCI_OP_PORTSC_14_LWS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_LWS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_LWS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_LWS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_LWS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_LWS_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_LWS_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_CSC_SHIFT                    _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_14_CSC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_CSC_RANGE                   17:17
#define XUSB_XHCI_OP_PORTSC_14_CSC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_CSC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CSC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_CSC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CSC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_CSC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CSC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_CSC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PEC_SHIFT                    _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_14_PEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PEC_RANGE                   18:18
#define XUSB_XHCI_OP_PORTSC_14_PEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_PEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_WRC_SHIFT                    _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_14_WRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_WRC_RANGE                   19:19
#define XUSB_XHCI_OP_PORTSC_14_WRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_WRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_WRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_OCC_SHIFT                    _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_14_OCC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_OCC_RANGE                   20:20
#define XUSB_XHCI_OP_PORTSC_14_OCC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_OCC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_OCC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_OCC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_OCC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_OCC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_OCC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_OCC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PRC_SHIFT                    _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_14_PRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PRC_RANGE                   21:21
#define XUSB_XHCI_OP_PORTSC_14_PRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_PRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PLC_SHIFT                    _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_14_PLC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PLC_RANGE                   22:22
#define XUSB_XHCI_OP_PORTSC_14_PLC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_PLC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PLC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PLC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PLC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PLC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PLC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PLC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_CEC_SHIFT                    _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_14_CEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_CEC_RANGE                   23:23
#define XUSB_XHCI_OP_PORTSC_14_CEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_CEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_CEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_CEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_CEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_CAS_SHIFT                    _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_14_CAS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_CAS_RANGE                   24:24
#define XUSB_XHCI_OP_PORTSC_14_CAS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_CAS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CAS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_CAS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CAS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_CAS_INIT                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WCE_SHIFT                    _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_14_WCE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_WCE_RANGE                   25:25
#define XUSB_XHCI_OP_PORTSC_14_WCE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_WCE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WCE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WCE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WCE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WCE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WCE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_WDE_SHIFT                    _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_14_WDE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_WDE_RANGE                   26:26
#define XUSB_XHCI_OP_PORTSC_14_WDE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_WDE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WDE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WDE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WDE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WDE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WDE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_WOE_SHIFT                    _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_14_WOE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_WOE_RANGE                   27:27
#define XUSB_XHCI_OP_PORTSC_14_WOE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_WOE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WOE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WOE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WOE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WOE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WOE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_FIELD                 (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_14_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_RANGE                 29:28
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_DR_SHIFT                     _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_14_DR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_DR_RANGE                    30:30
#define XUSB_XHCI_OP_PORTSC_14_DR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_14_DR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_DR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_DR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_DR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_DR_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_DR_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_WPR_SHIFT                    _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_14_WPR_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_WPR_RANGE                   31:31
#define XUSB_XHCI_OP_PORTSC_14_WPR_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_WPR_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WPR_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WPR_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WPR_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WPR_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WPR_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_WPR_SET                     _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_OP_PORTSC_15                             _MK_ADDR_CONST(0x510)
#define XUSB_XHCI_OP_PORTSC_15_SECURE                      0
#define XUSB_XHCI_OP_PORTSC_15_WORD_COUNT                  1
#define XUSB_XHCI_OP_PORTSC_15_RESET_VAL                   _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_15_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_15_SW_DEFAULT_VAL              _MK_MASK_CONST(0x2a0)
#define XUSB_XHCI_OP_PORTSC_15_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_15_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_15_WRITE_MASK                  _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_15_CLEAR_MASK                  _MK_MASK_CONST(0xfe0002)
#define XUSB_XHCI_OP_PORTSC_15_TGL_MASK                    _MK_MASK_CONST(0x80000010)
#define XUSB_XHCI_OP_PORTSC_15_CCS_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_15_CCS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_CCS_RANGE                   0:0
#define XUSB_XHCI_OP_PORTSC_15_CCS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_CCS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CCS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_CCS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CCS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_CCS_NODEV                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CCS_DEV                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PED_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_15_PED_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PED_RANGE                   1:1
#define XUSB_XHCI_OP_PORTSC_15_PED_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_PED_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PED_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PED_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PED_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PED_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PED_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PED_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_RANGE                 2:2
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_0                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_OCA_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_15_OCA_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_OCA_RANGE                   3:3
#define XUSB_XHCI_OP_PORTSC_15_OCA_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_OCA_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_OCA_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_OCA_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_OCA_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_OCA_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_OCA_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PR_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_15_PR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PR_RANGE                    4:4
#define XUSB_XHCI_OP_PORTSC_15_PR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_15_PR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PLS_SHIFT                    _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_15_PLS_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_15_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PLS_RANGE                   8:5
#define XUSB_XHCI_OP_PORTSC_15_PLS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_PLS_DEFAULT                 (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_15_PLS_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_15_PLS_SW_DEFAULT              (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_15_PLS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_15_PLS_U0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PLS_U1                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PLS_U2                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_15_PLS_U3                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_15_PLS_DISABLED                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_15_PLS_RXDETECT                _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_15_PLS_INACTIVE                _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_15_PLS_POLLING                 _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_15_PLS_RECOVERY                _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_15_PLS_HOTRESET                _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_15_PLS_COMPLIANCE              _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_15_PLS_LOOPBACK                _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_15_PLS_RESUME                  _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_15_PLS_GOTO_U0                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PLS_GOTO_U1                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PLS_GOTO_U2                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_15_PLS_GOTO_U3                 _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_15_PP_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_15_PP_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PP_RANGE                    9:9
#define XUSB_XHCI_OP_PORTSC_15_PP_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_15_PP_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PP_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PP_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PP_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PP_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PP_ON                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_FIELD                  (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_15_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_RANGE                  13:10
#define XUSB_XHCI_OP_PORTSC_15_PSPD_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_15_PSPD_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_DEFAULT_MASK           (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_UNDEFINED              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_FS                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_LS                     _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_HS                     _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_SS                     _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_SSP                    _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_UNKNOWN                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_15_PIC_SHIFT                    _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_15_PIC_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_15_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PIC_RANGE                   15:14
#define XUSB_XHCI_OP_PORTSC_15_PIC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_PIC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PIC_DEFAULT_MASK            (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_15_PIC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PIC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_15_PIC_OFF                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PIC_AMBER                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PIC_GREEN                   _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_15_PIC_UNDEFINED               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_15_LWS_SHIFT                    _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_15_LWS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_LWS_RANGE                   16:16
#define XUSB_XHCI_OP_PORTSC_15_LWS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_LWS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_LWS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_LWS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_LWS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_LWS_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_LWS_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_CSC_SHIFT                    _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_15_CSC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_CSC_RANGE                   17:17
#define XUSB_XHCI_OP_PORTSC_15_CSC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_CSC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CSC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_CSC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CSC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_CSC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CSC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_CSC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PEC_SHIFT                    _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_15_PEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PEC_RANGE                   18:18
#define XUSB_XHCI_OP_PORTSC_15_PEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_PEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_WRC_SHIFT                    _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_15_WRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_WRC_RANGE                   19:19
#define XUSB_XHCI_OP_PORTSC_15_WRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_WRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_WRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_OCC_SHIFT                    _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_15_OCC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_OCC_RANGE                   20:20
#define XUSB_XHCI_OP_PORTSC_15_OCC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_OCC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_OCC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_OCC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_OCC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_OCC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_OCC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_OCC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PRC_SHIFT                    _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_15_PRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PRC_RANGE                   21:21
#define XUSB_XHCI_OP_PORTSC_15_PRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_PRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PLC_SHIFT                    _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_15_PLC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PLC_RANGE                   22:22
#define XUSB_XHCI_OP_PORTSC_15_PLC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_PLC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PLC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PLC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PLC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PLC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PLC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PLC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_CEC_SHIFT                    _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_15_CEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_CEC_RANGE                   23:23
#define XUSB_XHCI_OP_PORTSC_15_CEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_CEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_CEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_CEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_CEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_CAS_SHIFT                    _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_15_CAS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_CAS_RANGE                   24:24
#define XUSB_XHCI_OP_PORTSC_15_CAS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_CAS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CAS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_CAS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CAS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_CAS_INIT                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WCE_SHIFT                    _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_15_WCE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_WCE_RANGE                   25:25
#define XUSB_XHCI_OP_PORTSC_15_WCE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_WCE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WCE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WCE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WCE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WCE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WCE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_WDE_SHIFT                    _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_15_WDE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_WDE_RANGE                   26:26
#define XUSB_XHCI_OP_PORTSC_15_WDE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_WDE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WDE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WDE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WDE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WDE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WDE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_WOE_SHIFT                    _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_15_WOE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_WOE_RANGE                   27:27
#define XUSB_XHCI_OP_PORTSC_15_WOE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_WOE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WOE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WOE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WOE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WOE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WOE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_FIELD                 (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_15_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_RANGE                 29:28
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_DR_SHIFT                     _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_15_DR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_DR_RANGE                    30:30
#define XUSB_XHCI_OP_PORTSC_15_DR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_15_DR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_DR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_DR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_DR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_DR_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_DR_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_WPR_SHIFT                    _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_15_WPR_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_WPR_RANGE                   31:31
#define XUSB_XHCI_OP_PORTSC_15_WPR_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_WPR_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WPR_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WPR_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WPR_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WPR_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WPR_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_WPR_SET                     _MK_ENUM_CONST(0x00000001)


// 
// //Use Number of SS Ports
// Array T_XUSB_XHCI_OP_PORTPMSCSS[16] (0x00000424+(i)*16)


#define XUSB_XHCI_OP_PORTPMSCSS_0                          _MK_ADDR_CONST(0x424)
#define XUSB_XHCI_OP_PORTPMSCSS_0_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_0_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_0_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_0_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_0_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTPMSCSS_1                          _MK_ADDR_CONST(0x434)
#define XUSB_XHCI_OP_PORTPMSCSS_1_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_1_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_1_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_1_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_1_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_1_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_1_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTPMSCSS_2                          _MK_ADDR_CONST(0x444)
#define XUSB_XHCI_OP_PORTPMSCSS_2_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_2_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_2_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_2_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_2_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_2_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_2_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTPMSCSS_3                          _MK_ADDR_CONST(0x454)
#define XUSB_XHCI_OP_PORTPMSCSS_3_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_3_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_3_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_3_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_3_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_3_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_3_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTPMSCSS_4                          _MK_ADDR_CONST(0x464)
#define XUSB_XHCI_OP_PORTPMSCSS_4_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_4_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_4_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_4_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_4_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_4_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_4_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTPMSCSS_5                          _MK_ADDR_CONST(0x474)
#define XUSB_XHCI_OP_PORTPMSCSS_5_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_5_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_5_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_5_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_5_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_5_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_5_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTPMSCSS_6                          _MK_ADDR_CONST(0x484)
#define XUSB_XHCI_OP_PORTPMSCSS_6_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_6_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_6_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_6_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_6_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_6_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_6_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTPMSCSS_7                          _MK_ADDR_CONST(0x494)
#define XUSB_XHCI_OP_PORTPMSCSS_7_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_7_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_7_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_7_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_7_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_7_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_7_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTPMSCSS_8                          _MK_ADDR_CONST(0x4a4)
#define XUSB_XHCI_OP_PORTPMSCSS_8_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_8_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_8_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_8_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_8_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_8_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_8_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTPMSCSS_9                          _MK_ADDR_CONST(0x4b4)
#define XUSB_XHCI_OP_PORTPMSCSS_9_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_9_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_9_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_9_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_9_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_9_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_9_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTPMSCSS_10                         _MK_ADDR_CONST(0x4c4)
#define XUSB_XHCI_OP_PORTPMSCSS_10_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCSS_10_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCSS_10_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_10_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_10_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_WRITE_MASK              _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_10_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_RANGE         7:0
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_RANGE         15:8
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_10_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_RANGE             31:17
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_00                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTPMSCSS_11                         _MK_ADDR_CONST(0x4d4)
#define XUSB_XHCI_OP_PORTPMSCSS_11_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCSS_11_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCSS_11_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_11_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_11_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_WRITE_MASK              _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_11_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_RANGE         7:0
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_RANGE         15:8
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_11_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_RANGE             31:17
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_00                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTPMSCSS_12                         _MK_ADDR_CONST(0x4e4)
#define XUSB_XHCI_OP_PORTPMSCSS_12_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCSS_12_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCSS_12_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_12_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_12_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_WRITE_MASK              _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_12_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_RANGE         7:0
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_RANGE         15:8
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_12_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_RANGE             31:17
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_00                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTPMSCSS_13                         _MK_ADDR_CONST(0x4f4)
#define XUSB_XHCI_OP_PORTPMSCSS_13_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCSS_13_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCSS_13_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_13_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_13_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_WRITE_MASK              _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_13_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_RANGE         7:0
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_RANGE         15:8
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_13_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_RANGE             31:17
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_00                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTPMSCSS_14                         _MK_ADDR_CONST(0x504)
#define XUSB_XHCI_OP_PORTPMSCSS_14_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCSS_14_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCSS_14_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_14_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_14_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_WRITE_MASK              _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_14_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_RANGE         7:0
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_RANGE         15:8
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_14_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_RANGE             31:17
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_00                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTPMSCSS_15                         _MK_ADDR_CONST(0x514)
#define XUSB_XHCI_OP_PORTPMSCSS_15_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCSS_15_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCSS_15_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_15_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_15_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_WRITE_MASK              _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_15_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_RANGE         7:0
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_RANGE         15:8
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_15_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_RANGE             31:17
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_00                _MK_ENUM_CONST(0x00000000)


// 
// //Use Number of HS Ports
// Array T_XUSB_XHCI_OP_PORTPMSCHS[16] (0x00000424+(i)*16)


#define XUSB_XHCI_OP_PORTPMSCHS_0                          _MK_ADDR_CONST(0x424)
#define XUSB_XHCI_OP_PORTPMSCHS_0_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_0_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_0_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_0_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_0_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_0_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_0_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_0_BESL_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_0_BESL_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_0_BESL_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_0_BESL_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_0_BESL_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_0_BESL_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_BESL_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_0_BESL_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_BESL_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_0_BESL_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_0_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_0_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)




#define XUSB_XHCI_OP_PORTPMSCHS_1                          _MK_ADDR_CONST(0x434)
#define XUSB_XHCI_OP_PORTPMSCHS_1_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_1_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_1_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_1_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_1_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_1_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_1_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_1_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_1_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_1_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_1_BESL_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_1_BESL_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_1_BESL_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_1_BESL_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_1_BESL_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_1_BESL_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_BESL_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_1_BESL_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_BESL_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_1_BESL_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_1_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_1_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)




#define XUSB_XHCI_OP_PORTPMSCHS_2                          _MK_ADDR_CONST(0x444)
#define XUSB_XHCI_OP_PORTPMSCHS_2_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_2_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_2_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_2_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_2_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_2_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_2_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_2_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_2_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_2_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_2_BESL_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_2_BESL_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_2_BESL_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_2_BESL_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_2_BESL_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_2_BESL_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_BESL_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_2_BESL_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_BESL_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_2_BESL_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_2_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_2_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)




#define XUSB_XHCI_OP_PORTPMSCHS_3                          _MK_ADDR_CONST(0x454)
#define XUSB_XHCI_OP_PORTPMSCHS_3_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_3_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_3_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_3_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_3_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_3_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_3_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_3_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_3_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_3_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_3_BESL_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_3_BESL_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_3_BESL_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_3_BESL_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_3_BESL_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_3_BESL_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_BESL_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_3_BESL_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_BESL_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_3_BESL_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_3_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_3_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)




#define XUSB_XHCI_OP_PORTPMSCHS_4                          _MK_ADDR_CONST(0x464)
#define XUSB_XHCI_OP_PORTPMSCHS_4_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_4_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_4_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_4_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_4_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_4_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_4_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_4_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_4_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_4_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_4_BESL_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_4_BESL_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_4_BESL_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_4_BESL_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_4_BESL_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_4_BESL_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_BESL_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_4_BESL_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_BESL_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_4_BESL_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_4_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_4_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)




#define XUSB_XHCI_OP_PORTPMSCHS_5                          _MK_ADDR_CONST(0x474)
#define XUSB_XHCI_OP_PORTPMSCHS_5_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_5_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_5_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_5_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_5_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_5_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_5_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_5_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_5_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_5_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_5_BESL_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_5_BESL_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_5_BESL_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_5_BESL_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_5_BESL_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_5_BESL_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_BESL_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_5_BESL_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_BESL_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_5_BESL_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_5_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_5_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)




#define XUSB_XHCI_OP_PORTPMSCHS_6                          _MK_ADDR_CONST(0x484)
#define XUSB_XHCI_OP_PORTPMSCHS_6_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_6_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_6_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_6_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_6_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_6_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_6_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_6_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_6_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_6_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_6_BESL_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_6_BESL_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_6_BESL_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_6_BESL_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_6_BESL_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_6_BESL_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_BESL_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_6_BESL_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_BESL_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_6_BESL_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_6_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_6_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)




#define XUSB_XHCI_OP_PORTPMSCHS_7                          _MK_ADDR_CONST(0x494)
#define XUSB_XHCI_OP_PORTPMSCHS_7_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_7_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_7_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_7_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_7_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_7_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_7_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_7_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_7_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_7_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_7_BESL_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_7_BESL_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_7_BESL_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_7_BESL_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_7_BESL_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_7_BESL_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_BESL_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_7_BESL_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_BESL_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_7_BESL_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_7_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_7_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)




#define XUSB_XHCI_OP_PORTPMSCHS_8                          _MK_ADDR_CONST(0x4a4)
#define XUSB_XHCI_OP_PORTPMSCHS_8_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_8_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_8_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_8_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_8_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_8_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_8_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_8_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_8_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_8_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_8_BESL_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_8_BESL_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_8_BESL_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_8_BESL_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_8_BESL_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_8_BESL_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_BESL_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_8_BESL_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_BESL_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_8_BESL_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_8_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_8_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)




#define XUSB_XHCI_OP_PORTPMSCHS_9                          _MK_ADDR_CONST(0x4b4)
#define XUSB_XHCI_OP_PORTPMSCHS_9_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_9_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_9_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_9_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_9_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_9_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_9_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_9_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_9_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_9_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_9_BESL_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_9_BESL_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_9_BESL_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_9_BESL_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_9_BESL_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_9_BESL_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_BESL_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_9_BESL_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_BESL_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_9_BESL_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_9_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_9_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)




#define XUSB_XHCI_OP_PORTPMSCHS_10                         _MK_ADDR_CONST(0x4c4)
#define XUSB_XHCI_OP_PORTPMSCHS_10_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCHS_10_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCHS_10_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_10_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_10_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_10_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_10_WRITE_MASK              _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_10_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_FIELD               (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_10_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_RANGE               2:0
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_INVLD               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_SUCCESS             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_NYET                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_STALL               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_ERROR               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_10_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_RANGE               3:3
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_10_BESL_SHIFT               _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_10_BESL_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_10_BESL_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_10_BESL_RANGE              7:4
#define XUSB_XHCI_OP_PORTPMSCHS_10_BESL_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_10_BESL_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_BESL_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_10_BESL_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_BESL_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_10_BESL_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_RANGE              15:8
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_10_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_RANGE             27:17
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_SHIFT                 _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_FIELD                (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_10_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_RANGE                31:28
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_DISABLE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_JSTATE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_KSTATE               _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_SE0NAK               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_PACKET               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_FORCEEN              _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_ERROR                _MK_ENUM_CONST(0x0000000F)




#define XUSB_XHCI_OP_PORTPMSCHS_11                         _MK_ADDR_CONST(0x4d4)
#define XUSB_XHCI_OP_PORTPMSCHS_11_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCHS_11_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCHS_11_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_11_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_11_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_11_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_11_WRITE_MASK              _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_11_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_FIELD               (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_11_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_RANGE               2:0
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_INVLD               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_SUCCESS             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_NYET                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_STALL               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_ERROR               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_11_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_RANGE               3:3
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_11_BESL_SHIFT               _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_11_BESL_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_11_BESL_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_11_BESL_RANGE              7:4
#define XUSB_XHCI_OP_PORTPMSCHS_11_BESL_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_11_BESL_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_BESL_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_11_BESL_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_BESL_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_11_BESL_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_RANGE              15:8
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_11_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_RANGE             27:17
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_SHIFT                 _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_FIELD                (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_11_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_RANGE                31:28
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_DISABLE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_JSTATE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_KSTATE               _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_SE0NAK               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_PACKET               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_FORCEEN              _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_ERROR                _MK_ENUM_CONST(0x0000000F)




#define XUSB_XHCI_OP_PORTPMSCHS_12                         _MK_ADDR_CONST(0x4e4)
#define XUSB_XHCI_OP_PORTPMSCHS_12_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCHS_12_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCHS_12_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_12_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_12_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_12_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_12_WRITE_MASK              _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_12_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_FIELD               (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_12_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_RANGE               2:0
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_INVLD               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_SUCCESS             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_NYET                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_STALL               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_ERROR               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_12_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_RANGE               3:3
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_12_BESL_SHIFT               _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_12_BESL_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_12_BESL_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_12_BESL_RANGE              7:4
#define XUSB_XHCI_OP_PORTPMSCHS_12_BESL_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_12_BESL_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_BESL_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_12_BESL_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_BESL_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_12_BESL_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_RANGE              15:8
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_12_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_RANGE             27:17
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_SHIFT                 _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_FIELD                (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_12_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_RANGE                31:28
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_DISABLE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_JSTATE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_KSTATE               _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_SE0NAK               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_PACKET               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_FORCEEN              _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_ERROR                _MK_ENUM_CONST(0x0000000F)




#define XUSB_XHCI_OP_PORTPMSCHS_13                         _MK_ADDR_CONST(0x4f4)
#define XUSB_XHCI_OP_PORTPMSCHS_13_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCHS_13_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCHS_13_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_13_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_13_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_13_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_13_WRITE_MASK              _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_13_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_FIELD               (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_13_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_RANGE               2:0
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_INVLD               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_SUCCESS             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_NYET                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_STALL               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_ERROR               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_13_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_RANGE               3:3
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_13_BESL_SHIFT               _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_13_BESL_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_13_BESL_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_13_BESL_RANGE              7:4
#define XUSB_XHCI_OP_PORTPMSCHS_13_BESL_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_13_BESL_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_BESL_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_13_BESL_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_BESL_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_13_BESL_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_RANGE              15:8
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_13_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_RANGE             27:17
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_SHIFT                 _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_FIELD                (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_13_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_RANGE                31:28
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_DISABLE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_JSTATE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_KSTATE               _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_SE0NAK               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_PACKET               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_FORCEEN              _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_ERROR                _MK_ENUM_CONST(0x0000000F)




#define XUSB_XHCI_OP_PORTPMSCHS_14                         _MK_ADDR_CONST(0x504)
#define XUSB_XHCI_OP_PORTPMSCHS_14_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCHS_14_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCHS_14_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_14_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_14_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_14_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_14_WRITE_MASK              _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_14_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_FIELD               (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_14_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_RANGE               2:0
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_INVLD               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_SUCCESS             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_NYET                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_STALL               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_ERROR               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_14_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_RANGE               3:3
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_14_BESL_SHIFT               _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_14_BESL_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_14_BESL_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_14_BESL_RANGE              7:4
#define XUSB_XHCI_OP_PORTPMSCHS_14_BESL_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_14_BESL_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_BESL_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_14_BESL_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_BESL_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_14_BESL_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_RANGE              15:8
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_14_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_RANGE             27:17
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_SHIFT                 _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_FIELD                (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_14_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_RANGE                31:28
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_DISABLE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_JSTATE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_KSTATE               _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_SE0NAK               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_PACKET               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_FORCEEN              _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_ERROR                _MK_ENUM_CONST(0x0000000F)




#define XUSB_XHCI_OP_PORTPMSCHS_15                         _MK_ADDR_CONST(0x514)
#define XUSB_XHCI_OP_PORTPMSCHS_15_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCHS_15_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCHS_15_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_15_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_15_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_15_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_15_WRITE_MASK              _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_15_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_FIELD               (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_15_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_RANGE               2:0
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_INVLD               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_SUCCESS             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_NYET                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_STALL               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_ERROR               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_15_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_RANGE               3:3
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_15_BESL_SHIFT               _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_15_BESL_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_15_BESL_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_15_BESL_RANGE              7:4
#define XUSB_XHCI_OP_PORTPMSCHS_15_BESL_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_15_BESL_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_BESL_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_15_BESL_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_BESL_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_15_BESL_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_RANGE              15:8
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_15_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_RANGE             27:17
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_SHIFT                 _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_FIELD                (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_15_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_RANGE                31:28
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_DISABLE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_JSTATE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_KSTATE               _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_SE0NAK               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_PACKET               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_FORCEEN              _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_ERROR                _MK_ENUM_CONST(0x0000000F)


// 
// Array T_XUSB_XHCI_OP_PORTLISC[4] (0x00000428+(i)*16)


#define XUSB_XHCI_OP_PORTLISC_0                            _MK_ADDR_CONST(0x428)
#define XUSB_XHCI_OP_PORTLISC_0_SECURE                     0
#define XUSB_XHCI_OP_PORTLISC_0_WORD_COUNT                 1
#define XUSB_XHCI_OP_PORTLISC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_0_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_0_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_0_CLEAR_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_0_TGL_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_0_LEC_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTLISC_0_LEC_FIELD                  (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PORTLISC_0_LEC_SHIFT)
#define XUSB_XHCI_OP_PORTLISC_0_LEC_RANGE                  15:0
#define XUSB_XHCI_OP_PORTLISC_0_LEC_WOFFSET                0
#define XUSB_XHCI_OP_PORTLISC_0_LEC_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_0_LEC_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_0_LEC_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_0_LEC_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_0_LEC_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_FIELD                (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PORTLISC_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_RANGE                31:16
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_WOFFSET              0
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_DEFAULT_MASK         (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_00                   _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTLISC_1                            _MK_ADDR_CONST(0x438)
#define XUSB_XHCI_OP_PORTLISC_1_SECURE                     0
#define XUSB_XHCI_OP_PORTLISC_1_WORD_COUNT                 1
#define XUSB_XHCI_OP_PORTLISC_1_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_1_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_1_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_1_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_1_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_1_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_1_CLEAR_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_1_TGL_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_1_LEC_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTLISC_1_LEC_FIELD                  (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PORTLISC_1_LEC_SHIFT)
#define XUSB_XHCI_OP_PORTLISC_1_LEC_RANGE                  15:0
#define XUSB_XHCI_OP_PORTLISC_1_LEC_WOFFSET                0
#define XUSB_XHCI_OP_PORTLISC_1_LEC_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_1_LEC_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_1_LEC_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_1_LEC_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_1_LEC_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_FIELD                (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PORTLISC_1_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_RANGE                31:16
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_WOFFSET              0
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_DEFAULT_MASK         (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_00                   _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTLISC_2                            _MK_ADDR_CONST(0x448)
#define XUSB_XHCI_OP_PORTLISC_2_SECURE                     0
#define XUSB_XHCI_OP_PORTLISC_2_WORD_COUNT                 1
#define XUSB_XHCI_OP_PORTLISC_2_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_2_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_2_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_2_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_2_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_2_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_2_CLEAR_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_2_TGL_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_2_LEC_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTLISC_2_LEC_FIELD                  (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PORTLISC_2_LEC_SHIFT)
#define XUSB_XHCI_OP_PORTLISC_2_LEC_RANGE                  15:0
#define XUSB_XHCI_OP_PORTLISC_2_LEC_WOFFSET                0
#define XUSB_XHCI_OP_PORTLISC_2_LEC_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_2_LEC_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_2_LEC_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_2_LEC_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_2_LEC_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_FIELD                (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PORTLISC_2_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_RANGE                31:16
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_WOFFSET              0
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_DEFAULT_MASK         (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_00                   _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTLISC_3                            _MK_ADDR_CONST(0x458)
#define XUSB_XHCI_OP_PORTLISC_3_SECURE                     0
#define XUSB_XHCI_OP_PORTLISC_3_WORD_COUNT                 1
#define XUSB_XHCI_OP_PORTLISC_3_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_3_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_3_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_3_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_3_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_3_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_3_CLEAR_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_3_TGL_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_3_LEC_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTLISC_3_LEC_FIELD                  (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PORTLISC_3_LEC_SHIFT)
#define XUSB_XHCI_OP_PORTLISC_3_LEC_RANGE                  15:0
#define XUSB_XHCI_OP_PORTLISC_3_LEC_WOFFSET                0
#define XUSB_XHCI_OP_PORTLISC_3_LEC_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_3_LEC_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_3_LEC_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_3_LEC_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_3_LEC_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_FIELD                (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PORTLISC_3_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_RANGE                31:16
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_WOFFSET              0
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_DEFAULT_MASK         (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_00                   _MK_ENUM_CONST(0x00000000)


// 
// Array T_XUSB_XHCI_OP_PORTHLPMC[16] (0x0000042C+(i)*16)


#define XUSB_XHCI_OP_PORTHLPMC_0                           _MK_ADDR_CONST(0x42c)
#define XUSB_XHCI_OP_PORTHLPMC_0_SECURE                    0
#define XUSB_XHCI_OP_PORTHLPMC_0_WORD_COUNT                1
#define XUSB_XHCI_OP_PORTHLPMC_0_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_0_RESET_MASK                _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_0_READ_MASK                 _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_0_WRITE_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_0_CLEAR_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_0_TGL_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_0_HIRDM_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTHLPMC_0_HIRDM_FIELD               (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTHLPMC_0_HIRDM_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_0_HIRDM_RANGE               1:0
#define XUSB_XHCI_OP_PORTHLPMC_0_HIRDM_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_0_HIRDM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_0_HIRDM_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_0_HIRDM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_0_HIRDM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_0_HIRDM_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_0_L1_TIMEOUT_SHIFT           _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTHLPMC_0_L1_TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTHLPMC_0_L1_TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_0_L1_TIMEOUT_RANGE          9:2
#define XUSB_XHCI_OP_PORTHLPMC_0_L1_TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTHLPMC_0_L1_TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_0_L1_TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_0_L1_TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_0_L1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_0_L1_TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_0_BESLD_SHIFT                _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTHLPMC_0_BESLD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTHLPMC_0_BESLD_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_0_BESLD_RANGE               13:10
#define XUSB_XHCI_OP_PORTHLPMC_0_BESLD_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_0_BESLD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_0_BESLD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_0_BESLD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_0_BESLD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_0_BESLD_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTHLPMC_1                           _MK_ADDR_CONST(0x43c)
#define XUSB_XHCI_OP_PORTHLPMC_1_SECURE                    0
#define XUSB_XHCI_OP_PORTHLPMC_1_WORD_COUNT                1
#define XUSB_XHCI_OP_PORTHLPMC_1_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_1_RESET_MASK                _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_1_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_1_SW_DEFAULT_MASK           _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_1_READ_MASK                 _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_1_WRITE_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_1_CLEAR_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_1_TGL_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_1_HIRDM_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTHLPMC_1_HIRDM_FIELD               (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTHLPMC_1_HIRDM_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_1_HIRDM_RANGE               1:0
#define XUSB_XHCI_OP_PORTHLPMC_1_HIRDM_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_1_HIRDM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_1_HIRDM_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_1_HIRDM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_1_HIRDM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_1_HIRDM_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_1_L1_TIMEOUT_SHIFT           _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTHLPMC_1_L1_TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTHLPMC_1_L1_TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_1_L1_TIMEOUT_RANGE          9:2
#define XUSB_XHCI_OP_PORTHLPMC_1_L1_TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTHLPMC_1_L1_TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_1_L1_TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_1_L1_TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_1_L1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_1_L1_TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_1_BESLD_SHIFT                _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTHLPMC_1_BESLD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTHLPMC_1_BESLD_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_1_BESLD_RANGE               13:10
#define XUSB_XHCI_OP_PORTHLPMC_1_BESLD_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_1_BESLD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_1_BESLD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_1_BESLD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_1_BESLD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_1_BESLD_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTHLPMC_2                           _MK_ADDR_CONST(0x44c)
#define XUSB_XHCI_OP_PORTHLPMC_2_SECURE                    0
#define XUSB_XHCI_OP_PORTHLPMC_2_WORD_COUNT                1
#define XUSB_XHCI_OP_PORTHLPMC_2_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_2_RESET_MASK                _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_2_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_2_SW_DEFAULT_MASK           _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_2_READ_MASK                 _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_2_WRITE_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_2_CLEAR_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_2_TGL_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_2_HIRDM_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTHLPMC_2_HIRDM_FIELD               (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTHLPMC_2_HIRDM_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_2_HIRDM_RANGE               1:0
#define XUSB_XHCI_OP_PORTHLPMC_2_HIRDM_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_2_HIRDM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_2_HIRDM_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_2_HIRDM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_2_HIRDM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_2_HIRDM_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_2_L1_TIMEOUT_SHIFT           _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTHLPMC_2_L1_TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTHLPMC_2_L1_TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_2_L1_TIMEOUT_RANGE          9:2
#define XUSB_XHCI_OP_PORTHLPMC_2_L1_TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTHLPMC_2_L1_TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_2_L1_TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_2_L1_TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_2_L1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_2_L1_TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_2_BESLD_SHIFT                _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTHLPMC_2_BESLD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTHLPMC_2_BESLD_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_2_BESLD_RANGE               13:10
#define XUSB_XHCI_OP_PORTHLPMC_2_BESLD_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_2_BESLD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_2_BESLD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_2_BESLD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_2_BESLD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_2_BESLD_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTHLPMC_3                           _MK_ADDR_CONST(0x45c)
#define XUSB_XHCI_OP_PORTHLPMC_3_SECURE                    0
#define XUSB_XHCI_OP_PORTHLPMC_3_WORD_COUNT                1
#define XUSB_XHCI_OP_PORTHLPMC_3_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_3_RESET_MASK                _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_3_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_3_SW_DEFAULT_MASK           _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_3_READ_MASK                 _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_3_WRITE_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_3_CLEAR_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_3_TGL_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_3_HIRDM_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTHLPMC_3_HIRDM_FIELD               (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTHLPMC_3_HIRDM_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_3_HIRDM_RANGE               1:0
#define XUSB_XHCI_OP_PORTHLPMC_3_HIRDM_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_3_HIRDM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_3_HIRDM_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_3_HIRDM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_3_HIRDM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_3_HIRDM_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_3_L1_TIMEOUT_SHIFT           _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTHLPMC_3_L1_TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTHLPMC_3_L1_TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_3_L1_TIMEOUT_RANGE          9:2
#define XUSB_XHCI_OP_PORTHLPMC_3_L1_TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTHLPMC_3_L1_TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_3_L1_TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_3_L1_TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_3_L1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_3_L1_TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_3_BESLD_SHIFT                _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTHLPMC_3_BESLD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTHLPMC_3_BESLD_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_3_BESLD_RANGE               13:10
#define XUSB_XHCI_OP_PORTHLPMC_3_BESLD_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_3_BESLD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_3_BESLD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_3_BESLD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_3_BESLD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_3_BESLD_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTHLPMC_4                           _MK_ADDR_CONST(0x46c)
#define XUSB_XHCI_OP_PORTHLPMC_4_SECURE                    0
#define XUSB_XHCI_OP_PORTHLPMC_4_WORD_COUNT                1
#define XUSB_XHCI_OP_PORTHLPMC_4_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_4_RESET_MASK                _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_4_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_4_SW_DEFAULT_MASK           _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_4_READ_MASK                 _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_4_WRITE_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_4_CLEAR_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_4_TGL_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_4_HIRDM_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTHLPMC_4_HIRDM_FIELD               (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTHLPMC_4_HIRDM_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_4_HIRDM_RANGE               1:0
#define XUSB_XHCI_OP_PORTHLPMC_4_HIRDM_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_4_HIRDM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_4_HIRDM_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_4_HIRDM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_4_HIRDM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_4_HIRDM_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_4_L1_TIMEOUT_SHIFT           _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTHLPMC_4_L1_TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTHLPMC_4_L1_TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_4_L1_TIMEOUT_RANGE          9:2
#define XUSB_XHCI_OP_PORTHLPMC_4_L1_TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTHLPMC_4_L1_TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_4_L1_TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_4_L1_TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_4_L1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_4_L1_TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_4_BESLD_SHIFT                _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTHLPMC_4_BESLD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTHLPMC_4_BESLD_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_4_BESLD_RANGE               13:10
#define XUSB_XHCI_OP_PORTHLPMC_4_BESLD_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_4_BESLD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_4_BESLD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_4_BESLD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_4_BESLD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_4_BESLD_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTHLPMC_5                           _MK_ADDR_CONST(0x47c)
#define XUSB_XHCI_OP_PORTHLPMC_5_SECURE                    0
#define XUSB_XHCI_OP_PORTHLPMC_5_WORD_COUNT                1
#define XUSB_XHCI_OP_PORTHLPMC_5_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_5_RESET_MASK                _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_5_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_5_SW_DEFAULT_MASK           _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_5_READ_MASK                 _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_5_WRITE_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_5_CLEAR_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_5_TGL_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_5_HIRDM_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTHLPMC_5_HIRDM_FIELD               (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTHLPMC_5_HIRDM_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_5_HIRDM_RANGE               1:0
#define XUSB_XHCI_OP_PORTHLPMC_5_HIRDM_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_5_HIRDM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_5_HIRDM_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_5_HIRDM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_5_HIRDM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_5_HIRDM_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_5_L1_TIMEOUT_SHIFT           _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTHLPMC_5_L1_TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTHLPMC_5_L1_TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_5_L1_TIMEOUT_RANGE          9:2
#define XUSB_XHCI_OP_PORTHLPMC_5_L1_TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTHLPMC_5_L1_TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_5_L1_TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_5_L1_TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_5_L1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_5_L1_TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_5_BESLD_SHIFT                _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTHLPMC_5_BESLD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTHLPMC_5_BESLD_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_5_BESLD_RANGE               13:10
#define XUSB_XHCI_OP_PORTHLPMC_5_BESLD_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_5_BESLD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_5_BESLD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_5_BESLD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_5_BESLD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_5_BESLD_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTHLPMC_6                           _MK_ADDR_CONST(0x48c)
#define XUSB_XHCI_OP_PORTHLPMC_6_SECURE                    0
#define XUSB_XHCI_OP_PORTHLPMC_6_WORD_COUNT                1
#define XUSB_XHCI_OP_PORTHLPMC_6_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_6_RESET_MASK                _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_6_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_6_SW_DEFAULT_MASK           _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_6_READ_MASK                 _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_6_WRITE_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_6_CLEAR_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_6_TGL_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_6_HIRDM_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTHLPMC_6_HIRDM_FIELD               (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTHLPMC_6_HIRDM_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_6_HIRDM_RANGE               1:0
#define XUSB_XHCI_OP_PORTHLPMC_6_HIRDM_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_6_HIRDM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_6_HIRDM_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_6_HIRDM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_6_HIRDM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_6_HIRDM_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_6_L1_TIMEOUT_SHIFT           _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTHLPMC_6_L1_TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTHLPMC_6_L1_TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_6_L1_TIMEOUT_RANGE          9:2
#define XUSB_XHCI_OP_PORTHLPMC_6_L1_TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTHLPMC_6_L1_TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_6_L1_TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_6_L1_TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_6_L1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_6_L1_TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_6_BESLD_SHIFT                _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTHLPMC_6_BESLD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTHLPMC_6_BESLD_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_6_BESLD_RANGE               13:10
#define XUSB_XHCI_OP_PORTHLPMC_6_BESLD_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_6_BESLD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_6_BESLD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_6_BESLD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_6_BESLD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_6_BESLD_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTHLPMC_7                           _MK_ADDR_CONST(0x49c)
#define XUSB_XHCI_OP_PORTHLPMC_7_SECURE                    0
#define XUSB_XHCI_OP_PORTHLPMC_7_WORD_COUNT                1
#define XUSB_XHCI_OP_PORTHLPMC_7_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_7_RESET_MASK                _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_7_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_7_SW_DEFAULT_MASK           _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_7_READ_MASK                 _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_7_WRITE_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_7_CLEAR_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_7_TGL_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_7_HIRDM_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTHLPMC_7_HIRDM_FIELD               (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTHLPMC_7_HIRDM_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_7_HIRDM_RANGE               1:0
#define XUSB_XHCI_OP_PORTHLPMC_7_HIRDM_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_7_HIRDM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_7_HIRDM_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_7_HIRDM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_7_HIRDM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_7_HIRDM_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_7_L1_TIMEOUT_SHIFT           _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTHLPMC_7_L1_TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTHLPMC_7_L1_TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_7_L1_TIMEOUT_RANGE          9:2
#define XUSB_XHCI_OP_PORTHLPMC_7_L1_TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTHLPMC_7_L1_TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_7_L1_TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_7_L1_TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_7_L1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_7_L1_TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_7_BESLD_SHIFT                _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTHLPMC_7_BESLD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTHLPMC_7_BESLD_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_7_BESLD_RANGE               13:10
#define XUSB_XHCI_OP_PORTHLPMC_7_BESLD_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_7_BESLD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_7_BESLD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_7_BESLD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_7_BESLD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_7_BESLD_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTHLPMC_8                           _MK_ADDR_CONST(0x4ac)
#define XUSB_XHCI_OP_PORTHLPMC_8_SECURE                    0
#define XUSB_XHCI_OP_PORTHLPMC_8_WORD_COUNT                1
#define XUSB_XHCI_OP_PORTHLPMC_8_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_8_RESET_MASK                _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_8_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_8_SW_DEFAULT_MASK           _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_8_READ_MASK                 _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_8_WRITE_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_8_CLEAR_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_8_TGL_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_8_HIRDM_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTHLPMC_8_HIRDM_FIELD               (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTHLPMC_8_HIRDM_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_8_HIRDM_RANGE               1:0
#define XUSB_XHCI_OP_PORTHLPMC_8_HIRDM_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_8_HIRDM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_8_HIRDM_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_8_HIRDM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_8_HIRDM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_8_HIRDM_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_8_L1_TIMEOUT_SHIFT           _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTHLPMC_8_L1_TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTHLPMC_8_L1_TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_8_L1_TIMEOUT_RANGE          9:2
#define XUSB_XHCI_OP_PORTHLPMC_8_L1_TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTHLPMC_8_L1_TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_8_L1_TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_8_L1_TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_8_L1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_8_L1_TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_8_BESLD_SHIFT                _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTHLPMC_8_BESLD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTHLPMC_8_BESLD_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_8_BESLD_RANGE               13:10
#define XUSB_XHCI_OP_PORTHLPMC_8_BESLD_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_8_BESLD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_8_BESLD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_8_BESLD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_8_BESLD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_8_BESLD_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTHLPMC_9                           _MK_ADDR_CONST(0x4bc)
#define XUSB_XHCI_OP_PORTHLPMC_9_SECURE                    0
#define XUSB_XHCI_OP_PORTHLPMC_9_WORD_COUNT                1
#define XUSB_XHCI_OP_PORTHLPMC_9_RESET_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_9_RESET_MASK                _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_9_SW_DEFAULT_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_9_SW_DEFAULT_MASK           _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_9_READ_MASK                 _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_9_WRITE_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_9_CLEAR_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_9_TGL_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_9_HIRDM_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTHLPMC_9_HIRDM_FIELD               (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTHLPMC_9_HIRDM_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_9_HIRDM_RANGE               1:0
#define XUSB_XHCI_OP_PORTHLPMC_9_HIRDM_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_9_HIRDM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_9_HIRDM_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_9_HIRDM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_9_HIRDM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_9_HIRDM_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_9_L1_TIMEOUT_SHIFT           _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTHLPMC_9_L1_TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTHLPMC_9_L1_TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_9_L1_TIMEOUT_RANGE          9:2
#define XUSB_XHCI_OP_PORTHLPMC_9_L1_TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTHLPMC_9_L1_TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_9_L1_TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_9_L1_TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_9_L1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_9_L1_TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_9_BESLD_SHIFT                _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTHLPMC_9_BESLD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTHLPMC_9_BESLD_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_9_BESLD_RANGE               13:10
#define XUSB_XHCI_OP_PORTHLPMC_9_BESLD_WOFFSET             0
#define XUSB_XHCI_OP_PORTHLPMC_9_BESLD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_9_BESLD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_9_BESLD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_9_BESLD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_9_BESLD_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTHLPMC_10                          _MK_ADDR_CONST(0x4cc)
#define XUSB_XHCI_OP_PORTHLPMC_10_SECURE                   0
#define XUSB_XHCI_OP_PORTHLPMC_10_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTHLPMC_10_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_10_RESET_MASK               _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_10_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_10_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_10_READ_MASK                _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_10_WRITE_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_10_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_10_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_10_HIRDM_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTHLPMC_10_HIRDM_FIELD              (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTHLPMC_10_HIRDM_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_10_HIRDM_RANGE              1:0
#define XUSB_XHCI_OP_PORTHLPMC_10_HIRDM_WOFFSET            0
#define XUSB_XHCI_OP_PORTHLPMC_10_HIRDM_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_10_HIRDM_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_10_HIRDM_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_10_HIRDM_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_10_HIRDM_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_10_L1_TIMEOUT_SHIFT          _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTHLPMC_10_L1_TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTHLPMC_10_L1_TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_10_L1_TIMEOUT_RANGE         9:2
#define XUSB_XHCI_OP_PORTHLPMC_10_L1_TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTHLPMC_10_L1_TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_10_L1_TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_10_L1_TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_10_L1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_10_L1_TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_10_BESLD_SHIFT               _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTHLPMC_10_BESLD_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTHLPMC_10_BESLD_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_10_BESLD_RANGE              13:10
#define XUSB_XHCI_OP_PORTHLPMC_10_BESLD_WOFFSET            0
#define XUSB_XHCI_OP_PORTHLPMC_10_BESLD_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_10_BESLD_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_10_BESLD_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_10_BESLD_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_10_BESLD_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTHLPMC_11                          _MK_ADDR_CONST(0x4dc)
#define XUSB_XHCI_OP_PORTHLPMC_11_SECURE                   0
#define XUSB_XHCI_OP_PORTHLPMC_11_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTHLPMC_11_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_11_RESET_MASK               _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_11_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_11_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_11_READ_MASK                _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_11_WRITE_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_11_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_11_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_11_HIRDM_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTHLPMC_11_HIRDM_FIELD              (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTHLPMC_11_HIRDM_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_11_HIRDM_RANGE              1:0
#define XUSB_XHCI_OP_PORTHLPMC_11_HIRDM_WOFFSET            0
#define XUSB_XHCI_OP_PORTHLPMC_11_HIRDM_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_11_HIRDM_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_11_HIRDM_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_11_HIRDM_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_11_HIRDM_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_11_L1_TIMEOUT_SHIFT          _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTHLPMC_11_L1_TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTHLPMC_11_L1_TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_11_L1_TIMEOUT_RANGE         9:2
#define XUSB_XHCI_OP_PORTHLPMC_11_L1_TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTHLPMC_11_L1_TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_11_L1_TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_11_L1_TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_11_L1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_11_L1_TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_11_BESLD_SHIFT               _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTHLPMC_11_BESLD_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTHLPMC_11_BESLD_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_11_BESLD_RANGE              13:10
#define XUSB_XHCI_OP_PORTHLPMC_11_BESLD_WOFFSET            0
#define XUSB_XHCI_OP_PORTHLPMC_11_BESLD_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_11_BESLD_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_11_BESLD_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_11_BESLD_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_11_BESLD_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTHLPMC_12                          _MK_ADDR_CONST(0x4ec)
#define XUSB_XHCI_OP_PORTHLPMC_12_SECURE                   0
#define XUSB_XHCI_OP_PORTHLPMC_12_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTHLPMC_12_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_12_RESET_MASK               _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_12_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_12_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_12_READ_MASK                _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_12_WRITE_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_12_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_12_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_12_HIRDM_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTHLPMC_12_HIRDM_FIELD              (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTHLPMC_12_HIRDM_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_12_HIRDM_RANGE              1:0
#define XUSB_XHCI_OP_PORTHLPMC_12_HIRDM_WOFFSET            0
#define XUSB_XHCI_OP_PORTHLPMC_12_HIRDM_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_12_HIRDM_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_12_HIRDM_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_12_HIRDM_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_12_HIRDM_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_12_L1_TIMEOUT_SHIFT          _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTHLPMC_12_L1_TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTHLPMC_12_L1_TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_12_L1_TIMEOUT_RANGE         9:2
#define XUSB_XHCI_OP_PORTHLPMC_12_L1_TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTHLPMC_12_L1_TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_12_L1_TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_12_L1_TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_12_L1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_12_L1_TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_12_BESLD_SHIFT               _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTHLPMC_12_BESLD_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTHLPMC_12_BESLD_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_12_BESLD_RANGE              13:10
#define XUSB_XHCI_OP_PORTHLPMC_12_BESLD_WOFFSET            0
#define XUSB_XHCI_OP_PORTHLPMC_12_BESLD_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_12_BESLD_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_12_BESLD_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_12_BESLD_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_12_BESLD_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTHLPMC_13                          _MK_ADDR_CONST(0x4fc)
#define XUSB_XHCI_OP_PORTHLPMC_13_SECURE                   0
#define XUSB_XHCI_OP_PORTHLPMC_13_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTHLPMC_13_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_13_RESET_MASK               _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_13_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_13_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_13_READ_MASK                _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_13_WRITE_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_13_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_13_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_13_HIRDM_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTHLPMC_13_HIRDM_FIELD              (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTHLPMC_13_HIRDM_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_13_HIRDM_RANGE              1:0
#define XUSB_XHCI_OP_PORTHLPMC_13_HIRDM_WOFFSET            0
#define XUSB_XHCI_OP_PORTHLPMC_13_HIRDM_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_13_HIRDM_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_13_HIRDM_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_13_HIRDM_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_13_HIRDM_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_13_L1_TIMEOUT_SHIFT          _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTHLPMC_13_L1_TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTHLPMC_13_L1_TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_13_L1_TIMEOUT_RANGE         9:2
#define XUSB_XHCI_OP_PORTHLPMC_13_L1_TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTHLPMC_13_L1_TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_13_L1_TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_13_L1_TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_13_L1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_13_L1_TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_13_BESLD_SHIFT               _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTHLPMC_13_BESLD_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTHLPMC_13_BESLD_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_13_BESLD_RANGE              13:10
#define XUSB_XHCI_OP_PORTHLPMC_13_BESLD_WOFFSET            0
#define XUSB_XHCI_OP_PORTHLPMC_13_BESLD_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_13_BESLD_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_13_BESLD_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_13_BESLD_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_13_BESLD_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTHLPMC_14                          _MK_ADDR_CONST(0x50c)
#define XUSB_XHCI_OP_PORTHLPMC_14_SECURE                   0
#define XUSB_XHCI_OP_PORTHLPMC_14_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTHLPMC_14_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_14_RESET_MASK               _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_14_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_14_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_14_READ_MASK                _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_14_WRITE_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_14_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_14_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_14_HIRDM_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTHLPMC_14_HIRDM_FIELD              (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTHLPMC_14_HIRDM_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_14_HIRDM_RANGE              1:0
#define XUSB_XHCI_OP_PORTHLPMC_14_HIRDM_WOFFSET            0
#define XUSB_XHCI_OP_PORTHLPMC_14_HIRDM_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_14_HIRDM_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_14_HIRDM_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_14_HIRDM_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_14_HIRDM_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_14_L1_TIMEOUT_SHIFT          _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTHLPMC_14_L1_TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTHLPMC_14_L1_TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_14_L1_TIMEOUT_RANGE         9:2
#define XUSB_XHCI_OP_PORTHLPMC_14_L1_TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTHLPMC_14_L1_TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_14_L1_TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_14_L1_TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_14_L1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_14_L1_TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_14_BESLD_SHIFT               _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTHLPMC_14_BESLD_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTHLPMC_14_BESLD_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_14_BESLD_RANGE              13:10
#define XUSB_XHCI_OP_PORTHLPMC_14_BESLD_WOFFSET            0
#define XUSB_XHCI_OP_PORTHLPMC_14_BESLD_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_14_BESLD_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_14_BESLD_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_14_BESLD_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_14_BESLD_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_OP_PORTHLPMC_15                          _MK_ADDR_CONST(0x51c)
#define XUSB_XHCI_OP_PORTHLPMC_15_SECURE                   0
#define XUSB_XHCI_OP_PORTHLPMC_15_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTHLPMC_15_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_15_RESET_MASK               _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_15_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_15_SW_DEFAULT_MASK          _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_15_READ_MASK                _MK_MASK_CONST(0x3fff)
#define XUSB_XHCI_OP_PORTHLPMC_15_WRITE_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_15_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_15_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTHLPMC_15_HIRDM_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTHLPMC_15_HIRDM_FIELD              (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTHLPMC_15_HIRDM_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_15_HIRDM_RANGE              1:0
#define XUSB_XHCI_OP_PORTHLPMC_15_HIRDM_WOFFSET            0
#define XUSB_XHCI_OP_PORTHLPMC_15_HIRDM_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_15_HIRDM_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_15_HIRDM_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_15_HIRDM_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTHLPMC_15_HIRDM_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_15_L1_TIMEOUT_SHIFT          _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTHLPMC_15_L1_TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTHLPMC_15_L1_TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_15_L1_TIMEOUT_RANGE         9:2
#define XUSB_XHCI_OP_PORTHLPMC_15_L1_TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTHLPMC_15_L1_TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_15_L1_TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_15_L1_TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_15_L1_TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTHLPMC_15_L1_TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_15_BESLD_SHIFT               _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTHLPMC_15_BESLD_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTHLPMC_15_BESLD_SHIFT)
#define XUSB_XHCI_OP_PORTHLPMC_15_BESLD_RANGE              13:10
#define XUSB_XHCI_OP_PORTHLPMC_15_BESLD_WOFFSET            0
#define XUSB_XHCI_OP_PORTHLPMC_15_BESLD_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_15_BESLD_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_15_BESLD_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTHLPMC_15_BESLD_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTHLPMC_15_BESLD_INIT               _MK_ENUM_CONST(0x00000000)


// 
// 


#define XUSB_XHCI_EC_USBLEGSUP_0                           _MK_ADDR_CONST(0x00000600)
#define XUSB_XHCI_EC_USBLEGSUP_0_SECURE                    0
#define XUSB_XHCI_EC_USBLEGSUP_0_WORD_COUNT                1
#define XUSB_XHCI_EC_USBLEGSUP_0_RESET_VAL                 _MK_MASK_CONST(0x401)
#define XUSB_XHCI_EC_USBLEGSUP_0_RESET_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_USBLEGSUP_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0x401)
#define XUSB_XHCI_EC_USBLEGSUP_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_USBLEGSUP_0_READ_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_USBLEGSUP_0_WRITE_MASK                _MK_MASK_CONST(0x1010000)
#define XUSB_XHCI_EC_USBLEGSUP_0_CLEAR_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_USBLEGSUP_0_TGL_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_USBLEGSUP_0_CAPID_SHIFT)
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_RANGE               7:0
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_WOFFSET             0
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_DEFAULT             (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_SW_DEFAULT          (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_USBLEGSUP           _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_SHIFT                 _MK_SHIFT_CONST(8)
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_FIELD                (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_USBLEGSUP_0_NEXT_SHIFT)
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_RANGE                15:8
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_WOFFSET              0
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_DEFAULT              (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_DEFAULT_MASK         (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_SW_DEFAULT           (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_SUPPROT_USB3         _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_SHIFT              _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_SHIFT)
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_RANGE             16:16
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_WOFFSET           0
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_FIELD               (_MK_SHIFT_CONST(0x7f) << XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_RANGE               23:17
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_WOFFSET             0
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_DEFAULT_MASK        (_MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_00                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_SHIFT                _MK_SHIFT_CONST(24)
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_SHIFT)
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_RANGE               24:24
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_WOFFSET             0
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_FIELD               (_MK_SHIFT_CONST(0x7f) << XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_SHIFT)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_RANGE               31:25
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_WOFFSET             0
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_DEFAULT_MASK        (_MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_00                  _MK_ENUM_CONST(0x00000000)


// 
// 


#define XUSB_XHCI_EC_USBLEGCTLSTS_0                        _MK_ADDR_CONST(0x00000604)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SECURE                 0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_WORD_COUNT             1
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_WRITE_MASK             _MK_MASK_CONST(0xe000e011)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_CLEAR_MASK             _MK_MASK_CONST(0xe0000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_TGL_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_RANGE            0:0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_DISABLED         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_ENABLED          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_SHIFT             _MK_SHIFT_CONST(1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_RANGE            3:1
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_SHIFT             _MK_SHIFT_CONST(4)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_RANGE            4:4
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_DISABLED         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_ENABLED          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_SHIFT             _MK_SHIFT_CONST(5)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_FIELD            (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_RANGE            12:5
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_SW_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_SHIFT             _MK_SHIFT_CONST(13)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_RANGE            13:13
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_DISABLED         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_ENABLED          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_SHIFT             _MK_SHIFT_CONST(14)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_RANGE            14:14
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_DISABLED         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_ENABLED          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_SHIFT             _MK_SHIFT_CONST(15)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_RANGE            15:15
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_DISABLED         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_ENABLED          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_RANGE              16:16
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_WOFFSET            0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_NOT_PENDING        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_PENDING            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_FIELD            (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_RANGE            19:17
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_SHIFT               _MK_SHIFT_CONST(20)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_RANGE              20:20
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_WOFFSET            0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_NOT_PENDING        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_PENDING            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_SHIFT             _MK_SHIFT_CONST(21)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_FIELD            (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_RANGE            28:21
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_SW_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_SHIFT              _MK_SHIFT_CONST(29)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_RANGE             29:29
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_WOFFSET           0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_NOT_PENDING       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_PENDING           _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_CLEAR             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_SHIFT              _MK_SHIFT_CONST(30)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_RANGE             30:30
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_WOFFSET           0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_NOT_PENDING       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_PENDING           _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_CLEAR             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_SHIFT               _MK_SHIFT_CONST(31)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_RANGE              31:31
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_WOFFSET            0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_NOT_PENDING        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_PENDING            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_CLEAR              _MK_ENUM_CONST(0x00000001)


// 


#define XUSB_XHCI_EC_SUPPROT_USB3_0_0                      _MK_ADDR_CONST(0x00000610)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_SECURE               0
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_WORD_COUNT           1
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_RESET_VAL            _MK_MASK_CONST(0x3010602)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x3010602)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CLEAR_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_TGL_MASK             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_RANGE          7:0
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_WOFFSET        0
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_DEFAULT        (_MK_MASK_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_SW_DEFAULT     (_MK_MASK_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_SUPPROT_USB3   _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_SHIFT            _MK_SHIFT_CONST(8)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_FIELD           (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_RANGE           15:8
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_WOFFSET         0
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_DEFAULT         (_MK_MASK_CONST(0x00000006)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_SW_DEFAULT      (_MK_MASK_CONST(0x00000006)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_SUPPROT_USB2    _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_SHIFT        _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_RANGE       23:16
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_WOFFSET     0
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_DEFAULT     (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_SW_DEFAULT  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_0           _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_SHIFT        _MK_SHIFT_CONST(24)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_RANGE       31:24
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_WOFFSET     0
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_DEFAULT     (_MK_MASK_CONST(0x00000003)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_SW_DEFAULT  (_MK_MASK_CONST(0x00000003)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_3           _MK_ENUM_CONST(0x00000003)


// 


#define XUSB_XHCI_EC_SUPPROT_USB3_1_0                      _MK_ADDR_CONST(0x00000614)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_SECURE               0
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_WORD_COUNT           1
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_RESET_VAL            _MK_MASK_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_CLEAR_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_TGL_MASK             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_FIELD        (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_RANGE        31:0
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_WOFFSET      0
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_DEFAULT      (_MK_MASK_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_SW_DEFAULT   (_MK_MASK_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_USB          _MK_ENUM_CONST(0x20425355)


// 


#define XUSB_XHCI_EC_SUPPROT_USB3_2_0                      _MK_ADDR_CONST(0x00000618)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_SECURE               0
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_WORD_COUNT           1
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RESET_VAL            _MK_MASK_CONST(0x20000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RESET_MASK           _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x20000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_CLEAR_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_TGL_MASK             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_RANGE        7:0
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_WOFFSET      0
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_SW_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_VAL          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTCNT_SHIFT         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTCNT_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTCNT_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTCNT_RANGE        15:8
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTCNT_WOFFSET      0
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_SHIFT           _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_FIELD          (_MK_SHIFT_CONST(0xfff) << XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_RANGE          27:16
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_WOFFSET        0
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_DEFAULT_MASK   (_MK_MASK_CONST(0xfff)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_00             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PSIC_SHIFT            _MK_SHIFT_CONST(28)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PSIC_FIELD           (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_EC_SUPPROT_USB3_2_0_PSIC_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PSIC_RANGE           31:28
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PSIC_WOFFSET         0
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PSIC_DEFAULT         (_MK_MASK_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PSIC_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PSIC_SW_DEFAULT      (_MK_MASK_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PSIC_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PSIC_VAL             _MK_ENUM_CONST(0x00000002)


// 


#define XUSB_XHCI_EC_SUPPROT_USB3_3_0                      _MK_ADDR_CONST(0x0000061C)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SECURE               0
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_WORD_COUNT           1
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_CLEAR_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_TGL_MASK             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_FIELD       (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_RANGE       31:0
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_WOFFSET     0
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_VAL         _MK_ENUM_CONST(0x00000000)


// 


#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0                 _MK_ADDR_CONST(0x00000620)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_SECURE          0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_WORD_COUNT      1
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_RESET_VAL       _MK_MASK_CONST(0x50134)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_RESET_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_SW_DEFAULT_VAL  _MK_MASK_CONST(0x50134)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_READ_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_WRITE_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_CLEAR_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_TGL_MASK        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIV_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIV_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIV_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIV_RANGE      3:0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIV_WOFFSET    0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIV_DEFAULT    (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIV_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIV_SW_DEFAULT (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIV_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIV_VAL        _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIE_SHIFT       _MK_SHIFT_CONST(4)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIE_FIELD      (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIE_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIE_RANGE      5:4
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIE_WOFFSET    0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIE_DEFAULT    (_MK_MASK_CONST(0x00000003)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIE_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIE_SW_DEFAULT (_MK_MASK_CONST(0x00000003)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIE_VAL        _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PLT_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PLT_FIELD       (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PLT_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PLT_RANGE       7:6
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PLT_WOFFSET     0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PLT_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PLT_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PLT_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PLT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PLT_VAL         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PFD_SHIFT        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PFD_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PFD_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PFD_RANGE       8:8
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PFD_WOFFSET     0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PFD_DEFAULT     (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PFD_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PFD_SW_DEFAULT  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PFD_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PFD_VAL         _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_RSVD_SHIFT       _MK_SHIFT_CONST(9)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_RSVD_FIELD      (_MK_SHIFT_CONST(0x1f) << XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_RSVD_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_RSVD_RANGE      13:9
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_RSVD_WOFFSET    0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_RSVD_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_RSVD_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_RSVD_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_RSVD_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_RSVD_VAL        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_LP_SHIFT         _MK_SHIFT_CONST(14)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_LP_FIELD        (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_LP_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_LP_RANGE        15:14
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_LP_WOFFSET      0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_LP_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_LP_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_LP_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_LP_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_LP_VAL          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIM_SHIFT       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIM_FIELD      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIM_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIM_RANGE      31:16
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIM_WOFFSET    0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIM_DEFAULT    (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIM_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIM_SW_DEFAULT (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0_PSIM_VAL        _MK_ENUM_CONST(0x00000005)


// 


#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0                 _MK_ADDR_CONST(0x00000624)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_SECURE          0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_WORD_COUNT      1
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_RESET_VAL       _MK_MASK_CONST(0xa4135)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_RESET_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_SW_DEFAULT_VAL  _MK_MASK_CONST(0xa4135)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_SW_DEFAULT_MASK _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_READ_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_WRITE_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_CLEAR_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_TGL_MASK        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIV_SHIFT       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIV_FIELD      (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIV_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIV_RANGE      3:0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIV_WOFFSET    0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIV_DEFAULT    (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIV_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIV_SW_DEFAULT (_MK_MASK_CONST(0x00000005)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIV_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIV_VAL        _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIE_SHIFT       _MK_SHIFT_CONST(4)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIE_FIELD      (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIE_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIE_RANGE      5:4
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIE_WOFFSET    0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIE_DEFAULT    (_MK_MASK_CONST(0x00000003)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIE_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIE_SW_DEFAULT (_MK_MASK_CONST(0x00000003)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIE_VAL        _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PLT_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PLT_FIELD       (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PLT_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PLT_RANGE       7:6
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PLT_WOFFSET     0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PLT_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PLT_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PLT_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PLT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PLT_VAL         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PFD_SHIFT        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PFD_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PFD_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PFD_RANGE       8:8
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PFD_WOFFSET     0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PFD_DEFAULT     (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PFD_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PFD_SW_DEFAULT  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PFD_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PFD_VAL         _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_RSVD_SHIFT       _MK_SHIFT_CONST(9)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_RSVD_FIELD      (_MK_SHIFT_CONST(0x1f) << XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_RSVD_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_RSVD_RANGE      13:9
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_RSVD_WOFFSET    0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_RSVD_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_RSVD_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_RSVD_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_RSVD_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1f)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_RSVD_VAL        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_LP_SHIFT         _MK_SHIFT_CONST(14)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_LP_FIELD        (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_LP_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_LP_RANGE        15:14
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_LP_WOFFSET      0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_LP_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_LP_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_LP_SW_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_LP_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_LP_VAL          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIM_SHIFT       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIM_FIELD      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIM_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIM_RANGE      31:16
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIM_WOFFSET    0
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIM_DEFAULT    (_MK_MASK_CONST(0x0000000A)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIM_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIM_SW_DEFAULT (_MK_MASK_CONST(0x0000000A)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIM_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0_PSIM_VAL        _MK_ENUM_CONST(0x0000000A)


// 


#define XUSB_XHCI_EC_SUPPROT_USB2_0_0                      _MK_ADDR_CONST(0x00000628)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_SECURE               0
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_WORD_COUNT           1
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_RESET_VAL            _MK_MASK_CONST(0x2000402)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x2000402)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CLEAR_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_TGL_MASK             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_RANGE          7:0
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_WOFFSET        0
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_DEFAULT        (_MK_MASK_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_SW_DEFAULT     (_MK_MASK_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_SUPPROT_USB3   _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_SHIFT            _MK_SHIFT_CONST(8)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_FIELD           (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_RANGE           15:8
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_WOFFSET         0
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_DEFAULT         (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_SW_DEFAULT      (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_XHCIIOV         _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_SHIFT        _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_RANGE       23:16
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_WOFFSET     0
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_0           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_SHIFT        _MK_SHIFT_CONST(24)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_RANGE       31:24
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_WOFFSET     0
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_DEFAULT     (_MK_MASK_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_SW_DEFAULT  (_MK_MASK_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_3           _MK_ENUM_CONST(0x00000002)


// 


#define XUSB_XHCI_EC_SUPPROT_USB2_1_0                      _MK_ADDR_CONST(0x0000062C)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_SECURE               0
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_WORD_COUNT           1
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_RESET_VAL            _MK_MASK_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_CLEAR_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_TGL_MASK             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_FIELD        (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_RANGE        31:0
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_WOFFSET      0
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_DEFAULT      (_MK_MASK_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_SW_DEFAULT   (_MK_MASK_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_USB          _MK_ENUM_CONST(0x20425355)


// 


#define XUSB_XHCI_EC_SUPPROT_USB2_2_0                      _MK_ADDR_CONST(0x00000630)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_SECURE               0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_WORD_COUNT           1
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RESET_VAL            _MK_MASK_CONST(0x180000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RESET_MASK           _MK_MASK_CONST(0xffff0000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x180000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffff0000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_CLEAR_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_TGL_MASK             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTOFS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTOFS_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTOFS_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTOFS_RANGE        7:0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTOFS_WOFFSET      0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTCNT_SHIFT         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTCNT_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTCNT_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTCNT_RANGE        15:8
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTCNT_WOFFSET      0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_SHIFT           _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_RANGE          16:16
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_WOFFSET        0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_00             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_RANGE            17:17
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_WOFFSET          0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_TRUE             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_SHIFT             _MK_SHIFT_CONST(18)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_RANGE            18:18
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_WOFFSET          0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_TRUE             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_SHIFT             _MK_SHIFT_CONST(19)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_RANGE            19:19
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_WOFFSET          0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_DEFAULT          (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_SW_DEFAULT       (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_TRUE             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_BLC_SHIFT             _MK_SHIFT_CONST(20)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_BLC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_BLC_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_BLC_RANGE            20:20
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_BLC_WOFFSET          0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_BLC_DEFAULT          (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_BLC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_BLC_SW_DEFAULT       (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_BLC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_BLC_TRUE             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_SHIFT           _MK_SHIFT_CONST(21)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_RANGE          24:21
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_WOFFSET        0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_00             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_MHD_SHIFT             _MK_SHIFT_CONST(25)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_MHD_FIELD            (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_MHD_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_MHD_RANGE            27:25
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_MHD_WOFFSET          0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_MHD_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_MHD_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_MHD_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_MHD_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_MHD_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD2_SHIFT           _MK_SHIFT_CONST(28)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD2_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD2_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD2_RANGE          31:28
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD2_WOFFSET        0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD2_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD2_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD2_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD2_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD2_00             _MK_ENUM_CONST(0x00000000)


// 


#define XUSB_XHCI_EC_SUPPROT_USB2_3_0                      _MK_ADDR_CONST(0x00000634)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SECURE               0
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_WORD_COUNT           1
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_CLEAR_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_TGL_MASK             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_FIELD       (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_RANGE       31:0
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_WOFFSET     0
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_VAL         _MK_ENUM_CONST(0x00000000)


// 
// .TITLE XHCI IOV Extended Capability Header
// 
// .FIELD CAPID
//     Capability ID field indicating presence of XHCI IOV Capability
// 
// .FIELD HDR_NEXT
//     Set to Null to indicate end of Extended Capability chain
// 


#define XUSB_XHCI_EC_XHCIIOV_HDR_0                         _MK_ADDR_CONST(0x00000638)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_SECURE                  0
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_WORD_COUNT              1
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_RESET_VAL               _MK_MASK_CONST(0x4)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_RESET_MASK              _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x4)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_READ_MASK               _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_CAPID_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_CAPID_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_XHCIIOV_HDR_0_CAPID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_CAPID_RANGE             7:0
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_CAPID_WOFFSET           0
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_CAPID_DEFAULT           (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_CAPID_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_CAPID_SW_DEFAULT        (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_CAPID_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_CAPID_XHCIIOV           _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_NEXT_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_NEXT_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_XHCIIOV_HDR_0_NEXT_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_NEXT_RANGE              15:8
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_NEXT_WOFFSET            0
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_NEXT_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_NEXT_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_NEXT_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_NEXT_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_XHCIIOV_HDR_0_NEXT_NONE               _MK_ENUM_CONST(0x00000000)


// 
// .TITLE XHCI IOV Interrupter Range registers
//     Array of registers for each Virtual function to indicate interrupter mapping
// 
// .FIELD INTROFS
//     Interrupter Offset field indicating offset of the first interrupter to be assigned to the
// Virtual function
// 
// .FIELD INTRCNT
//     Interrupter count field indicating number of contiguous interrupts being assigned to the
// Virtual function
// 
// .FIELD VFR
//     Virtual Function specific Run bit similar to Run bit of Host Controller in USBCMD Register
// 
// .FIELD VFH
//     Virtual Function specific Halt bit similar to Halt bit of Host Controller in USBCMD Register
// 
// Array T_XUSB_XHCI_EC_XHCIIOV_INTR_RANGE[4] (0x0000063C+(i)*4)


#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0                  _MK_ADDR_CONST(0x63c)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_SECURE           0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_WORD_COUNT       1
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_RESET_VAL        _MK_MASK_CONST(0x200000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_RESET_MASK       _MK_MASK_CONST(0x3fffff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_SW_DEFAULT_VAL   _MK_MASK_CONST(0x200000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_SW_DEFAULT_MASK  _MK_MASK_CONST(0x3fffff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_READ_MASK        _MK_MASK_CONST(0x3fffff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_WRITE_MASK       _MK_MASK_CONST(0x1fffff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_CLEAR_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_TGL_MASK         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTROFS_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTROFS_FIELD    (_MK_SHIFT_CONST(0x3ff) << XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTROFS_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTROFS_RANGE    9:0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTROFS_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTROFS_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTROFS_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTROFS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTROFS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTROFS_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTRCNT_SHIFT     _MK_SHIFT_CONST(10)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTRCNT_FIELD    (_MK_SHIFT_CONST(0x3ff) << XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTRCNT_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTRCNT_RANGE    19:10
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTRCNT_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTRCNT_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTRCNT_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTRCNT_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTRCNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_INTRCNT_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFR_SHIFT         _MK_SHIFT_CONST(20)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFR_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFR_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFR_RANGE        20:20
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFR_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFR_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFR_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFR_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFR_INIT         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFH_SHIFT         _MK_SHIFT_CONST(21)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFH_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFH_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFH_RANGE        21:21
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFH_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFH_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFH_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFH_SW_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFH_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0_VFH_INIT         _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1                  _MK_ADDR_CONST(0x640)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_SECURE           0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_WORD_COUNT       1
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_RESET_VAL        _MK_MASK_CONST(0x200000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_RESET_MASK       _MK_MASK_CONST(0x3fffff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_SW_DEFAULT_VAL   _MK_MASK_CONST(0x200000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_SW_DEFAULT_MASK  _MK_MASK_CONST(0x3fffff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_READ_MASK        _MK_MASK_CONST(0x3fffff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_WRITE_MASK       _MK_MASK_CONST(0x1fffff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_CLEAR_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_TGL_MASK         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTROFS_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTROFS_FIELD    (_MK_SHIFT_CONST(0x3ff) << XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTROFS_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTROFS_RANGE    9:0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTROFS_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTROFS_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTROFS_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTROFS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTROFS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTROFS_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTRCNT_SHIFT     _MK_SHIFT_CONST(10)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTRCNT_FIELD    (_MK_SHIFT_CONST(0x3ff) << XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTRCNT_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTRCNT_RANGE    19:10
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTRCNT_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTRCNT_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTRCNT_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTRCNT_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTRCNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_INTRCNT_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFR_SHIFT         _MK_SHIFT_CONST(20)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFR_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFR_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFR_RANGE        20:20
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFR_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFR_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFR_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFR_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFR_INIT         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFH_SHIFT         _MK_SHIFT_CONST(21)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFH_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFH_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFH_RANGE        21:21
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFH_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFH_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFH_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFH_SW_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFH_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1_VFH_INIT         _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2                  _MK_ADDR_CONST(0x644)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_SECURE           0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_WORD_COUNT       1
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_RESET_VAL        _MK_MASK_CONST(0x200000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_RESET_MASK       _MK_MASK_CONST(0x3fffff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_SW_DEFAULT_VAL   _MK_MASK_CONST(0x200000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_SW_DEFAULT_MASK  _MK_MASK_CONST(0x3fffff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_READ_MASK        _MK_MASK_CONST(0x3fffff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_WRITE_MASK       _MK_MASK_CONST(0x1fffff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_CLEAR_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_TGL_MASK         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTROFS_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTROFS_FIELD    (_MK_SHIFT_CONST(0x3ff) << XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTROFS_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTROFS_RANGE    9:0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTROFS_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTROFS_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTROFS_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTROFS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTROFS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTROFS_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTRCNT_SHIFT     _MK_SHIFT_CONST(10)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTRCNT_FIELD    (_MK_SHIFT_CONST(0x3ff) << XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTRCNT_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTRCNT_RANGE    19:10
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTRCNT_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTRCNT_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTRCNT_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTRCNT_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTRCNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_INTRCNT_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFR_SHIFT         _MK_SHIFT_CONST(20)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFR_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFR_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFR_RANGE        20:20
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFR_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFR_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFR_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFR_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFR_INIT         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFH_SHIFT         _MK_SHIFT_CONST(21)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFH_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFH_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFH_RANGE        21:21
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFH_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFH_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFH_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFH_SW_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFH_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2_VFH_INIT         _MK_ENUM_CONST(0x00000001)




#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3                  _MK_ADDR_CONST(0x648)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_SECURE           0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_WORD_COUNT       1
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_RESET_VAL        _MK_MASK_CONST(0x200000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_RESET_MASK       _MK_MASK_CONST(0x3fffff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_SW_DEFAULT_VAL   _MK_MASK_CONST(0x200000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_SW_DEFAULT_MASK  _MK_MASK_CONST(0x3fffff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_READ_MASK        _MK_MASK_CONST(0x3fffff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_WRITE_MASK       _MK_MASK_CONST(0x1fffff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_CLEAR_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_TGL_MASK         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTROFS_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTROFS_FIELD    (_MK_SHIFT_CONST(0x3ff) << XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTROFS_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTROFS_RANGE    9:0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTROFS_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTROFS_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTROFS_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTROFS_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTROFS_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTROFS_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTRCNT_SHIFT     _MK_SHIFT_CONST(10)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTRCNT_FIELD    (_MK_SHIFT_CONST(0x3ff) << XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTRCNT_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTRCNT_RANGE    19:10
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTRCNT_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTRCNT_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTRCNT_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTRCNT_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTRCNT_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3ff)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_INTRCNT_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFR_SHIFT         _MK_SHIFT_CONST(20)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFR_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFR_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFR_RANGE        20:20
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFR_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFR_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFR_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFR_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFR_INIT         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFH_SHIFT         _MK_SHIFT_CONST(21)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFH_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFH_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFH_RANGE        21:21
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFH_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFH_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFH_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFH_SW_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFH_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3_VFH_INIT         _MK_ENUM_CONST(0x00000001)


// 
// .TITLE XHCI IOV Slot Assignment Registers
//     Per Slot registers to specify which Virtual function owns each slot
// 
// .FIELD VF_ID
//     Field which is used to specify which Virtual function is the owner of this slot
// 
// .FIELD SE
//     Slot Emulated field indicating that this device is being emulated by Hypervisor
// 
// Array T_XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN[256] (0x0000064C+(i)*4)


#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0                 _MK_ADDR_CONST(0x64c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_SECURE          0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_WORD_COUNT      1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_RESET_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_RESET_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_SW_DEFAULT_VAL  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_READ_MASK       _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_WRITE_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_CLEAR_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_TGL_MASK        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_VF_ID_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_VF_ID_FIELD     (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_VF_ID_RANGE     5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_VF_ID_WOFFSET   0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_VF_ID_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_VF_ID_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_SE_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_SE_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_SE_RANGE        6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_SE_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_SE_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_SE_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0_SE_INIT         _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1                 _MK_ADDR_CONST(0x650)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_SECURE          0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_WORD_COUNT      1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_RESET_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_RESET_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_SW_DEFAULT_VAL  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_READ_MASK       _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_WRITE_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_CLEAR_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_TGL_MASK        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_VF_ID_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_VF_ID_FIELD     (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_VF_ID_RANGE     5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_VF_ID_WOFFSET   0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_VF_ID_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_VF_ID_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_SE_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_SE_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_SE_RANGE        6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_SE_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_SE_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_SE_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1_SE_INIT         _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2                 _MK_ADDR_CONST(0x654)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_SECURE          0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_WORD_COUNT      1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_RESET_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_RESET_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_SW_DEFAULT_VAL  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_READ_MASK       _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_WRITE_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_CLEAR_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_TGL_MASK        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_VF_ID_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_VF_ID_FIELD     (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_VF_ID_RANGE     5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_VF_ID_WOFFSET   0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_VF_ID_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_VF_ID_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_SE_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_SE_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_SE_RANGE        6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_SE_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_SE_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_SE_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2_SE_INIT         _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3                 _MK_ADDR_CONST(0x658)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_SECURE          0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_WORD_COUNT      1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_RESET_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_RESET_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_SW_DEFAULT_VAL  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_READ_MASK       _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_WRITE_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_CLEAR_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_TGL_MASK        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_VF_ID_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_VF_ID_FIELD     (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_VF_ID_RANGE     5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_VF_ID_WOFFSET   0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_VF_ID_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_VF_ID_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_SE_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_SE_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_SE_RANGE        6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_SE_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_SE_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_SE_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3_SE_INIT         _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4                 _MK_ADDR_CONST(0x65c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_SECURE          0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_WORD_COUNT      1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_RESET_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_RESET_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_SW_DEFAULT_VAL  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_READ_MASK       _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_WRITE_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_CLEAR_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_TGL_MASK        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_VF_ID_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_VF_ID_FIELD     (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_VF_ID_RANGE     5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_VF_ID_WOFFSET   0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_VF_ID_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_VF_ID_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_SE_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_SE_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_SE_RANGE        6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_SE_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_SE_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_SE_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4_SE_INIT         _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5                 _MK_ADDR_CONST(0x660)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_SECURE          0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_WORD_COUNT      1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_RESET_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_RESET_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_SW_DEFAULT_VAL  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_READ_MASK       _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_WRITE_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_CLEAR_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_TGL_MASK        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_VF_ID_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_VF_ID_FIELD     (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_VF_ID_RANGE     5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_VF_ID_WOFFSET   0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_VF_ID_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_VF_ID_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_SE_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_SE_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_SE_RANGE        6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_SE_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_SE_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_SE_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5_SE_INIT         _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6                 _MK_ADDR_CONST(0x664)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_SECURE          0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_WORD_COUNT      1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_RESET_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_RESET_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_SW_DEFAULT_VAL  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_READ_MASK       _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_WRITE_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_CLEAR_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_TGL_MASK        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_VF_ID_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_VF_ID_FIELD     (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_VF_ID_RANGE     5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_VF_ID_WOFFSET   0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_VF_ID_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_VF_ID_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_SE_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_SE_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_SE_RANGE        6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_SE_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_SE_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_SE_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6_SE_INIT         _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7                 _MK_ADDR_CONST(0x668)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_SECURE          0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_WORD_COUNT      1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_RESET_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_RESET_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_SW_DEFAULT_VAL  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_READ_MASK       _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_WRITE_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_CLEAR_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_TGL_MASK        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_VF_ID_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_VF_ID_FIELD     (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_VF_ID_RANGE     5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_VF_ID_WOFFSET   0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_VF_ID_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_VF_ID_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_SE_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_SE_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_SE_RANGE        6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_SE_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_SE_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_SE_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7_SE_INIT         _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8                 _MK_ADDR_CONST(0x66c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_SECURE          0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_WORD_COUNT      1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_RESET_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_RESET_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_SW_DEFAULT_VAL  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_READ_MASK       _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_WRITE_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_CLEAR_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_TGL_MASK        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_VF_ID_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_VF_ID_FIELD     (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_VF_ID_RANGE     5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_VF_ID_WOFFSET   0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_VF_ID_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_VF_ID_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_SE_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_SE_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_SE_RANGE        6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_SE_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_SE_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_SE_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8_SE_INIT         _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9                 _MK_ADDR_CONST(0x670)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_SECURE          0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_WORD_COUNT      1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_RESET_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_RESET_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_SW_DEFAULT_VAL  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_READ_MASK       _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_WRITE_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_CLEAR_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_TGL_MASK        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_VF_ID_SHIFT      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_VF_ID_FIELD     (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_VF_ID_RANGE     5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_VF_ID_WOFFSET   0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_VF_ID_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_VF_ID_INIT      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_SE_SHIFT         _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_SE_FIELD        (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_SE_RANGE        6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_SE_WOFFSET      0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_SE_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_SE_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9_SE_INIT         _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10                _MK_ADDR_CONST(0x674)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11                _MK_ADDR_CONST(0x678)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12                _MK_ADDR_CONST(0x67c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13                _MK_ADDR_CONST(0x680)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14                _MK_ADDR_CONST(0x684)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15                _MK_ADDR_CONST(0x688)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16                _MK_ADDR_CONST(0x68c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17                _MK_ADDR_CONST(0x690)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18                _MK_ADDR_CONST(0x694)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19                _MK_ADDR_CONST(0x698)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20                _MK_ADDR_CONST(0x69c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21                _MK_ADDR_CONST(0x6a0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22                _MK_ADDR_CONST(0x6a4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23                _MK_ADDR_CONST(0x6a8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24                _MK_ADDR_CONST(0x6ac)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25                _MK_ADDR_CONST(0x6b0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26                _MK_ADDR_CONST(0x6b4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27                _MK_ADDR_CONST(0x6b8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28                _MK_ADDR_CONST(0x6bc)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29                _MK_ADDR_CONST(0x6c0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30                _MK_ADDR_CONST(0x6c4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31                _MK_ADDR_CONST(0x6c8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32                _MK_ADDR_CONST(0x6cc)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33                _MK_ADDR_CONST(0x6d0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34                _MK_ADDR_CONST(0x6d4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35                _MK_ADDR_CONST(0x6d8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36                _MK_ADDR_CONST(0x6dc)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37                _MK_ADDR_CONST(0x6e0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38                _MK_ADDR_CONST(0x6e4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39                _MK_ADDR_CONST(0x6e8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40                _MK_ADDR_CONST(0x6ec)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41                _MK_ADDR_CONST(0x6f0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42                _MK_ADDR_CONST(0x6f4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43                _MK_ADDR_CONST(0x6f8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44                _MK_ADDR_CONST(0x6fc)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45                _MK_ADDR_CONST(0x700)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46                _MK_ADDR_CONST(0x704)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47                _MK_ADDR_CONST(0x708)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48                _MK_ADDR_CONST(0x70c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49                _MK_ADDR_CONST(0x710)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50                _MK_ADDR_CONST(0x714)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51                _MK_ADDR_CONST(0x718)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52                _MK_ADDR_CONST(0x71c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53                _MK_ADDR_CONST(0x720)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54                _MK_ADDR_CONST(0x724)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55                _MK_ADDR_CONST(0x728)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56                _MK_ADDR_CONST(0x72c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57                _MK_ADDR_CONST(0x730)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58                _MK_ADDR_CONST(0x734)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59                _MK_ADDR_CONST(0x738)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60                _MK_ADDR_CONST(0x73c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61                _MK_ADDR_CONST(0x740)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62                _MK_ADDR_CONST(0x744)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63                _MK_ADDR_CONST(0x748)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64                _MK_ADDR_CONST(0x74c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65                _MK_ADDR_CONST(0x750)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66                _MK_ADDR_CONST(0x754)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67                _MK_ADDR_CONST(0x758)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68                _MK_ADDR_CONST(0x75c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69                _MK_ADDR_CONST(0x760)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70                _MK_ADDR_CONST(0x764)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71                _MK_ADDR_CONST(0x768)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72                _MK_ADDR_CONST(0x76c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73                _MK_ADDR_CONST(0x770)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74                _MK_ADDR_CONST(0x774)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75                _MK_ADDR_CONST(0x778)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76                _MK_ADDR_CONST(0x77c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77                _MK_ADDR_CONST(0x780)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78                _MK_ADDR_CONST(0x784)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79                _MK_ADDR_CONST(0x788)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80                _MK_ADDR_CONST(0x78c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81                _MK_ADDR_CONST(0x790)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82                _MK_ADDR_CONST(0x794)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83                _MK_ADDR_CONST(0x798)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84                _MK_ADDR_CONST(0x79c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85                _MK_ADDR_CONST(0x7a0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86                _MK_ADDR_CONST(0x7a4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87                _MK_ADDR_CONST(0x7a8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88                _MK_ADDR_CONST(0x7ac)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89                _MK_ADDR_CONST(0x7b0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90                _MK_ADDR_CONST(0x7b4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91                _MK_ADDR_CONST(0x7b8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92                _MK_ADDR_CONST(0x7bc)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93                _MK_ADDR_CONST(0x7c0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94                _MK_ADDR_CONST(0x7c4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95                _MK_ADDR_CONST(0x7c8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96                _MK_ADDR_CONST(0x7cc)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97                _MK_ADDR_CONST(0x7d0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98                _MK_ADDR_CONST(0x7d4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99                _MK_ADDR_CONST(0x7d8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_SECURE         0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_WORD_COUNT     1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_RESET_VAL      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_RESET_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_READ_MASK      _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_WRITE_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_CLEAR_MASK     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_TGL_MASK       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_VF_ID_SHIFT     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_VF_ID_FIELD    (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_VF_ID_RANGE    5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_VF_ID_WOFFSET  0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_VF_ID_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_VF_ID_INIT     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_SE_SHIFT        _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_SE_FIELD       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_SE_RANGE       6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_SE_WOFFSET     0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_SE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_SE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99_SE_INIT        _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100               _MK_ADDR_CONST(0x7dc)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101               _MK_ADDR_CONST(0x7e0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102               _MK_ADDR_CONST(0x7e4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103               _MK_ADDR_CONST(0x7e8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104               _MK_ADDR_CONST(0x7ec)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105               _MK_ADDR_CONST(0x7f0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106               _MK_ADDR_CONST(0x7f4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107               _MK_ADDR_CONST(0x7f8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108               _MK_ADDR_CONST(0x7fc)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109               _MK_ADDR_CONST(0x800)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110               _MK_ADDR_CONST(0x804)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111               _MK_ADDR_CONST(0x808)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112               _MK_ADDR_CONST(0x80c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113               _MK_ADDR_CONST(0x810)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114               _MK_ADDR_CONST(0x814)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115               _MK_ADDR_CONST(0x818)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116               _MK_ADDR_CONST(0x81c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117               _MK_ADDR_CONST(0x820)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118               _MK_ADDR_CONST(0x824)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119               _MK_ADDR_CONST(0x828)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120               _MK_ADDR_CONST(0x82c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121               _MK_ADDR_CONST(0x830)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122               _MK_ADDR_CONST(0x834)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123               _MK_ADDR_CONST(0x838)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124               _MK_ADDR_CONST(0x83c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125               _MK_ADDR_CONST(0x840)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126               _MK_ADDR_CONST(0x844)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127               _MK_ADDR_CONST(0x848)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128               _MK_ADDR_CONST(0x84c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129               _MK_ADDR_CONST(0x850)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130               _MK_ADDR_CONST(0x854)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131               _MK_ADDR_CONST(0x858)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132               _MK_ADDR_CONST(0x85c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133               _MK_ADDR_CONST(0x860)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134               _MK_ADDR_CONST(0x864)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135               _MK_ADDR_CONST(0x868)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136               _MK_ADDR_CONST(0x86c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137               _MK_ADDR_CONST(0x870)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138               _MK_ADDR_CONST(0x874)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139               _MK_ADDR_CONST(0x878)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140               _MK_ADDR_CONST(0x87c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141               _MK_ADDR_CONST(0x880)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142               _MK_ADDR_CONST(0x884)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143               _MK_ADDR_CONST(0x888)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144               _MK_ADDR_CONST(0x88c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145               _MK_ADDR_CONST(0x890)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146               _MK_ADDR_CONST(0x894)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147               _MK_ADDR_CONST(0x898)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148               _MK_ADDR_CONST(0x89c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149               _MK_ADDR_CONST(0x8a0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150               _MK_ADDR_CONST(0x8a4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151               _MK_ADDR_CONST(0x8a8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152               _MK_ADDR_CONST(0x8ac)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153               _MK_ADDR_CONST(0x8b0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154               _MK_ADDR_CONST(0x8b4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155               _MK_ADDR_CONST(0x8b8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156               _MK_ADDR_CONST(0x8bc)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157               _MK_ADDR_CONST(0x8c0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158               _MK_ADDR_CONST(0x8c4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159               _MK_ADDR_CONST(0x8c8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160               _MK_ADDR_CONST(0x8cc)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161               _MK_ADDR_CONST(0x8d0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162               _MK_ADDR_CONST(0x8d4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163               _MK_ADDR_CONST(0x8d8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164               _MK_ADDR_CONST(0x8dc)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165               _MK_ADDR_CONST(0x8e0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166               _MK_ADDR_CONST(0x8e4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167               _MK_ADDR_CONST(0x8e8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168               _MK_ADDR_CONST(0x8ec)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169               _MK_ADDR_CONST(0x8f0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170               _MK_ADDR_CONST(0x8f4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171               _MK_ADDR_CONST(0x8f8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172               _MK_ADDR_CONST(0x8fc)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173               _MK_ADDR_CONST(0x900)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174               _MK_ADDR_CONST(0x904)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175               _MK_ADDR_CONST(0x908)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176               _MK_ADDR_CONST(0x90c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177               _MK_ADDR_CONST(0x910)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178               _MK_ADDR_CONST(0x914)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179               _MK_ADDR_CONST(0x918)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180               _MK_ADDR_CONST(0x91c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181               _MK_ADDR_CONST(0x920)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182               _MK_ADDR_CONST(0x924)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183               _MK_ADDR_CONST(0x928)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184               _MK_ADDR_CONST(0x92c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185               _MK_ADDR_CONST(0x930)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186               _MK_ADDR_CONST(0x934)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187               _MK_ADDR_CONST(0x938)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188               _MK_ADDR_CONST(0x93c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189               _MK_ADDR_CONST(0x940)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190               _MK_ADDR_CONST(0x944)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191               _MK_ADDR_CONST(0x948)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192               _MK_ADDR_CONST(0x94c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193               _MK_ADDR_CONST(0x950)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194               _MK_ADDR_CONST(0x954)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195               _MK_ADDR_CONST(0x958)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196               _MK_ADDR_CONST(0x95c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197               _MK_ADDR_CONST(0x960)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198               _MK_ADDR_CONST(0x964)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199               _MK_ADDR_CONST(0x968)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200               _MK_ADDR_CONST(0x96c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201               _MK_ADDR_CONST(0x970)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202               _MK_ADDR_CONST(0x974)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203               _MK_ADDR_CONST(0x978)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204               _MK_ADDR_CONST(0x97c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205               _MK_ADDR_CONST(0x980)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206               _MK_ADDR_CONST(0x984)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207               _MK_ADDR_CONST(0x988)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208               _MK_ADDR_CONST(0x98c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209               _MK_ADDR_CONST(0x990)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210               _MK_ADDR_CONST(0x994)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211               _MK_ADDR_CONST(0x998)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212               _MK_ADDR_CONST(0x99c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213               _MK_ADDR_CONST(0x9a0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214               _MK_ADDR_CONST(0x9a4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215               _MK_ADDR_CONST(0x9a8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216               _MK_ADDR_CONST(0x9ac)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217               _MK_ADDR_CONST(0x9b0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218               _MK_ADDR_CONST(0x9b4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219               _MK_ADDR_CONST(0x9b8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220               _MK_ADDR_CONST(0x9bc)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221               _MK_ADDR_CONST(0x9c0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222               _MK_ADDR_CONST(0x9c4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223               _MK_ADDR_CONST(0x9c8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224               _MK_ADDR_CONST(0x9cc)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225               _MK_ADDR_CONST(0x9d0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226               _MK_ADDR_CONST(0x9d4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227               _MK_ADDR_CONST(0x9d8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228               _MK_ADDR_CONST(0x9dc)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229               _MK_ADDR_CONST(0x9e0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230               _MK_ADDR_CONST(0x9e4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231               _MK_ADDR_CONST(0x9e8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232               _MK_ADDR_CONST(0x9ec)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233               _MK_ADDR_CONST(0x9f0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234               _MK_ADDR_CONST(0x9f4)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235               _MK_ADDR_CONST(0x9f8)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236               _MK_ADDR_CONST(0x9fc)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237               _MK_ADDR_CONST(0xa00)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238               _MK_ADDR_CONST(0xa04)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239               _MK_ADDR_CONST(0xa08)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240               _MK_ADDR_CONST(0xa0c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241               _MK_ADDR_CONST(0xa10)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242               _MK_ADDR_CONST(0xa14)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243               _MK_ADDR_CONST(0xa18)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244               _MK_ADDR_CONST(0xa1c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245               _MK_ADDR_CONST(0xa20)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246               _MK_ADDR_CONST(0xa24)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247               _MK_ADDR_CONST(0xa28)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248               _MK_ADDR_CONST(0xa2c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249               _MK_ADDR_CONST(0xa30)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250               _MK_ADDR_CONST(0xa34)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251               _MK_ADDR_CONST(0xa38)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252               _MK_ADDR_CONST(0xa3c)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253               _MK_ADDR_CONST(0xa40)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254               _MK_ADDR_CONST(0xa44)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254_SE_INIT       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255               _MK_ADDR_CONST(0xa48)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_SECURE        0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_WORD_COUNT    1
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_RESET_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_RESET_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_SW_DEFAULT_VAL _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_SW_DEFAULT_MASK _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_READ_MASK     _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_WRITE_MASK    _MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_CLEAR_MASK    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_TGL_MASK      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_VF_ID_SHIFT    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_VF_ID_FIELD   (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_VF_ID_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_VF_ID_RANGE   5:0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_VF_ID_WOFFSET 0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_VF_ID_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_VF_ID_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_VF_ID_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_VF_ID_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_VF_ID_INIT    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_SE_SHIFT       _MK_SHIFT_CONST(6)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_SE_FIELD      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_SE_SHIFT)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_SE_RANGE      6:6
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_SE_WOFFSET    0
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_SE_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_SE_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_SE_SW_DEFAULT (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_SE_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255_SE_INIT       _MK_ENUM_CONST(0x00000000)


// 


#define XUSB_XHCI_RT_MFINDEX_0                             _MK_ADDR_CONST(0x00020000)
#define XUSB_XHCI_RT_MFINDEX_0_SECURE                      0
#define XUSB_XHCI_RT_MFINDEX_0_WORD_COUNT                  1
#define XUSB_XHCI_RT_MFINDEX_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_MFINDEX_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_MFINDEX_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_MFINDEX_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_MFINDEX_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_MFINDEX_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_MFINDEX_0_CLEAR_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_MFINDEX_0_TGL_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_MFINDEX_0_MFINDEX_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_MFINDEX_0_MFINDEX_FIELD               (_MK_SHIFT_CONST(0x3fff) << XUSB_XHCI_RT_MFINDEX_0_MFINDEX_SHIFT)
#define XUSB_XHCI_RT_MFINDEX_0_MFINDEX_RANGE               13:0
#define XUSB_XHCI_RT_MFINDEX_0_MFINDEX_WOFFSET             0
#define XUSB_XHCI_RT_MFINDEX_0_RSVD0_SHIFT                  _MK_SHIFT_CONST(14)
#define XUSB_XHCI_RT_MFINDEX_0_RSVD0_FIELD                 (_MK_SHIFT_CONST(0x3ffff) << XUSB_XHCI_RT_MFINDEX_0_RSVD0_SHIFT)
#define XUSB_XHCI_RT_MFINDEX_0_RSVD0_RANGE                 31:14
#define XUSB_XHCI_RT_MFINDEX_0_RSVD0_WOFFSET               0
#define XUSB_XHCI_RT_MFINDEX_0_RSVD0_00                    _MK_ENUM_CONST(0x00000000)


// 
// //Max interrupters
// Array T_XUSB_XHCI_RT_IMAN[5] (0x00020020+(i)*32)


#define XUSB_XHCI_RT_IMAN_0                                _MK_ADDR_CONST(0x20020)
#define XUSB_XHCI_RT_IMAN_0_SECURE                         0
#define XUSB_XHCI_RT_IMAN_0_WORD_COUNT                     1
#define XUSB_XHCI_RT_IMAN_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMAN_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_0_CLEAR_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_0_TGL_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_0_IP_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_IMAN_0_IP_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_IMAN_0_IP_SHIFT)
#define XUSB_XHCI_RT_IMAN_0_IP_RANGE                       0:0
#define XUSB_XHCI_RT_IMAN_0_IP_WOFFSET                     0
#define XUSB_XHCI_RT_IMAN_0_IP_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_0_IP_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_0_IP_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_0_IP_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_0_IP_NOT_PENDING                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_0_IP_PENDING                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_0_IP_CLEAR                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_0_IE_SHIFT                        _MK_SHIFT_CONST(1)
#define XUSB_XHCI_RT_IMAN_0_IE_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_IMAN_0_IE_SHIFT)
#define XUSB_XHCI_RT_IMAN_0_IE_RANGE                       1:1
#define XUSB_XHCI_RT_IMAN_0_IE_WOFFSET                     0
#define XUSB_XHCI_RT_IMAN_0_IE_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_0_IE_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_0_IE_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_0_IE_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_0_IE_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_0_IE_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_0_RSVD0_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_XHCI_RT_IMAN_0_RSVD0_FIELD                    (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_RT_IMAN_0_RSVD0_SHIFT)
#define XUSB_XHCI_RT_IMAN_0_RSVD0_RANGE                    31:2
#define XUSB_XHCI_RT_IMAN_0_RSVD0_WOFFSET                  0
#define XUSB_XHCI_RT_IMAN_0_RSVD0_00                       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_IMAN_1                                _MK_ADDR_CONST(0x20040)
#define XUSB_XHCI_RT_IMAN_1_SECURE                         0
#define XUSB_XHCI_RT_IMAN_1_WORD_COUNT                     1
#define XUSB_XHCI_RT_IMAN_1_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_1_RESET_MASK                     _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_1_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_1_SW_DEFAULT_MASK                _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_1_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMAN_1_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_1_CLEAR_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_1_TGL_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_1_IP_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_IMAN_1_IP_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_IMAN_1_IP_SHIFT)
#define XUSB_XHCI_RT_IMAN_1_IP_RANGE                       0:0
#define XUSB_XHCI_RT_IMAN_1_IP_WOFFSET                     0
#define XUSB_XHCI_RT_IMAN_1_IP_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_1_IP_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_1_IP_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_1_IP_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_1_IP_NOT_PENDING                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_1_IP_PENDING                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_1_IP_CLEAR                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_1_IE_SHIFT                        _MK_SHIFT_CONST(1)
#define XUSB_XHCI_RT_IMAN_1_IE_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_IMAN_1_IE_SHIFT)
#define XUSB_XHCI_RT_IMAN_1_IE_RANGE                       1:1
#define XUSB_XHCI_RT_IMAN_1_IE_WOFFSET                     0
#define XUSB_XHCI_RT_IMAN_1_IE_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_1_IE_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_1_IE_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_1_IE_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_1_IE_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_1_IE_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_1_RSVD0_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_XHCI_RT_IMAN_1_RSVD0_FIELD                    (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_RT_IMAN_1_RSVD0_SHIFT)
#define XUSB_XHCI_RT_IMAN_1_RSVD0_RANGE                    31:2
#define XUSB_XHCI_RT_IMAN_1_RSVD0_WOFFSET                  0
#define XUSB_XHCI_RT_IMAN_1_RSVD0_00                       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_IMAN_2                                _MK_ADDR_CONST(0x20060)
#define XUSB_XHCI_RT_IMAN_2_SECURE                         0
#define XUSB_XHCI_RT_IMAN_2_WORD_COUNT                     1
#define XUSB_XHCI_RT_IMAN_2_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_2_RESET_MASK                     _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_2_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_2_SW_DEFAULT_MASK                _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_2_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMAN_2_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_2_CLEAR_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_2_TGL_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_2_IP_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_IMAN_2_IP_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_IMAN_2_IP_SHIFT)
#define XUSB_XHCI_RT_IMAN_2_IP_RANGE                       0:0
#define XUSB_XHCI_RT_IMAN_2_IP_WOFFSET                     0
#define XUSB_XHCI_RT_IMAN_2_IP_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_2_IP_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_2_IP_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_2_IP_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_2_IP_NOT_PENDING                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_2_IP_PENDING                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_2_IP_CLEAR                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_2_IE_SHIFT                        _MK_SHIFT_CONST(1)
#define XUSB_XHCI_RT_IMAN_2_IE_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_IMAN_2_IE_SHIFT)
#define XUSB_XHCI_RT_IMAN_2_IE_RANGE                       1:1
#define XUSB_XHCI_RT_IMAN_2_IE_WOFFSET                     0
#define XUSB_XHCI_RT_IMAN_2_IE_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_2_IE_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_2_IE_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_2_IE_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_2_IE_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_2_IE_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_2_RSVD0_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_XHCI_RT_IMAN_2_RSVD0_FIELD                    (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_RT_IMAN_2_RSVD0_SHIFT)
#define XUSB_XHCI_RT_IMAN_2_RSVD0_RANGE                    31:2
#define XUSB_XHCI_RT_IMAN_2_RSVD0_WOFFSET                  0
#define XUSB_XHCI_RT_IMAN_2_RSVD0_00                       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_IMAN_3                                _MK_ADDR_CONST(0x20080)
#define XUSB_XHCI_RT_IMAN_3_SECURE                         0
#define XUSB_XHCI_RT_IMAN_3_WORD_COUNT                     1
#define XUSB_XHCI_RT_IMAN_3_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_3_RESET_MASK                     _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_3_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_3_SW_DEFAULT_MASK                _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_3_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMAN_3_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_3_CLEAR_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_3_TGL_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_3_IP_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_IMAN_3_IP_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_IMAN_3_IP_SHIFT)
#define XUSB_XHCI_RT_IMAN_3_IP_RANGE                       0:0
#define XUSB_XHCI_RT_IMAN_3_IP_WOFFSET                     0
#define XUSB_XHCI_RT_IMAN_3_IP_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_3_IP_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_3_IP_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_3_IP_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_3_IP_NOT_PENDING                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_3_IP_PENDING                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_3_IP_CLEAR                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_3_IE_SHIFT                        _MK_SHIFT_CONST(1)
#define XUSB_XHCI_RT_IMAN_3_IE_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_IMAN_3_IE_SHIFT)
#define XUSB_XHCI_RT_IMAN_3_IE_RANGE                       1:1
#define XUSB_XHCI_RT_IMAN_3_IE_WOFFSET                     0
#define XUSB_XHCI_RT_IMAN_3_IE_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_3_IE_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_3_IE_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_3_IE_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_3_IE_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_3_IE_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_3_RSVD0_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_XHCI_RT_IMAN_3_RSVD0_FIELD                    (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_RT_IMAN_3_RSVD0_SHIFT)
#define XUSB_XHCI_RT_IMAN_3_RSVD0_RANGE                    31:2
#define XUSB_XHCI_RT_IMAN_3_RSVD0_WOFFSET                  0
#define XUSB_XHCI_RT_IMAN_3_RSVD0_00                       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_IMAN_4                                _MK_ADDR_CONST(0x200a0)
#define XUSB_XHCI_RT_IMAN_4_SECURE                         0
#define XUSB_XHCI_RT_IMAN_4_WORD_COUNT                     1
#define XUSB_XHCI_RT_IMAN_4_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_4_RESET_MASK                     _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_4_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_4_SW_DEFAULT_MASK                _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_4_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMAN_4_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_4_CLEAR_MASK                     _MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_4_TGL_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_4_IP_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_IMAN_4_IP_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_IMAN_4_IP_SHIFT)
#define XUSB_XHCI_RT_IMAN_4_IP_RANGE                       0:0
#define XUSB_XHCI_RT_IMAN_4_IP_WOFFSET                     0
#define XUSB_XHCI_RT_IMAN_4_IP_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_4_IP_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_4_IP_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_4_IP_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_4_IP_NOT_PENDING                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_4_IP_PENDING                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_4_IP_CLEAR                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_4_IE_SHIFT                        _MK_SHIFT_CONST(1)
#define XUSB_XHCI_RT_IMAN_4_IE_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_IMAN_4_IE_SHIFT)
#define XUSB_XHCI_RT_IMAN_4_IE_RANGE                       1:1
#define XUSB_XHCI_RT_IMAN_4_IE_WOFFSET                     0
#define XUSB_XHCI_RT_IMAN_4_IE_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_4_IE_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_4_IE_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_4_IE_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_4_IE_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_4_IE_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_4_RSVD0_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_XHCI_RT_IMAN_4_RSVD0_FIELD                    (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_RT_IMAN_4_RSVD0_SHIFT)
#define XUSB_XHCI_RT_IMAN_4_RSVD0_RANGE                    31:2
#define XUSB_XHCI_RT_IMAN_4_RSVD0_WOFFSET                  0
#define XUSB_XHCI_RT_IMAN_4_RSVD0_00                       _MK_ENUM_CONST(0x00000000)


// 
// //Max interrupters
// Array T_XUSB_XHCI_RT_IMOD[5] (0x00020024+(i)*32)


#define XUSB_XHCI_RT_IMOD_0                                _MK_ADDR_CONST(0x20024)
#define XUSB_XHCI_RT_IMOD_0_SECURE                         0
#define XUSB_XHCI_RT_IMOD_0_WORD_COUNT                     1
#define XUSB_XHCI_RT_IMOD_0_RESET_VAL                      _MK_MASK_CONST(0xfa0)
#define XUSB_XHCI_RT_IMOD_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0xfa0)
#define XUSB_XHCI_RT_IMOD_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMOD_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMOD_0_CLEAR_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMOD_0_TGL_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMOD_0_IMODI_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_IMOD_0_IMODI_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_IMOD_0_IMODI_SHIFT)
#define XUSB_XHCI_RT_IMOD_0_IMODI_RANGE                    15:0
#define XUSB_XHCI_RT_IMOD_0_IMODI_WOFFSET                  0
#define XUSB_XHCI_RT_IMOD_0_IMODI_DEFAULT                  (_MK_MASK_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_0_IMODI_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_0_IMODI_SW_DEFAULT               (_MK_MASK_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_0_IMODI_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_0_IMODI_INIT                     _MK_ENUM_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_0_IMODC_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_RT_IMOD_0_IMODC_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_IMOD_0_IMODC_SHIFT)
#define XUSB_XHCI_RT_IMOD_0_IMODC_RANGE                    31:16
#define XUSB_XHCI_RT_IMOD_0_IMODC_WOFFSET                  0




#define XUSB_XHCI_RT_IMOD_1                                _MK_ADDR_CONST(0x20044)
#define XUSB_XHCI_RT_IMOD_1_SECURE                         0
#define XUSB_XHCI_RT_IMOD_1_WORD_COUNT                     1
#define XUSB_XHCI_RT_IMOD_1_RESET_VAL                      _MK_MASK_CONST(0xfa0)
#define XUSB_XHCI_RT_IMOD_1_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_1_SW_DEFAULT_VAL                 _MK_MASK_CONST(0xfa0)
#define XUSB_XHCI_RT_IMOD_1_SW_DEFAULT_MASK                _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_1_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMOD_1_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMOD_1_CLEAR_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMOD_1_TGL_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMOD_1_IMODI_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_IMOD_1_IMODI_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_IMOD_1_IMODI_SHIFT)
#define XUSB_XHCI_RT_IMOD_1_IMODI_RANGE                    15:0
#define XUSB_XHCI_RT_IMOD_1_IMODI_WOFFSET                  0
#define XUSB_XHCI_RT_IMOD_1_IMODI_DEFAULT                  (_MK_MASK_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_1_IMODI_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_1_IMODI_SW_DEFAULT               (_MK_MASK_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_1_IMODI_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_1_IMODI_INIT                     _MK_ENUM_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_1_IMODC_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_RT_IMOD_1_IMODC_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_IMOD_1_IMODC_SHIFT)
#define XUSB_XHCI_RT_IMOD_1_IMODC_RANGE                    31:16
#define XUSB_XHCI_RT_IMOD_1_IMODC_WOFFSET                  0




#define XUSB_XHCI_RT_IMOD_2                                _MK_ADDR_CONST(0x20064)
#define XUSB_XHCI_RT_IMOD_2_SECURE                         0
#define XUSB_XHCI_RT_IMOD_2_WORD_COUNT                     1
#define XUSB_XHCI_RT_IMOD_2_RESET_VAL                      _MK_MASK_CONST(0xfa0)
#define XUSB_XHCI_RT_IMOD_2_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_2_SW_DEFAULT_VAL                 _MK_MASK_CONST(0xfa0)
#define XUSB_XHCI_RT_IMOD_2_SW_DEFAULT_MASK                _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_2_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMOD_2_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMOD_2_CLEAR_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMOD_2_TGL_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMOD_2_IMODI_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_IMOD_2_IMODI_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_IMOD_2_IMODI_SHIFT)
#define XUSB_XHCI_RT_IMOD_2_IMODI_RANGE                    15:0
#define XUSB_XHCI_RT_IMOD_2_IMODI_WOFFSET                  0
#define XUSB_XHCI_RT_IMOD_2_IMODI_DEFAULT                  (_MK_MASK_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_2_IMODI_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_2_IMODI_SW_DEFAULT               (_MK_MASK_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_2_IMODI_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_2_IMODI_INIT                     _MK_ENUM_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_2_IMODC_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_RT_IMOD_2_IMODC_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_IMOD_2_IMODC_SHIFT)
#define XUSB_XHCI_RT_IMOD_2_IMODC_RANGE                    31:16
#define XUSB_XHCI_RT_IMOD_2_IMODC_WOFFSET                  0




#define XUSB_XHCI_RT_IMOD_3                                _MK_ADDR_CONST(0x20084)
#define XUSB_XHCI_RT_IMOD_3_SECURE                         0
#define XUSB_XHCI_RT_IMOD_3_WORD_COUNT                     1
#define XUSB_XHCI_RT_IMOD_3_RESET_VAL                      _MK_MASK_CONST(0xfa0)
#define XUSB_XHCI_RT_IMOD_3_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_3_SW_DEFAULT_VAL                 _MK_MASK_CONST(0xfa0)
#define XUSB_XHCI_RT_IMOD_3_SW_DEFAULT_MASK                _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_3_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMOD_3_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMOD_3_CLEAR_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMOD_3_TGL_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMOD_3_IMODI_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_IMOD_3_IMODI_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_IMOD_3_IMODI_SHIFT)
#define XUSB_XHCI_RT_IMOD_3_IMODI_RANGE                    15:0
#define XUSB_XHCI_RT_IMOD_3_IMODI_WOFFSET                  0
#define XUSB_XHCI_RT_IMOD_3_IMODI_DEFAULT                  (_MK_MASK_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_3_IMODI_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_3_IMODI_SW_DEFAULT               (_MK_MASK_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_3_IMODI_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_3_IMODI_INIT                     _MK_ENUM_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_3_IMODC_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_RT_IMOD_3_IMODC_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_IMOD_3_IMODC_SHIFT)
#define XUSB_XHCI_RT_IMOD_3_IMODC_RANGE                    31:16
#define XUSB_XHCI_RT_IMOD_3_IMODC_WOFFSET                  0




#define XUSB_XHCI_RT_IMOD_4                                _MK_ADDR_CONST(0x200a4)
#define XUSB_XHCI_RT_IMOD_4_SECURE                         0
#define XUSB_XHCI_RT_IMOD_4_WORD_COUNT                     1
#define XUSB_XHCI_RT_IMOD_4_RESET_VAL                      _MK_MASK_CONST(0xfa0)
#define XUSB_XHCI_RT_IMOD_4_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_4_SW_DEFAULT_VAL                 _MK_MASK_CONST(0xfa0)
#define XUSB_XHCI_RT_IMOD_4_SW_DEFAULT_MASK                _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_4_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMOD_4_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMOD_4_CLEAR_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMOD_4_TGL_MASK                       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMOD_4_IMODI_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_IMOD_4_IMODI_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_IMOD_4_IMODI_SHIFT)
#define XUSB_XHCI_RT_IMOD_4_IMODI_RANGE                    15:0
#define XUSB_XHCI_RT_IMOD_4_IMODI_WOFFSET                  0
#define XUSB_XHCI_RT_IMOD_4_IMODI_DEFAULT                  (_MK_MASK_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_4_IMODI_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_4_IMODI_SW_DEFAULT               (_MK_MASK_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_4_IMODI_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_4_IMODI_INIT                     _MK_ENUM_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_4_IMODC_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_RT_IMOD_4_IMODC_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_IMOD_4_IMODC_SHIFT)
#define XUSB_XHCI_RT_IMOD_4_IMODC_RANGE                    31:16
#define XUSB_XHCI_RT_IMOD_4_IMODC_WOFFSET                  0


// 
// //Max interrupters
// Array T_XUSB_XHCI_RT_ERSTSZ[5] (0x00020028+(i)*32)


#define XUSB_XHCI_RT_ERSTSZ_0                              _MK_ADDR_CONST(0x20028)
#define XUSB_XHCI_RT_ERSTSZ_0_SECURE                       0
#define XUSB_XHCI_RT_ERSTSZ_0_WORD_COUNT                   1
#define XUSB_XHCI_RT_ERSTSZ_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTSZ_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_0_CLEAR_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_0_TGL_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_ERSTSZ_0_SZ_SHIFT)
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_RANGE                     15:0
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_WOFFSET                   0
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_0_RSVD0_SHIFT                   _MK_SHIFT_CONST(16)
#define XUSB_XHCI_RT_ERSTSZ_0_RSVD0_FIELD                  (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_ERSTSZ_0_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERSTSZ_0_RSVD0_RANGE                  31:16
#define XUSB_XHCI_RT_ERSTSZ_0_RSVD0_WOFFSET                0
#define XUSB_XHCI_RT_ERSTSZ_0_RSVD0_00                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERSTSZ_1                              _MK_ADDR_CONST(0x20048)
#define XUSB_XHCI_RT_ERSTSZ_1_SECURE                       0
#define XUSB_XHCI_RT_ERSTSZ_1_WORD_COUNT                   1
#define XUSB_XHCI_RT_ERSTSZ_1_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_1_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_1_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_1_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_1_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTSZ_1_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_1_CLEAR_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_1_TGL_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_1_SZ_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTSZ_1_SZ_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_ERSTSZ_1_SZ_SHIFT)
#define XUSB_XHCI_RT_ERSTSZ_1_SZ_RANGE                     15:0
#define XUSB_XHCI_RT_ERSTSZ_1_SZ_WOFFSET                   0
#define XUSB_XHCI_RT_ERSTSZ_1_SZ_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_1_SZ_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_1_SZ_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_1_SZ_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_1_SZ_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_1_RSVD0_SHIFT                   _MK_SHIFT_CONST(16)
#define XUSB_XHCI_RT_ERSTSZ_1_RSVD0_FIELD                  (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_ERSTSZ_1_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERSTSZ_1_RSVD0_RANGE                  31:16
#define XUSB_XHCI_RT_ERSTSZ_1_RSVD0_WOFFSET                0
#define XUSB_XHCI_RT_ERSTSZ_1_RSVD0_00                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERSTSZ_2                              _MK_ADDR_CONST(0x20068)
#define XUSB_XHCI_RT_ERSTSZ_2_SECURE                       0
#define XUSB_XHCI_RT_ERSTSZ_2_WORD_COUNT                   1
#define XUSB_XHCI_RT_ERSTSZ_2_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_2_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_2_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_2_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_2_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTSZ_2_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_2_CLEAR_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_2_TGL_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_2_SZ_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTSZ_2_SZ_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_ERSTSZ_2_SZ_SHIFT)
#define XUSB_XHCI_RT_ERSTSZ_2_SZ_RANGE                     15:0
#define XUSB_XHCI_RT_ERSTSZ_2_SZ_WOFFSET                   0
#define XUSB_XHCI_RT_ERSTSZ_2_SZ_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_2_SZ_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_2_SZ_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_2_SZ_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_2_SZ_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_2_RSVD0_SHIFT                   _MK_SHIFT_CONST(16)
#define XUSB_XHCI_RT_ERSTSZ_2_RSVD0_FIELD                  (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_ERSTSZ_2_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERSTSZ_2_RSVD0_RANGE                  31:16
#define XUSB_XHCI_RT_ERSTSZ_2_RSVD0_WOFFSET                0
#define XUSB_XHCI_RT_ERSTSZ_2_RSVD0_00                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERSTSZ_3                              _MK_ADDR_CONST(0x20088)
#define XUSB_XHCI_RT_ERSTSZ_3_SECURE                       0
#define XUSB_XHCI_RT_ERSTSZ_3_WORD_COUNT                   1
#define XUSB_XHCI_RT_ERSTSZ_3_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_3_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_3_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_3_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_3_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTSZ_3_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_3_CLEAR_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_3_TGL_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_3_SZ_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTSZ_3_SZ_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_ERSTSZ_3_SZ_SHIFT)
#define XUSB_XHCI_RT_ERSTSZ_3_SZ_RANGE                     15:0
#define XUSB_XHCI_RT_ERSTSZ_3_SZ_WOFFSET                   0
#define XUSB_XHCI_RT_ERSTSZ_3_SZ_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_3_SZ_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_3_SZ_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_3_SZ_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_3_SZ_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_3_RSVD0_SHIFT                   _MK_SHIFT_CONST(16)
#define XUSB_XHCI_RT_ERSTSZ_3_RSVD0_FIELD                  (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_ERSTSZ_3_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERSTSZ_3_RSVD0_RANGE                  31:16
#define XUSB_XHCI_RT_ERSTSZ_3_RSVD0_WOFFSET                0
#define XUSB_XHCI_RT_ERSTSZ_3_RSVD0_00                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERSTSZ_4                              _MK_ADDR_CONST(0x200a8)
#define XUSB_XHCI_RT_ERSTSZ_4_SECURE                       0
#define XUSB_XHCI_RT_ERSTSZ_4_WORD_COUNT                   1
#define XUSB_XHCI_RT_ERSTSZ_4_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_4_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_4_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_4_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_4_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTSZ_4_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_4_CLEAR_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_4_TGL_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_4_SZ_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTSZ_4_SZ_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_ERSTSZ_4_SZ_SHIFT)
#define XUSB_XHCI_RT_ERSTSZ_4_SZ_RANGE                     15:0
#define XUSB_XHCI_RT_ERSTSZ_4_SZ_WOFFSET                   0
#define XUSB_XHCI_RT_ERSTSZ_4_SZ_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_4_SZ_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_4_SZ_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_4_SZ_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_4_SZ_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_4_RSVD0_SHIFT                   _MK_SHIFT_CONST(16)
#define XUSB_XHCI_RT_ERSTSZ_4_RSVD0_FIELD                  (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_ERSTSZ_4_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERSTSZ_4_RSVD0_RANGE                  31:16
#define XUSB_XHCI_RT_ERSTSZ_4_RSVD0_WOFFSET                0
#define XUSB_XHCI_RT_ERSTSZ_4_RSVD0_00                     _MK_ENUM_CONST(0x00000000)


// 
// //Max interrupters
// Array T_XUSB_XHCI_RT_ERRSVD[5] (0x0002002C+(i)*32)


#define XUSB_XHCI_RT_ERRSVD_0                              _MK_ADDR_CONST(0x2002c)
#define XUSB_XHCI_RT_ERRSVD_0_SECURE                       0
#define XUSB_XHCI_RT_ERRSVD_0_WORD_COUNT                   1
#define XUSB_XHCI_RT_ERRSVD_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERRSVD_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_0_CLEAR_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_0_TGL_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_0_RSVD0_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERRSVD_0_RSVD0_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERRSVD_0_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERRSVD_0_RSVD0_RANGE                  31:0
#define XUSB_XHCI_RT_ERRSVD_0_RSVD0_WOFFSET                0
#define XUSB_XHCI_RT_ERRSVD_0_RSVD0_00                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERRSVD_1                              _MK_ADDR_CONST(0x2004c)
#define XUSB_XHCI_RT_ERRSVD_1_SECURE                       0
#define XUSB_XHCI_RT_ERRSVD_1_WORD_COUNT                   1
#define XUSB_XHCI_RT_ERRSVD_1_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_1_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_1_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_1_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_1_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERRSVD_1_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_1_CLEAR_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_1_TGL_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_1_RSVD0_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERRSVD_1_RSVD0_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERRSVD_1_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERRSVD_1_RSVD0_RANGE                  31:0
#define XUSB_XHCI_RT_ERRSVD_1_RSVD0_WOFFSET                0
#define XUSB_XHCI_RT_ERRSVD_1_RSVD0_00                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERRSVD_2                              _MK_ADDR_CONST(0x2006c)
#define XUSB_XHCI_RT_ERRSVD_2_SECURE                       0
#define XUSB_XHCI_RT_ERRSVD_2_WORD_COUNT                   1
#define XUSB_XHCI_RT_ERRSVD_2_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_2_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_2_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_2_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_2_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERRSVD_2_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_2_CLEAR_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_2_TGL_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_2_RSVD0_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERRSVD_2_RSVD0_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERRSVD_2_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERRSVD_2_RSVD0_RANGE                  31:0
#define XUSB_XHCI_RT_ERRSVD_2_RSVD0_WOFFSET                0
#define XUSB_XHCI_RT_ERRSVD_2_RSVD0_00                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERRSVD_3                              _MK_ADDR_CONST(0x2008c)
#define XUSB_XHCI_RT_ERRSVD_3_SECURE                       0
#define XUSB_XHCI_RT_ERRSVD_3_WORD_COUNT                   1
#define XUSB_XHCI_RT_ERRSVD_3_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_3_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_3_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_3_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_3_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERRSVD_3_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_3_CLEAR_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_3_TGL_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_3_RSVD0_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERRSVD_3_RSVD0_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERRSVD_3_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERRSVD_3_RSVD0_RANGE                  31:0
#define XUSB_XHCI_RT_ERRSVD_3_RSVD0_WOFFSET                0
#define XUSB_XHCI_RT_ERRSVD_3_RSVD0_00                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERRSVD_4                              _MK_ADDR_CONST(0x200ac)
#define XUSB_XHCI_RT_ERRSVD_4_SECURE                       0
#define XUSB_XHCI_RT_ERRSVD_4_WORD_COUNT                   1
#define XUSB_XHCI_RT_ERRSVD_4_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_4_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_4_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_4_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_4_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERRSVD_4_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_4_CLEAR_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_4_TGL_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_4_RSVD0_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERRSVD_4_RSVD0_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERRSVD_4_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERRSVD_4_RSVD0_RANGE                  31:0
#define XUSB_XHCI_RT_ERRSVD_4_RSVD0_WOFFSET                0
#define XUSB_XHCI_RT_ERRSVD_4_RSVD0_00                     _MK_ENUM_CONST(0x00000000)


// 
// //Max interrupters
// Array T_XUSB_XHCI_RT_ERSTBA0[5] (0x00020030+(i)*32)


#define XUSB_XHCI_RT_ERSTBA0_0                             _MK_ADDR_CONST(0x20030)
#define XUSB_XHCI_RT_ERSTBA0_0_SECURE                      0
#define XUSB_XHCI_RT_ERSTBA0_0_WORD_COUNT                  1
#define XUSB_XHCI_RT_ERSTBA0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_0_RESET_MASK                  _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA0_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_0_CLEAR_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_0_TGL_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_0_RSVD0_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTBA0_0_RSVD0_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_RT_ERSTBA0_0_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERSTBA0_0_RSVD0_RANGE                 3:0
#define XUSB_XHCI_RT_ERSTBA0_0_RSVD0_WOFFSET               0
#define XUSB_XHCI_RT_ERSTBA0_0_RSVD0_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_FIELD               (_MK_SHIFT_CONST(0xfffffff) << XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_SHIFT)
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_RANGE               31:4
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_WOFFSET             0
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_DEFAULT_MASK        (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERSTBA0_1                             _MK_ADDR_CONST(0x20050)
#define XUSB_XHCI_RT_ERSTBA0_1_SECURE                      0
#define XUSB_XHCI_RT_ERSTBA0_1_WORD_COUNT                  1
#define XUSB_XHCI_RT_ERSTBA0_1_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_1_RESET_MASK                  _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_1_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_1_SW_DEFAULT_MASK             _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_1_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA0_1_WRITE_MASK                  _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_1_CLEAR_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_1_TGL_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_1_RSVD0_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTBA0_1_RSVD0_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_RT_ERSTBA0_1_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERSTBA0_1_RSVD0_RANGE                 3:0
#define XUSB_XHCI_RT_ERSTBA0_1_RSVD0_WOFFSET               0
#define XUSB_XHCI_RT_ERSTBA0_1_RSVD0_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_1_ERSTBLO_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_RT_ERSTBA0_1_ERSTBLO_FIELD               (_MK_SHIFT_CONST(0xfffffff) << XUSB_XHCI_RT_ERSTBA0_1_ERSTBLO_SHIFT)
#define XUSB_XHCI_RT_ERSTBA0_1_ERSTBLO_RANGE               31:4
#define XUSB_XHCI_RT_ERSTBA0_1_ERSTBLO_WOFFSET             0
#define XUSB_XHCI_RT_ERSTBA0_1_ERSTBLO_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_1_ERSTBLO_DEFAULT_MASK        (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERSTBA0_1_ERSTBLO_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_1_ERSTBLO_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERSTBA0_1_ERSTBLO_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERSTBA0_2                             _MK_ADDR_CONST(0x20070)
#define XUSB_XHCI_RT_ERSTBA0_2_SECURE                      0
#define XUSB_XHCI_RT_ERSTBA0_2_WORD_COUNT                  1
#define XUSB_XHCI_RT_ERSTBA0_2_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_2_RESET_MASK                  _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_2_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_2_SW_DEFAULT_MASK             _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_2_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA0_2_WRITE_MASK                  _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_2_CLEAR_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_2_TGL_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_2_RSVD0_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTBA0_2_RSVD0_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_RT_ERSTBA0_2_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERSTBA0_2_RSVD0_RANGE                 3:0
#define XUSB_XHCI_RT_ERSTBA0_2_RSVD0_WOFFSET               0
#define XUSB_XHCI_RT_ERSTBA0_2_RSVD0_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_2_ERSTBLO_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_RT_ERSTBA0_2_ERSTBLO_FIELD               (_MK_SHIFT_CONST(0xfffffff) << XUSB_XHCI_RT_ERSTBA0_2_ERSTBLO_SHIFT)
#define XUSB_XHCI_RT_ERSTBA0_2_ERSTBLO_RANGE               31:4
#define XUSB_XHCI_RT_ERSTBA0_2_ERSTBLO_WOFFSET             0
#define XUSB_XHCI_RT_ERSTBA0_2_ERSTBLO_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_2_ERSTBLO_DEFAULT_MASK        (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERSTBA0_2_ERSTBLO_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_2_ERSTBLO_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERSTBA0_2_ERSTBLO_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERSTBA0_3                             _MK_ADDR_CONST(0x20090)
#define XUSB_XHCI_RT_ERSTBA0_3_SECURE                      0
#define XUSB_XHCI_RT_ERSTBA0_3_WORD_COUNT                  1
#define XUSB_XHCI_RT_ERSTBA0_3_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_3_RESET_MASK                  _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_3_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_3_SW_DEFAULT_MASK             _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_3_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA0_3_WRITE_MASK                  _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_3_CLEAR_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_3_TGL_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_3_RSVD0_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTBA0_3_RSVD0_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_RT_ERSTBA0_3_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERSTBA0_3_RSVD0_RANGE                 3:0
#define XUSB_XHCI_RT_ERSTBA0_3_RSVD0_WOFFSET               0
#define XUSB_XHCI_RT_ERSTBA0_3_RSVD0_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_3_ERSTBLO_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_RT_ERSTBA0_3_ERSTBLO_FIELD               (_MK_SHIFT_CONST(0xfffffff) << XUSB_XHCI_RT_ERSTBA0_3_ERSTBLO_SHIFT)
#define XUSB_XHCI_RT_ERSTBA0_3_ERSTBLO_RANGE               31:4
#define XUSB_XHCI_RT_ERSTBA0_3_ERSTBLO_WOFFSET             0
#define XUSB_XHCI_RT_ERSTBA0_3_ERSTBLO_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_3_ERSTBLO_DEFAULT_MASK        (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERSTBA0_3_ERSTBLO_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_3_ERSTBLO_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERSTBA0_3_ERSTBLO_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERSTBA0_4                             _MK_ADDR_CONST(0x200b0)
#define XUSB_XHCI_RT_ERSTBA0_4_SECURE                      0
#define XUSB_XHCI_RT_ERSTBA0_4_WORD_COUNT                  1
#define XUSB_XHCI_RT_ERSTBA0_4_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_4_RESET_MASK                  _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_4_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_4_SW_DEFAULT_MASK             _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_4_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA0_4_WRITE_MASK                  _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_4_CLEAR_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_4_TGL_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_4_RSVD0_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTBA0_4_RSVD0_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_RT_ERSTBA0_4_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERSTBA0_4_RSVD0_RANGE                 3:0
#define XUSB_XHCI_RT_ERSTBA0_4_RSVD0_WOFFSET               0
#define XUSB_XHCI_RT_ERSTBA0_4_RSVD0_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_4_ERSTBLO_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_RT_ERSTBA0_4_ERSTBLO_FIELD               (_MK_SHIFT_CONST(0xfffffff) << XUSB_XHCI_RT_ERSTBA0_4_ERSTBLO_SHIFT)
#define XUSB_XHCI_RT_ERSTBA0_4_ERSTBLO_RANGE               31:4
#define XUSB_XHCI_RT_ERSTBA0_4_ERSTBLO_WOFFSET             0
#define XUSB_XHCI_RT_ERSTBA0_4_ERSTBLO_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_4_ERSTBLO_DEFAULT_MASK        (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERSTBA0_4_ERSTBLO_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_4_ERSTBLO_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERSTBA0_4_ERSTBLO_INIT                _MK_ENUM_CONST(0x00000000)


// 
// //Max interrupters
// Array T_XUSB_XHCI_RT_ERSTBA1[5] (0x00020034+(i)*32)


#define XUSB_XHCI_RT_ERSTBA1_0                             _MK_ADDR_CONST(0x20034)
#define XUSB_XHCI_RT_ERSTBA1_0_SECURE                      0
#define XUSB_XHCI_RT_ERSTBA1_0_WORD_COUNT                  1
#define XUSB_XHCI_RT_ERSTBA1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_0_CLEAR_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_0_TGL_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_SHIFT)
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_RANGE               31:0
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_WOFFSET             0
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERSTBA1_1                             _MK_ADDR_CONST(0x20054)
#define XUSB_XHCI_RT_ERSTBA1_1_SECURE                      0
#define XUSB_XHCI_RT_ERSTBA1_1_WORD_COUNT                  1
#define XUSB_XHCI_RT_ERSTBA1_1_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_1_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_1_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_1_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_1_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_1_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_1_CLEAR_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_1_TGL_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_1_ERSTBHI_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTBA1_1_ERSTBHI_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERSTBA1_1_ERSTBHI_SHIFT)
#define XUSB_XHCI_RT_ERSTBA1_1_ERSTBHI_RANGE               31:0
#define XUSB_XHCI_RT_ERSTBA1_1_ERSTBHI_WOFFSET             0
#define XUSB_XHCI_RT_ERSTBA1_1_ERSTBHI_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA1_1_ERSTBHI_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_1_ERSTBHI_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA1_1_ERSTBHI_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_1_ERSTBHI_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERSTBA1_2                             _MK_ADDR_CONST(0x20074)
#define XUSB_XHCI_RT_ERSTBA1_2_SECURE                      0
#define XUSB_XHCI_RT_ERSTBA1_2_WORD_COUNT                  1
#define XUSB_XHCI_RT_ERSTBA1_2_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_2_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_2_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_2_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_2_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_2_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_2_CLEAR_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_2_TGL_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_2_ERSTBHI_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTBA1_2_ERSTBHI_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERSTBA1_2_ERSTBHI_SHIFT)
#define XUSB_XHCI_RT_ERSTBA1_2_ERSTBHI_RANGE               31:0
#define XUSB_XHCI_RT_ERSTBA1_2_ERSTBHI_WOFFSET             0
#define XUSB_XHCI_RT_ERSTBA1_2_ERSTBHI_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA1_2_ERSTBHI_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_2_ERSTBHI_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA1_2_ERSTBHI_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_2_ERSTBHI_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERSTBA1_3                             _MK_ADDR_CONST(0x20094)
#define XUSB_XHCI_RT_ERSTBA1_3_SECURE                      0
#define XUSB_XHCI_RT_ERSTBA1_3_WORD_COUNT                  1
#define XUSB_XHCI_RT_ERSTBA1_3_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_3_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_3_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_3_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_3_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_3_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_3_CLEAR_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_3_TGL_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_3_ERSTBHI_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTBA1_3_ERSTBHI_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERSTBA1_3_ERSTBHI_SHIFT)
#define XUSB_XHCI_RT_ERSTBA1_3_ERSTBHI_RANGE               31:0
#define XUSB_XHCI_RT_ERSTBA1_3_ERSTBHI_WOFFSET             0
#define XUSB_XHCI_RT_ERSTBA1_3_ERSTBHI_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA1_3_ERSTBHI_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_3_ERSTBHI_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA1_3_ERSTBHI_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_3_ERSTBHI_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERSTBA1_4                             _MK_ADDR_CONST(0x200b4)
#define XUSB_XHCI_RT_ERSTBA1_4_SECURE                      0
#define XUSB_XHCI_RT_ERSTBA1_4_WORD_COUNT                  1
#define XUSB_XHCI_RT_ERSTBA1_4_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_4_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_4_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_4_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_4_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_4_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_4_CLEAR_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_4_TGL_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_4_ERSTBHI_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTBA1_4_ERSTBHI_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERSTBA1_4_ERSTBHI_SHIFT)
#define XUSB_XHCI_RT_ERSTBA1_4_ERSTBHI_RANGE               31:0
#define XUSB_XHCI_RT_ERSTBA1_4_ERSTBHI_WOFFSET             0
#define XUSB_XHCI_RT_ERSTBA1_4_ERSTBHI_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA1_4_ERSTBHI_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_4_ERSTBHI_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA1_4_ERSTBHI_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_4_ERSTBHI_INIT                _MK_ENUM_CONST(0x00000000)


// 
// //Max interrupters
// Array T_XUSB_XHCI_RT_ERDP0[5] (0x00020038+(i)*32)


#define XUSB_XHCI_RT_ERDP0_0                               _MK_ADDR_CONST(0x20038)
#define XUSB_XHCI_RT_ERDP0_0_SECURE                        0
#define XUSB_XHCI_RT_ERDP0_0_WORD_COUNT                    1
#define XUSB_XHCI_RT_ERDP0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_0_CLEAR_MASK                    _MK_MASK_CONST(0x8)
#define XUSB_XHCI_RT_ERDP0_0_TGL_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_0_DESI_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERDP0_0_DESI_FIELD                    (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_RT_ERDP0_0_DESI_SHIFT)
#define XUSB_XHCI_RT_ERDP0_0_DESI_RANGE                    2:0
#define XUSB_XHCI_RT_ERDP0_0_DESI_WOFFSET                  0
#define XUSB_XHCI_RT_ERDP0_0_DESI_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0_DESI_DEFAULT_MASK             (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_RT_ERDP0_0_DESI_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0_DESI_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_RT_ERDP0_0_DESI_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0_EHB_SHIFT                      _MK_SHIFT_CONST(3)
#define XUSB_XHCI_RT_ERDP0_0_EHB_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_ERDP0_0_EHB_SHIFT)
#define XUSB_XHCI_RT_ERDP0_0_EHB_RANGE                     3:3
#define XUSB_XHCI_RT_ERDP0_0_EHB_WOFFSET                   0
#define XUSB_XHCI_RT_ERDP0_0_EHB_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0_EHB_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_ERDP0_0_EHB_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0_EHB_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_ERDP0_0_EHB_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0_EHB_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_ERDP0_0_EHB_CLEAR                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_SHIFT                  _MK_SHIFT_CONST(4)
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_FIELD                 (_MK_SHIFT_CONST(0xfffffff) << XUSB_XHCI_RT_ERDP0_0_DQPTRLO_SHIFT)
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_RANGE                 31:4
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_WOFFSET               0
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_DEFAULT_MASK          (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_INIT                  _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERDP0_1                               _MK_ADDR_CONST(0x20058)
#define XUSB_XHCI_RT_ERDP0_1_SECURE                        0
#define XUSB_XHCI_RT_ERDP0_1_WORD_COUNT                    1
#define XUSB_XHCI_RT_ERDP0_1_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_1_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_1_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_1_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_1_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_1_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_1_CLEAR_MASK                    _MK_MASK_CONST(0x8)
#define XUSB_XHCI_RT_ERDP0_1_TGL_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_1_DESI_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERDP0_1_DESI_FIELD                    (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_RT_ERDP0_1_DESI_SHIFT)
#define XUSB_XHCI_RT_ERDP0_1_DESI_RANGE                    2:0
#define XUSB_XHCI_RT_ERDP0_1_DESI_WOFFSET                  0
#define XUSB_XHCI_RT_ERDP0_1_DESI_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_1_DESI_DEFAULT_MASK             (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_RT_ERDP0_1_DESI_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_1_DESI_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_RT_ERDP0_1_DESI_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_1_EHB_SHIFT                      _MK_SHIFT_CONST(3)
#define XUSB_XHCI_RT_ERDP0_1_EHB_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_ERDP0_1_EHB_SHIFT)
#define XUSB_XHCI_RT_ERDP0_1_EHB_RANGE                     3:3
#define XUSB_XHCI_RT_ERDP0_1_EHB_WOFFSET                   0
#define XUSB_XHCI_RT_ERDP0_1_EHB_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_1_EHB_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_ERDP0_1_EHB_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_1_EHB_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_ERDP0_1_EHB_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_1_EHB_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_ERDP0_1_EHB_CLEAR                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_ERDP0_1_DQPTRLO_SHIFT                  _MK_SHIFT_CONST(4)
#define XUSB_XHCI_RT_ERDP0_1_DQPTRLO_FIELD                 (_MK_SHIFT_CONST(0xfffffff) << XUSB_XHCI_RT_ERDP0_1_DQPTRLO_SHIFT)
#define XUSB_XHCI_RT_ERDP0_1_DQPTRLO_RANGE                 31:4
#define XUSB_XHCI_RT_ERDP0_1_DQPTRLO_WOFFSET               0
#define XUSB_XHCI_RT_ERDP0_1_DQPTRLO_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_1_DQPTRLO_DEFAULT_MASK          (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERDP0_1_DQPTRLO_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_1_DQPTRLO_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERDP0_1_DQPTRLO_INIT                  _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERDP0_2                               _MK_ADDR_CONST(0x20078)
#define XUSB_XHCI_RT_ERDP0_2_SECURE                        0
#define XUSB_XHCI_RT_ERDP0_2_WORD_COUNT                    1
#define XUSB_XHCI_RT_ERDP0_2_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_2_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_2_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_2_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_2_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_2_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_2_CLEAR_MASK                    _MK_MASK_CONST(0x8)
#define XUSB_XHCI_RT_ERDP0_2_TGL_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_2_DESI_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERDP0_2_DESI_FIELD                    (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_RT_ERDP0_2_DESI_SHIFT)
#define XUSB_XHCI_RT_ERDP0_2_DESI_RANGE                    2:0
#define XUSB_XHCI_RT_ERDP0_2_DESI_WOFFSET                  0
#define XUSB_XHCI_RT_ERDP0_2_DESI_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_2_DESI_DEFAULT_MASK             (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_RT_ERDP0_2_DESI_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_2_DESI_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_RT_ERDP0_2_DESI_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_2_EHB_SHIFT                      _MK_SHIFT_CONST(3)
#define XUSB_XHCI_RT_ERDP0_2_EHB_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_ERDP0_2_EHB_SHIFT)
#define XUSB_XHCI_RT_ERDP0_2_EHB_RANGE                     3:3
#define XUSB_XHCI_RT_ERDP0_2_EHB_WOFFSET                   0
#define XUSB_XHCI_RT_ERDP0_2_EHB_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_2_EHB_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_ERDP0_2_EHB_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_2_EHB_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_ERDP0_2_EHB_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_2_EHB_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_ERDP0_2_EHB_CLEAR                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_ERDP0_2_DQPTRLO_SHIFT                  _MK_SHIFT_CONST(4)
#define XUSB_XHCI_RT_ERDP0_2_DQPTRLO_FIELD                 (_MK_SHIFT_CONST(0xfffffff) << XUSB_XHCI_RT_ERDP0_2_DQPTRLO_SHIFT)
#define XUSB_XHCI_RT_ERDP0_2_DQPTRLO_RANGE                 31:4
#define XUSB_XHCI_RT_ERDP0_2_DQPTRLO_WOFFSET               0
#define XUSB_XHCI_RT_ERDP0_2_DQPTRLO_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_2_DQPTRLO_DEFAULT_MASK          (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERDP0_2_DQPTRLO_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_2_DQPTRLO_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERDP0_2_DQPTRLO_INIT                  _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERDP0_3                               _MK_ADDR_CONST(0x20098)
#define XUSB_XHCI_RT_ERDP0_3_SECURE                        0
#define XUSB_XHCI_RT_ERDP0_3_WORD_COUNT                    1
#define XUSB_XHCI_RT_ERDP0_3_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_3_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_3_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_3_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_3_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_3_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_3_CLEAR_MASK                    _MK_MASK_CONST(0x8)
#define XUSB_XHCI_RT_ERDP0_3_TGL_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_3_DESI_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERDP0_3_DESI_FIELD                    (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_RT_ERDP0_3_DESI_SHIFT)
#define XUSB_XHCI_RT_ERDP0_3_DESI_RANGE                    2:0
#define XUSB_XHCI_RT_ERDP0_3_DESI_WOFFSET                  0
#define XUSB_XHCI_RT_ERDP0_3_DESI_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_3_DESI_DEFAULT_MASK             (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_RT_ERDP0_3_DESI_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_3_DESI_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_RT_ERDP0_3_DESI_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_3_EHB_SHIFT                      _MK_SHIFT_CONST(3)
#define XUSB_XHCI_RT_ERDP0_3_EHB_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_ERDP0_3_EHB_SHIFT)
#define XUSB_XHCI_RT_ERDP0_3_EHB_RANGE                     3:3
#define XUSB_XHCI_RT_ERDP0_3_EHB_WOFFSET                   0
#define XUSB_XHCI_RT_ERDP0_3_EHB_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_3_EHB_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_ERDP0_3_EHB_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_3_EHB_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_ERDP0_3_EHB_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_3_EHB_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_ERDP0_3_EHB_CLEAR                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_ERDP0_3_DQPTRLO_SHIFT                  _MK_SHIFT_CONST(4)
#define XUSB_XHCI_RT_ERDP0_3_DQPTRLO_FIELD                 (_MK_SHIFT_CONST(0xfffffff) << XUSB_XHCI_RT_ERDP0_3_DQPTRLO_SHIFT)
#define XUSB_XHCI_RT_ERDP0_3_DQPTRLO_RANGE                 31:4
#define XUSB_XHCI_RT_ERDP0_3_DQPTRLO_WOFFSET               0
#define XUSB_XHCI_RT_ERDP0_3_DQPTRLO_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_3_DQPTRLO_DEFAULT_MASK          (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERDP0_3_DQPTRLO_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_3_DQPTRLO_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERDP0_3_DQPTRLO_INIT                  _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERDP0_4                               _MK_ADDR_CONST(0x200b8)
#define XUSB_XHCI_RT_ERDP0_4_SECURE                        0
#define XUSB_XHCI_RT_ERDP0_4_WORD_COUNT                    1
#define XUSB_XHCI_RT_ERDP0_4_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_4_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_4_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_4_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_4_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_4_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_4_CLEAR_MASK                    _MK_MASK_CONST(0x8)
#define XUSB_XHCI_RT_ERDP0_4_TGL_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_4_DESI_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERDP0_4_DESI_FIELD                    (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_RT_ERDP0_4_DESI_SHIFT)
#define XUSB_XHCI_RT_ERDP0_4_DESI_RANGE                    2:0
#define XUSB_XHCI_RT_ERDP0_4_DESI_WOFFSET                  0
#define XUSB_XHCI_RT_ERDP0_4_DESI_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_4_DESI_DEFAULT_MASK             (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_RT_ERDP0_4_DESI_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_4_DESI_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_RT_ERDP0_4_DESI_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_4_EHB_SHIFT                      _MK_SHIFT_CONST(3)
#define XUSB_XHCI_RT_ERDP0_4_EHB_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_ERDP0_4_EHB_SHIFT)
#define XUSB_XHCI_RT_ERDP0_4_EHB_RANGE                     3:3
#define XUSB_XHCI_RT_ERDP0_4_EHB_WOFFSET                   0
#define XUSB_XHCI_RT_ERDP0_4_EHB_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_4_EHB_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_ERDP0_4_EHB_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_4_EHB_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_ERDP0_4_EHB_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_4_EHB_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_ERDP0_4_EHB_CLEAR                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_ERDP0_4_DQPTRLO_SHIFT                  _MK_SHIFT_CONST(4)
#define XUSB_XHCI_RT_ERDP0_4_DQPTRLO_FIELD                 (_MK_SHIFT_CONST(0xfffffff) << XUSB_XHCI_RT_ERDP0_4_DQPTRLO_SHIFT)
#define XUSB_XHCI_RT_ERDP0_4_DQPTRLO_RANGE                 31:4
#define XUSB_XHCI_RT_ERDP0_4_DQPTRLO_WOFFSET               0
#define XUSB_XHCI_RT_ERDP0_4_DQPTRLO_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_4_DQPTRLO_DEFAULT_MASK          (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERDP0_4_DQPTRLO_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_4_DQPTRLO_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERDP0_4_DQPTRLO_INIT                  _MK_ENUM_CONST(0x00000000)


// 
// //Max interrupters
// Array T_XUSB_XHCI_RT_ERDP1[5] (0x0002003C+(i)*32)


#define XUSB_XHCI_RT_ERDP1_0                               _MK_ADDR_CONST(0x2003c)
#define XUSB_XHCI_RT_ERDP1_0_SECURE                        0
#define XUSB_XHCI_RT_ERDP1_0_WORD_COUNT                    1
#define XUSB_XHCI_RT_ERDP1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_0_CLEAR_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_0_TGL_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERDP1_0_DQPTRHI_SHIFT)
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_RANGE                 31:0
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_WOFFSET               0
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_DEFAULT_MASK          (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_INIT                  _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERDP1_1                               _MK_ADDR_CONST(0x2005c)
#define XUSB_XHCI_RT_ERDP1_1_SECURE                        0
#define XUSB_XHCI_RT_ERDP1_1_WORD_COUNT                    1
#define XUSB_XHCI_RT_ERDP1_1_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_1_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_1_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_1_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_1_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_1_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_1_CLEAR_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_1_TGL_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_1_DQPTRHI_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERDP1_1_DQPTRHI_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERDP1_1_DQPTRHI_SHIFT)
#define XUSB_XHCI_RT_ERDP1_1_DQPTRHI_RANGE                 31:0
#define XUSB_XHCI_RT_ERDP1_1_DQPTRHI_WOFFSET               0
#define XUSB_XHCI_RT_ERDP1_1_DQPTRHI_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP1_1_DQPTRHI_DEFAULT_MASK          (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_1_DQPTRHI_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP1_1_DQPTRHI_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_1_DQPTRHI_INIT                  _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERDP1_2                               _MK_ADDR_CONST(0x2007c)
#define XUSB_XHCI_RT_ERDP1_2_SECURE                        0
#define XUSB_XHCI_RT_ERDP1_2_WORD_COUNT                    1
#define XUSB_XHCI_RT_ERDP1_2_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_2_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_2_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_2_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_2_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_2_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_2_CLEAR_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_2_TGL_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_2_DQPTRHI_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERDP1_2_DQPTRHI_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERDP1_2_DQPTRHI_SHIFT)
#define XUSB_XHCI_RT_ERDP1_2_DQPTRHI_RANGE                 31:0
#define XUSB_XHCI_RT_ERDP1_2_DQPTRHI_WOFFSET               0
#define XUSB_XHCI_RT_ERDP1_2_DQPTRHI_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP1_2_DQPTRHI_DEFAULT_MASK          (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_2_DQPTRHI_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP1_2_DQPTRHI_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_2_DQPTRHI_INIT                  _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERDP1_3                               _MK_ADDR_CONST(0x2009c)
#define XUSB_XHCI_RT_ERDP1_3_SECURE                        0
#define XUSB_XHCI_RT_ERDP1_3_WORD_COUNT                    1
#define XUSB_XHCI_RT_ERDP1_3_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_3_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_3_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_3_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_3_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_3_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_3_CLEAR_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_3_TGL_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_3_DQPTRHI_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERDP1_3_DQPTRHI_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERDP1_3_DQPTRHI_SHIFT)
#define XUSB_XHCI_RT_ERDP1_3_DQPTRHI_RANGE                 31:0
#define XUSB_XHCI_RT_ERDP1_3_DQPTRHI_WOFFSET               0
#define XUSB_XHCI_RT_ERDP1_3_DQPTRHI_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP1_3_DQPTRHI_DEFAULT_MASK          (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_3_DQPTRHI_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP1_3_DQPTRHI_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_3_DQPTRHI_INIT                  _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_RT_ERDP1_4                               _MK_ADDR_CONST(0x200bc)
#define XUSB_XHCI_RT_ERDP1_4_SECURE                        0
#define XUSB_XHCI_RT_ERDP1_4_WORD_COUNT                    1
#define XUSB_XHCI_RT_ERDP1_4_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_4_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_4_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_4_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_4_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_4_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_4_CLEAR_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_4_TGL_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_4_DQPTRHI_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERDP1_4_DQPTRHI_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERDP1_4_DQPTRHI_SHIFT)
#define XUSB_XHCI_RT_ERDP1_4_DQPTRHI_RANGE                 31:0
#define XUSB_XHCI_RT_ERDP1_4_DQPTRHI_WOFFSET               0
#define XUSB_XHCI_RT_ERDP1_4_DQPTRHI_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP1_4_DQPTRHI_DEFAULT_MASK          (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_4_DQPTRHI_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP1_4_DQPTRHI_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_4_DQPTRHI_INIT                  _MK_ENUM_CONST(0x00000000)


// 
// //Maxslots
// Array T_XUSB_XHCI_DB[256] (0x00030000+(i)*4)


#define XUSB_XHCI_DB_0                                     _MK_ADDR_CONST(0x30000)
#define XUSB_XHCI_DB_0_SECURE                              0
#define XUSB_XHCI_DB_0_WORD_COUNT                          1
#define XUSB_XHCI_DB_0_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_0_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_0_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_0_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_0_CLEAR_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_0_TGL_MASK                            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_0_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_0_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_0_TARGET_SHIFT)
#define XUSB_XHCI_DB_0_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_0_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_0_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_0_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_0_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_0_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_0_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_0_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_0_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_0_RSVD0_SHIFT)
#define XUSB_XHCI_DB_0_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_0_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_0_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_0_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_0_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_0_STREAMID_SHIFT)
#define XUSB_XHCI_DB_0_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_0_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_0_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_0_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_0_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_0_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_0_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_1                                     _MK_ADDR_CONST(0x30004)
#define XUSB_XHCI_DB_1_SECURE                              0
#define XUSB_XHCI_DB_1_WORD_COUNT                          1
#define XUSB_XHCI_DB_1_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_1_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_1_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_1_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_1_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_1_CLEAR_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_1_TGL_MASK                            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_1_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_1_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_1_TARGET_SHIFT)
#define XUSB_XHCI_DB_1_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_1_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_1_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_1_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_1_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_1_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_1_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_1_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_1_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_1_RSVD0_SHIFT)
#define XUSB_XHCI_DB_1_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_1_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_1_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_1_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_1_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_1_STREAMID_SHIFT)
#define XUSB_XHCI_DB_1_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_1_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_1_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_1_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_1_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_1_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_1_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_2                                     _MK_ADDR_CONST(0x30008)
#define XUSB_XHCI_DB_2_SECURE                              0
#define XUSB_XHCI_DB_2_WORD_COUNT                          1
#define XUSB_XHCI_DB_2_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_2_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_2_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_2_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_2_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_2_CLEAR_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_2_TGL_MASK                            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_2_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_2_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_2_TARGET_SHIFT)
#define XUSB_XHCI_DB_2_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_2_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_2_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_2_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_2_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_2_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_2_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_2_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_2_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_2_RSVD0_SHIFT)
#define XUSB_XHCI_DB_2_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_2_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_2_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_2_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_2_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_2_STREAMID_SHIFT)
#define XUSB_XHCI_DB_2_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_2_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_2_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_2_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_2_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_2_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_2_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_3                                     _MK_ADDR_CONST(0x3000c)
#define XUSB_XHCI_DB_3_SECURE                              0
#define XUSB_XHCI_DB_3_WORD_COUNT                          1
#define XUSB_XHCI_DB_3_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_3_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_3_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_3_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_3_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_3_CLEAR_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_3_TGL_MASK                            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_3_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_3_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_3_TARGET_SHIFT)
#define XUSB_XHCI_DB_3_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_3_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_3_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_3_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_3_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_3_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_3_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_3_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_3_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_3_RSVD0_SHIFT)
#define XUSB_XHCI_DB_3_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_3_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_3_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_3_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_3_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_3_STREAMID_SHIFT)
#define XUSB_XHCI_DB_3_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_3_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_3_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_3_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_3_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_3_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_3_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_4                                     _MK_ADDR_CONST(0x30010)
#define XUSB_XHCI_DB_4_SECURE                              0
#define XUSB_XHCI_DB_4_WORD_COUNT                          1
#define XUSB_XHCI_DB_4_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_4_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_4_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_4_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_4_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_4_CLEAR_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_4_TGL_MASK                            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_4_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_4_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_4_TARGET_SHIFT)
#define XUSB_XHCI_DB_4_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_4_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_4_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_4_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_4_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_4_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_4_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_4_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_4_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_4_RSVD0_SHIFT)
#define XUSB_XHCI_DB_4_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_4_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_4_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_4_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_4_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_4_STREAMID_SHIFT)
#define XUSB_XHCI_DB_4_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_4_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_4_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_4_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_4_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_4_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_4_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_5                                     _MK_ADDR_CONST(0x30014)
#define XUSB_XHCI_DB_5_SECURE                              0
#define XUSB_XHCI_DB_5_WORD_COUNT                          1
#define XUSB_XHCI_DB_5_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_5_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_5_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_5_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_5_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_5_CLEAR_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_5_TGL_MASK                            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_5_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_5_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_5_TARGET_SHIFT)
#define XUSB_XHCI_DB_5_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_5_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_5_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_5_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_5_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_5_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_5_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_5_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_5_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_5_RSVD0_SHIFT)
#define XUSB_XHCI_DB_5_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_5_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_5_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_5_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_5_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_5_STREAMID_SHIFT)
#define XUSB_XHCI_DB_5_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_5_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_5_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_5_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_5_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_5_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_5_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_6                                     _MK_ADDR_CONST(0x30018)
#define XUSB_XHCI_DB_6_SECURE                              0
#define XUSB_XHCI_DB_6_WORD_COUNT                          1
#define XUSB_XHCI_DB_6_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_6_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_6_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_6_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_6_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_6_CLEAR_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_6_TGL_MASK                            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_6_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_6_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_6_TARGET_SHIFT)
#define XUSB_XHCI_DB_6_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_6_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_6_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_6_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_6_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_6_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_6_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_6_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_6_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_6_RSVD0_SHIFT)
#define XUSB_XHCI_DB_6_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_6_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_6_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_6_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_6_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_6_STREAMID_SHIFT)
#define XUSB_XHCI_DB_6_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_6_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_6_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_6_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_6_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_6_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_6_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_7                                     _MK_ADDR_CONST(0x3001c)
#define XUSB_XHCI_DB_7_SECURE                              0
#define XUSB_XHCI_DB_7_WORD_COUNT                          1
#define XUSB_XHCI_DB_7_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_7_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_7_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_7_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_7_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_7_CLEAR_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_7_TGL_MASK                            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_7_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_7_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_7_TARGET_SHIFT)
#define XUSB_XHCI_DB_7_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_7_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_7_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_7_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_7_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_7_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_7_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_7_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_7_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_7_RSVD0_SHIFT)
#define XUSB_XHCI_DB_7_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_7_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_7_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_7_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_7_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_7_STREAMID_SHIFT)
#define XUSB_XHCI_DB_7_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_7_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_7_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_7_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_7_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_7_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_7_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_8                                     _MK_ADDR_CONST(0x30020)
#define XUSB_XHCI_DB_8_SECURE                              0
#define XUSB_XHCI_DB_8_WORD_COUNT                          1
#define XUSB_XHCI_DB_8_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_8_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_8_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_8_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_8_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_8_CLEAR_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_8_TGL_MASK                            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_8_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_8_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_8_TARGET_SHIFT)
#define XUSB_XHCI_DB_8_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_8_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_8_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_8_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_8_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_8_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_8_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_8_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_8_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_8_RSVD0_SHIFT)
#define XUSB_XHCI_DB_8_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_8_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_8_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_8_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_8_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_8_STREAMID_SHIFT)
#define XUSB_XHCI_DB_8_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_8_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_8_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_8_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_8_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_8_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_8_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_9                                     _MK_ADDR_CONST(0x30024)
#define XUSB_XHCI_DB_9_SECURE                              0
#define XUSB_XHCI_DB_9_WORD_COUNT                          1
#define XUSB_XHCI_DB_9_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_9_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_9_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_9_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_9_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_9_CLEAR_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_9_TGL_MASK                            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_9_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_9_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_9_TARGET_SHIFT)
#define XUSB_XHCI_DB_9_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_9_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_9_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_9_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_9_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_9_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_9_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_9_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_9_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_9_RSVD0_SHIFT)
#define XUSB_XHCI_DB_9_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_9_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_9_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_9_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_9_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_9_STREAMID_SHIFT)
#define XUSB_XHCI_DB_9_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_9_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_9_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_9_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_9_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_9_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_9_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_10                                    _MK_ADDR_CONST(0x30028)
#define XUSB_XHCI_DB_10_SECURE                             0
#define XUSB_XHCI_DB_10_WORD_COUNT                         1
#define XUSB_XHCI_DB_10_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_10_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_10_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_10_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_10_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_10_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_10_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_10_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_10_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_10_TARGET_SHIFT)
#define XUSB_XHCI_DB_10_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_10_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_10_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_10_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_10_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_10_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_10_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_10_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_10_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_10_RSVD0_SHIFT)
#define XUSB_XHCI_DB_10_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_10_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_10_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_10_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_10_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_10_STREAMID_SHIFT)
#define XUSB_XHCI_DB_10_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_10_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_10_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_10_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_10_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_10_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_10_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_11                                    _MK_ADDR_CONST(0x3002c)
#define XUSB_XHCI_DB_11_SECURE                             0
#define XUSB_XHCI_DB_11_WORD_COUNT                         1
#define XUSB_XHCI_DB_11_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_11_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_11_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_11_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_11_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_11_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_11_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_11_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_11_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_11_TARGET_SHIFT)
#define XUSB_XHCI_DB_11_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_11_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_11_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_11_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_11_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_11_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_11_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_11_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_11_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_11_RSVD0_SHIFT)
#define XUSB_XHCI_DB_11_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_11_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_11_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_11_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_11_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_11_STREAMID_SHIFT)
#define XUSB_XHCI_DB_11_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_11_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_11_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_11_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_11_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_11_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_11_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_12                                    _MK_ADDR_CONST(0x30030)
#define XUSB_XHCI_DB_12_SECURE                             0
#define XUSB_XHCI_DB_12_WORD_COUNT                         1
#define XUSB_XHCI_DB_12_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_12_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_12_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_12_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_12_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_12_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_12_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_12_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_12_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_12_TARGET_SHIFT)
#define XUSB_XHCI_DB_12_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_12_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_12_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_12_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_12_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_12_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_12_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_12_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_12_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_12_RSVD0_SHIFT)
#define XUSB_XHCI_DB_12_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_12_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_12_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_12_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_12_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_12_STREAMID_SHIFT)
#define XUSB_XHCI_DB_12_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_12_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_12_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_12_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_12_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_12_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_12_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_13                                    _MK_ADDR_CONST(0x30034)
#define XUSB_XHCI_DB_13_SECURE                             0
#define XUSB_XHCI_DB_13_WORD_COUNT                         1
#define XUSB_XHCI_DB_13_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_13_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_13_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_13_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_13_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_13_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_13_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_13_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_13_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_13_TARGET_SHIFT)
#define XUSB_XHCI_DB_13_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_13_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_13_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_13_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_13_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_13_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_13_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_13_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_13_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_13_RSVD0_SHIFT)
#define XUSB_XHCI_DB_13_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_13_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_13_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_13_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_13_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_13_STREAMID_SHIFT)
#define XUSB_XHCI_DB_13_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_13_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_13_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_13_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_13_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_13_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_13_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_14                                    _MK_ADDR_CONST(0x30038)
#define XUSB_XHCI_DB_14_SECURE                             0
#define XUSB_XHCI_DB_14_WORD_COUNT                         1
#define XUSB_XHCI_DB_14_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_14_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_14_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_14_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_14_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_14_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_14_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_14_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_14_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_14_TARGET_SHIFT)
#define XUSB_XHCI_DB_14_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_14_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_14_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_14_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_14_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_14_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_14_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_14_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_14_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_14_RSVD0_SHIFT)
#define XUSB_XHCI_DB_14_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_14_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_14_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_14_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_14_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_14_STREAMID_SHIFT)
#define XUSB_XHCI_DB_14_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_14_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_14_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_14_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_14_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_14_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_14_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_15                                    _MK_ADDR_CONST(0x3003c)
#define XUSB_XHCI_DB_15_SECURE                             0
#define XUSB_XHCI_DB_15_WORD_COUNT                         1
#define XUSB_XHCI_DB_15_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_15_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_15_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_15_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_15_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_15_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_15_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_15_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_15_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_15_TARGET_SHIFT)
#define XUSB_XHCI_DB_15_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_15_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_15_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_15_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_15_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_15_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_15_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_15_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_15_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_15_RSVD0_SHIFT)
#define XUSB_XHCI_DB_15_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_15_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_15_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_15_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_15_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_15_STREAMID_SHIFT)
#define XUSB_XHCI_DB_15_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_15_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_15_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_15_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_15_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_15_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_15_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_16                                    _MK_ADDR_CONST(0x30040)
#define XUSB_XHCI_DB_16_SECURE                             0
#define XUSB_XHCI_DB_16_WORD_COUNT                         1
#define XUSB_XHCI_DB_16_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_16_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_16_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_16_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_16_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_16_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_16_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_16_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_16_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_16_TARGET_SHIFT)
#define XUSB_XHCI_DB_16_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_16_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_16_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_16_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_16_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_16_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_16_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_16_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_16_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_16_RSVD0_SHIFT)
#define XUSB_XHCI_DB_16_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_16_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_16_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_16_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_16_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_16_STREAMID_SHIFT)
#define XUSB_XHCI_DB_16_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_16_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_16_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_16_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_16_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_16_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_16_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_17                                    _MK_ADDR_CONST(0x30044)
#define XUSB_XHCI_DB_17_SECURE                             0
#define XUSB_XHCI_DB_17_WORD_COUNT                         1
#define XUSB_XHCI_DB_17_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_17_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_17_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_17_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_17_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_17_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_17_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_17_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_17_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_17_TARGET_SHIFT)
#define XUSB_XHCI_DB_17_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_17_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_17_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_17_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_17_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_17_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_17_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_17_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_17_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_17_RSVD0_SHIFT)
#define XUSB_XHCI_DB_17_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_17_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_17_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_17_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_17_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_17_STREAMID_SHIFT)
#define XUSB_XHCI_DB_17_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_17_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_17_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_17_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_17_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_17_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_17_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_18                                    _MK_ADDR_CONST(0x30048)
#define XUSB_XHCI_DB_18_SECURE                             0
#define XUSB_XHCI_DB_18_WORD_COUNT                         1
#define XUSB_XHCI_DB_18_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_18_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_18_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_18_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_18_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_18_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_18_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_18_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_18_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_18_TARGET_SHIFT)
#define XUSB_XHCI_DB_18_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_18_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_18_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_18_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_18_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_18_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_18_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_18_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_18_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_18_RSVD0_SHIFT)
#define XUSB_XHCI_DB_18_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_18_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_18_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_18_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_18_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_18_STREAMID_SHIFT)
#define XUSB_XHCI_DB_18_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_18_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_18_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_18_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_18_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_18_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_18_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_19                                    _MK_ADDR_CONST(0x3004c)
#define XUSB_XHCI_DB_19_SECURE                             0
#define XUSB_XHCI_DB_19_WORD_COUNT                         1
#define XUSB_XHCI_DB_19_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_19_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_19_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_19_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_19_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_19_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_19_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_19_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_19_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_19_TARGET_SHIFT)
#define XUSB_XHCI_DB_19_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_19_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_19_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_19_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_19_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_19_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_19_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_19_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_19_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_19_RSVD0_SHIFT)
#define XUSB_XHCI_DB_19_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_19_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_19_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_19_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_19_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_19_STREAMID_SHIFT)
#define XUSB_XHCI_DB_19_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_19_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_19_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_19_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_19_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_19_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_19_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_20                                    _MK_ADDR_CONST(0x30050)
#define XUSB_XHCI_DB_20_SECURE                             0
#define XUSB_XHCI_DB_20_WORD_COUNT                         1
#define XUSB_XHCI_DB_20_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_20_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_20_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_20_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_20_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_20_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_20_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_20_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_20_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_20_TARGET_SHIFT)
#define XUSB_XHCI_DB_20_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_20_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_20_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_20_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_20_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_20_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_20_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_20_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_20_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_20_RSVD0_SHIFT)
#define XUSB_XHCI_DB_20_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_20_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_20_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_20_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_20_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_20_STREAMID_SHIFT)
#define XUSB_XHCI_DB_20_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_20_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_20_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_20_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_20_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_20_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_20_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_21                                    _MK_ADDR_CONST(0x30054)
#define XUSB_XHCI_DB_21_SECURE                             0
#define XUSB_XHCI_DB_21_WORD_COUNT                         1
#define XUSB_XHCI_DB_21_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_21_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_21_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_21_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_21_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_21_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_21_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_21_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_21_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_21_TARGET_SHIFT)
#define XUSB_XHCI_DB_21_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_21_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_21_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_21_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_21_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_21_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_21_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_21_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_21_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_21_RSVD0_SHIFT)
#define XUSB_XHCI_DB_21_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_21_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_21_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_21_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_21_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_21_STREAMID_SHIFT)
#define XUSB_XHCI_DB_21_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_21_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_21_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_21_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_21_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_21_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_21_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_22                                    _MK_ADDR_CONST(0x30058)
#define XUSB_XHCI_DB_22_SECURE                             0
#define XUSB_XHCI_DB_22_WORD_COUNT                         1
#define XUSB_XHCI_DB_22_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_22_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_22_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_22_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_22_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_22_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_22_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_22_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_22_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_22_TARGET_SHIFT)
#define XUSB_XHCI_DB_22_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_22_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_22_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_22_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_22_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_22_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_22_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_22_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_22_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_22_RSVD0_SHIFT)
#define XUSB_XHCI_DB_22_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_22_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_22_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_22_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_22_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_22_STREAMID_SHIFT)
#define XUSB_XHCI_DB_22_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_22_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_22_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_22_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_22_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_22_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_22_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_23                                    _MK_ADDR_CONST(0x3005c)
#define XUSB_XHCI_DB_23_SECURE                             0
#define XUSB_XHCI_DB_23_WORD_COUNT                         1
#define XUSB_XHCI_DB_23_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_23_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_23_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_23_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_23_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_23_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_23_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_23_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_23_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_23_TARGET_SHIFT)
#define XUSB_XHCI_DB_23_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_23_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_23_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_23_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_23_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_23_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_23_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_23_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_23_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_23_RSVD0_SHIFT)
#define XUSB_XHCI_DB_23_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_23_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_23_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_23_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_23_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_23_STREAMID_SHIFT)
#define XUSB_XHCI_DB_23_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_23_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_23_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_23_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_23_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_23_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_23_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_24                                    _MK_ADDR_CONST(0x30060)
#define XUSB_XHCI_DB_24_SECURE                             0
#define XUSB_XHCI_DB_24_WORD_COUNT                         1
#define XUSB_XHCI_DB_24_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_24_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_24_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_24_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_24_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_24_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_24_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_24_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_24_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_24_TARGET_SHIFT)
#define XUSB_XHCI_DB_24_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_24_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_24_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_24_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_24_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_24_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_24_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_24_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_24_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_24_RSVD0_SHIFT)
#define XUSB_XHCI_DB_24_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_24_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_24_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_24_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_24_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_24_STREAMID_SHIFT)
#define XUSB_XHCI_DB_24_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_24_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_24_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_24_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_24_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_24_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_24_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_25                                    _MK_ADDR_CONST(0x30064)
#define XUSB_XHCI_DB_25_SECURE                             0
#define XUSB_XHCI_DB_25_WORD_COUNT                         1
#define XUSB_XHCI_DB_25_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_25_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_25_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_25_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_25_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_25_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_25_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_25_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_25_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_25_TARGET_SHIFT)
#define XUSB_XHCI_DB_25_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_25_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_25_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_25_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_25_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_25_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_25_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_25_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_25_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_25_RSVD0_SHIFT)
#define XUSB_XHCI_DB_25_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_25_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_25_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_25_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_25_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_25_STREAMID_SHIFT)
#define XUSB_XHCI_DB_25_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_25_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_25_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_25_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_25_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_25_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_25_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_26                                    _MK_ADDR_CONST(0x30068)
#define XUSB_XHCI_DB_26_SECURE                             0
#define XUSB_XHCI_DB_26_WORD_COUNT                         1
#define XUSB_XHCI_DB_26_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_26_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_26_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_26_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_26_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_26_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_26_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_26_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_26_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_26_TARGET_SHIFT)
#define XUSB_XHCI_DB_26_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_26_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_26_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_26_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_26_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_26_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_26_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_26_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_26_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_26_RSVD0_SHIFT)
#define XUSB_XHCI_DB_26_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_26_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_26_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_26_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_26_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_26_STREAMID_SHIFT)
#define XUSB_XHCI_DB_26_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_26_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_26_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_26_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_26_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_26_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_26_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_27                                    _MK_ADDR_CONST(0x3006c)
#define XUSB_XHCI_DB_27_SECURE                             0
#define XUSB_XHCI_DB_27_WORD_COUNT                         1
#define XUSB_XHCI_DB_27_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_27_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_27_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_27_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_27_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_27_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_27_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_27_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_27_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_27_TARGET_SHIFT)
#define XUSB_XHCI_DB_27_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_27_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_27_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_27_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_27_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_27_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_27_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_27_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_27_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_27_RSVD0_SHIFT)
#define XUSB_XHCI_DB_27_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_27_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_27_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_27_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_27_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_27_STREAMID_SHIFT)
#define XUSB_XHCI_DB_27_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_27_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_27_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_27_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_27_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_27_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_27_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_28                                    _MK_ADDR_CONST(0x30070)
#define XUSB_XHCI_DB_28_SECURE                             0
#define XUSB_XHCI_DB_28_WORD_COUNT                         1
#define XUSB_XHCI_DB_28_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_28_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_28_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_28_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_28_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_28_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_28_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_28_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_28_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_28_TARGET_SHIFT)
#define XUSB_XHCI_DB_28_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_28_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_28_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_28_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_28_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_28_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_28_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_28_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_28_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_28_RSVD0_SHIFT)
#define XUSB_XHCI_DB_28_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_28_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_28_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_28_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_28_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_28_STREAMID_SHIFT)
#define XUSB_XHCI_DB_28_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_28_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_28_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_28_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_28_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_28_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_28_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_29                                    _MK_ADDR_CONST(0x30074)
#define XUSB_XHCI_DB_29_SECURE                             0
#define XUSB_XHCI_DB_29_WORD_COUNT                         1
#define XUSB_XHCI_DB_29_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_29_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_29_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_29_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_29_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_29_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_29_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_29_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_29_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_29_TARGET_SHIFT)
#define XUSB_XHCI_DB_29_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_29_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_29_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_29_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_29_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_29_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_29_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_29_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_29_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_29_RSVD0_SHIFT)
#define XUSB_XHCI_DB_29_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_29_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_29_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_29_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_29_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_29_STREAMID_SHIFT)
#define XUSB_XHCI_DB_29_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_29_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_29_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_29_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_29_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_29_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_29_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_30                                    _MK_ADDR_CONST(0x30078)
#define XUSB_XHCI_DB_30_SECURE                             0
#define XUSB_XHCI_DB_30_WORD_COUNT                         1
#define XUSB_XHCI_DB_30_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_30_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_30_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_30_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_30_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_30_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_30_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_30_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_30_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_30_TARGET_SHIFT)
#define XUSB_XHCI_DB_30_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_30_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_30_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_30_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_30_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_30_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_30_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_30_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_30_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_30_RSVD0_SHIFT)
#define XUSB_XHCI_DB_30_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_30_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_30_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_30_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_30_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_30_STREAMID_SHIFT)
#define XUSB_XHCI_DB_30_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_30_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_30_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_30_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_30_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_30_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_30_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_31                                    _MK_ADDR_CONST(0x3007c)
#define XUSB_XHCI_DB_31_SECURE                             0
#define XUSB_XHCI_DB_31_WORD_COUNT                         1
#define XUSB_XHCI_DB_31_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_31_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_31_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_31_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_31_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_31_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_31_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_31_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_31_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_31_TARGET_SHIFT)
#define XUSB_XHCI_DB_31_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_31_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_31_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_31_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_31_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_31_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_31_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_31_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_31_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_31_RSVD0_SHIFT)
#define XUSB_XHCI_DB_31_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_31_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_31_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_31_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_31_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_31_STREAMID_SHIFT)
#define XUSB_XHCI_DB_31_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_31_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_31_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_31_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_31_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_31_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_31_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_32                                    _MK_ADDR_CONST(0x30080)
#define XUSB_XHCI_DB_32_SECURE                             0
#define XUSB_XHCI_DB_32_WORD_COUNT                         1
#define XUSB_XHCI_DB_32_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_32_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_32_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_32_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_32_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_32_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_32_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_32_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_32_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_32_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_32_TARGET_SHIFT)
#define XUSB_XHCI_DB_32_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_32_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_32_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_32_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_32_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_32_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_32_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_32_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_32_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_32_RSVD0_SHIFT)
#define XUSB_XHCI_DB_32_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_32_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_32_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_32_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_32_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_32_STREAMID_SHIFT)
#define XUSB_XHCI_DB_32_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_32_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_32_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_32_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_32_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_32_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_32_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_33                                    _MK_ADDR_CONST(0x30084)
#define XUSB_XHCI_DB_33_SECURE                             0
#define XUSB_XHCI_DB_33_WORD_COUNT                         1
#define XUSB_XHCI_DB_33_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_33_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_33_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_33_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_33_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_33_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_33_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_33_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_33_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_33_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_33_TARGET_SHIFT)
#define XUSB_XHCI_DB_33_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_33_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_33_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_33_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_33_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_33_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_33_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_33_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_33_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_33_RSVD0_SHIFT)
#define XUSB_XHCI_DB_33_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_33_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_33_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_33_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_33_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_33_STREAMID_SHIFT)
#define XUSB_XHCI_DB_33_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_33_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_33_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_33_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_33_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_33_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_33_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_34                                    _MK_ADDR_CONST(0x30088)
#define XUSB_XHCI_DB_34_SECURE                             0
#define XUSB_XHCI_DB_34_WORD_COUNT                         1
#define XUSB_XHCI_DB_34_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_34_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_34_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_34_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_34_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_34_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_34_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_34_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_34_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_34_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_34_TARGET_SHIFT)
#define XUSB_XHCI_DB_34_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_34_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_34_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_34_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_34_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_34_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_34_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_34_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_34_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_34_RSVD0_SHIFT)
#define XUSB_XHCI_DB_34_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_34_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_34_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_34_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_34_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_34_STREAMID_SHIFT)
#define XUSB_XHCI_DB_34_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_34_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_34_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_34_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_34_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_34_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_34_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_35                                    _MK_ADDR_CONST(0x3008c)
#define XUSB_XHCI_DB_35_SECURE                             0
#define XUSB_XHCI_DB_35_WORD_COUNT                         1
#define XUSB_XHCI_DB_35_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_35_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_35_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_35_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_35_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_35_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_35_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_35_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_35_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_35_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_35_TARGET_SHIFT)
#define XUSB_XHCI_DB_35_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_35_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_35_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_35_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_35_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_35_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_35_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_35_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_35_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_35_RSVD0_SHIFT)
#define XUSB_XHCI_DB_35_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_35_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_35_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_35_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_35_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_35_STREAMID_SHIFT)
#define XUSB_XHCI_DB_35_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_35_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_35_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_35_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_35_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_35_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_35_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_36                                    _MK_ADDR_CONST(0x30090)
#define XUSB_XHCI_DB_36_SECURE                             0
#define XUSB_XHCI_DB_36_WORD_COUNT                         1
#define XUSB_XHCI_DB_36_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_36_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_36_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_36_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_36_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_36_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_36_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_36_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_36_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_36_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_36_TARGET_SHIFT)
#define XUSB_XHCI_DB_36_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_36_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_36_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_36_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_36_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_36_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_36_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_36_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_36_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_36_RSVD0_SHIFT)
#define XUSB_XHCI_DB_36_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_36_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_36_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_36_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_36_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_36_STREAMID_SHIFT)
#define XUSB_XHCI_DB_36_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_36_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_36_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_36_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_36_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_36_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_36_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_37                                    _MK_ADDR_CONST(0x30094)
#define XUSB_XHCI_DB_37_SECURE                             0
#define XUSB_XHCI_DB_37_WORD_COUNT                         1
#define XUSB_XHCI_DB_37_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_37_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_37_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_37_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_37_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_37_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_37_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_37_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_37_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_37_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_37_TARGET_SHIFT)
#define XUSB_XHCI_DB_37_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_37_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_37_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_37_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_37_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_37_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_37_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_37_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_37_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_37_RSVD0_SHIFT)
#define XUSB_XHCI_DB_37_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_37_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_37_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_37_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_37_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_37_STREAMID_SHIFT)
#define XUSB_XHCI_DB_37_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_37_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_37_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_37_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_37_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_37_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_37_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_38                                    _MK_ADDR_CONST(0x30098)
#define XUSB_XHCI_DB_38_SECURE                             0
#define XUSB_XHCI_DB_38_WORD_COUNT                         1
#define XUSB_XHCI_DB_38_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_38_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_38_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_38_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_38_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_38_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_38_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_38_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_38_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_38_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_38_TARGET_SHIFT)
#define XUSB_XHCI_DB_38_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_38_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_38_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_38_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_38_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_38_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_38_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_38_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_38_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_38_RSVD0_SHIFT)
#define XUSB_XHCI_DB_38_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_38_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_38_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_38_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_38_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_38_STREAMID_SHIFT)
#define XUSB_XHCI_DB_38_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_38_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_38_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_38_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_38_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_38_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_38_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_39                                    _MK_ADDR_CONST(0x3009c)
#define XUSB_XHCI_DB_39_SECURE                             0
#define XUSB_XHCI_DB_39_WORD_COUNT                         1
#define XUSB_XHCI_DB_39_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_39_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_39_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_39_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_39_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_39_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_39_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_39_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_39_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_39_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_39_TARGET_SHIFT)
#define XUSB_XHCI_DB_39_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_39_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_39_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_39_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_39_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_39_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_39_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_39_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_39_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_39_RSVD0_SHIFT)
#define XUSB_XHCI_DB_39_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_39_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_39_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_39_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_39_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_39_STREAMID_SHIFT)
#define XUSB_XHCI_DB_39_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_39_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_39_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_39_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_39_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_39_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_39_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_40                                    _MK_ADDR_CONST(0x300a0)
#define XUSB_XHCI_DB_40_SECURE                             0
#define XUSB_XHCI_DB_40_WORD_COUNT                         1
#define XUSB_XHCI_DB_40_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_40_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_40_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_40_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_40_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_40_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_40_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_40_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_40_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_40_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_40_TARGET_SHIFT)
#define XUSB_XHCI_DB_40_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_40_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_40_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_40_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_40_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_40_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_40_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_40_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_40_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_40_RSVD0_SHIFT)
#define XUSB_XHCI_DB_40_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_40_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_40_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_40_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_40_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_40_STREAMID_SHIFT)
#define XUSB_XHCI_DB_40_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_40_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_40_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_40_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_40_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_40_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_40_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_41                                    _MK_ADDR_CONST(0x300a4)
#define XUSB_XHCI_DB_41_SECURE                             0
#define XUSB_XHCI_DB_41_WORD_COUNT                         1
#define XUSB_XHCI_DB_41_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_41_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_41_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_41_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_41_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_41_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_41_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_41_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_41_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_41_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_41_TARGET_SHIFT)
#define XUSB_XHCI_DB_41_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_41_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_41_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_41_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_41_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_41_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_41_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_41_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_41_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_41_RSVD0_SHIFT)
#define XUSB_XHCI_DB_41_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_41_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_41_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_41_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_41_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_41_STREAMID_SHIFT)
#define XUSB_XHCI_DB_41_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_41_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_41_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_41_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_41_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_41_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_41_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_42                                    _MK_ADDR_CONST(0x300a8)
#define XUSB_XHCI_DB_42_SECURE                             0
#define XUSB_XHCI_DB_42_WORD_COUNT                         1
#define XUSB_XHCI_DB_42_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_42_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_42_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_42_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_42_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_42_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_42_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_42_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_42_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_42_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_42_TARGET_SHIFT)
#define XUSB_XHCI_DB_42_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_42_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_42_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_42_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_42_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_42_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_42_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_42_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_42_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_42_RSVD0_SHIFT)
#define XUSB_XHCI_DB_42_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_42_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_42_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_42_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_42_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_42_STREAMID_SHIFT)
#define XUSB_XHCI_DB_42_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_42_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_42_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_42_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_42_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_42_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_42_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_43                                    _MK_ADDR_CONST(0x300ac)
#define XUSB_XHCI_DB_43_SECURE                             0
#define XUSB_XHCI_DB_43_WORD_COUNT                         1
#define XUSB_XHCI_DB_43_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_43_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_43_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_43_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_43_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_43_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_43_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_43_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_43_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_43_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_43_TARGET_SHIFT)
#define XUSB_XHCI_DB_43_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_43_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_43_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_43_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_43_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_43_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_43_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_43_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_43_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_43_RSVD0_SHIFT)
#define XUSB_XHCI_DB_43_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_43_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_43_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_43_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_43_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_43_STREAMID_SHIFT)
#define XUSB_XHCI_DB_43_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_43_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_43_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_43_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_43_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_43_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_43_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_44                                    _MK_ADDR_CONST(0x300b0)
#define XUSB_XHCI_DB_44_SECURE                             0
#define XUSB_XHCI_DB_44_WORD_COUNT                         1
#define XUSB_XHCI_DB_44_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_44_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_44_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_44_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_44_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_44_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_44_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_44_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_44_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_44_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_44_TARGET_SHIFT)
#define XUSB_XHCI_DB_44_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_44_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_44_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_44_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_44_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_44_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_44_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_44_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_44_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_44_RSVD0_SHIFT)
#define XUSB_XHCI_DB_44_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_44_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_44_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_44_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_44_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_44_STREAMID_SHIFT)
#define XUSB_XHCI_DB_44_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_44_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_44_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_44_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_44_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_44_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_44_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_45                                    _MK_ADDR_CONST(0x300b4)
#define XUSB_XHCI_DB_45_SECURE                             0
#define XUSB_XHCI_DB_45_WORD_COUNT                         1
#define XUSB_XHCI_DB_45_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_45_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_45_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_45_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_45_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_45_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_45_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_45_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_45_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_45_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_45_TARGET_SHIFT)
#define XUSB_XHCI_DB_45_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_45_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_45_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_45_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_45_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_45_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_45_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_45_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_45_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_45_RSVD0_SHIFT)
#define XUSB_XHCI_DB_45_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_45_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_45_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_45_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_45_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_45_STREAMID_SHIFT)
#define XUSB_XHCI_DB_45_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_45_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_45_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_45_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_45_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_45_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_45_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_46                                    _MK_ADDR_CONST(0x300b8)
#define XUSB_XHCI_DB_46_SECURE                             0
#define XUSB_XHCI_DB_46_WORD_COUNT                         1
#define XUSB_XHCI_DB_46_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_46_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_46_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_46_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_46_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_46_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_46_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_46_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_46_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_46_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_46_TARGET_SHIFT)
#define XUSB_XHCI_DB_46_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_46_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_46_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_46_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_46_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_46_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_46_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_46_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_46_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_46_RSVD0_SHIFT)
#define XUSB_XHCI_DB_46_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_46_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_46_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_46_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_46_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_46_STREAMID_SHIFT)
#define XUSB_XHCI_DB_46_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_46_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_46_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_46_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_46_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_46_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_46_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_47                                    _MK_ADDR_CONST(0x300bc)
#define XUSB_XHCI_DB_47_SECURE                             0
#define XUSB_XHCI_DB_47_WORD_COUNT                         1
#define XUSB_XHCI_DB_47_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_47_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_47_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_47_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_47_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_47_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_47_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_47_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_47_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_47_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_47_TARGET_SHIFT)
#define XUSB_XHCI_DB_47_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_47_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_47_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_47_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_47_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_47_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_47_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_47_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_47_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_47_RSVD0_SHIFT)
#define XUSB_XHCI_DB_47_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_47_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_47_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_47_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_47_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_47_STREAMID_SHIFT)
#define XUSB_XHCI_DB_47_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_47_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_47_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_47_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_47_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_47_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_47_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_48                                    _MK_ADDR_CONST(0x300c0)
#define XUSB_XHCI_DB_48_SECURE                             0
#define XUSB_XHCI_DB_48_WORD_COUNT                         1
#define XUSB_XHCI_DB_48_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_48_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_48_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_48_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_48_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_48_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_48_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_48_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_48_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_48_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_48_TARGET_SHIFT)
#define XUSB_XHCI_DB_48_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_48_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_48_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_48_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_48_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_48_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_48_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_48_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_48_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_48_RSVD0_SHIFT)
#define XUSB_XHCI_DB_48_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_48_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_48_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_48_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_48_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_48_STREAMID_SHIFT)
#define XUSB_XHCI_DB_48_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_48_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_48_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_48_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_48_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_48_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_48_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_49                                    _MK_ADDR_CONST(0x300c4)
#define XUSB_XHCI_DB_49_SECURE                             0
#define XUSB_XHCI_DB_49_WORD_COUNT                         1
#define XUSB_XHCI_DB_49_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_49_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_49_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_49_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_49_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_49_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_49_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_49_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_49_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_49_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_49_TARGET_SHIFT)
#define XUSB_XHCI_DB_49_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_49_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_49_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_49_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_49_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_49_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_49_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_49_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_49_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_49_RSVD0_SHIFT)
#define XUSB_XHCI_DB_49_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_49_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_49_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_49_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_49_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_49_STREAMID_SHIFT)
#define XUSB_XHCI_DB_49_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_49_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_49_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_49_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_49_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_49_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_49_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_50                                    _MK_ADDR_CONST(0x300c8)
#define XUSB_XHCI_DB_50_SECURE                             0
#define XUSB_XHCI_DB_50_WORD_COUNT                         1
#define XUSB_XHCI_DB_50_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_50_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_50_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_50_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_50_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_50_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_50_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_50_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_50_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_50_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_50_TARGET_SHIFT)
#define XUSB_XHCI_DB_50_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_50_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_50_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_50_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_50_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_50_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_50_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_50_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_50_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_50_RSVD0_SHIFT)
#define XUSB_XHCI_DB_50_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_50_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_50_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_50_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_50_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_50_STREAMID_SHIFT)
#define XUSB_XHCI_DB_50_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_50_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_50_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_50_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_50_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_50_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_50_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_51                                    _MK_ADDR_CONST(0x300cc)
#define XUSB_XHCI_DB_51_SECURE                             0
#define XUSB_XHCI_DB_51_WORD_COUNT                         1
#define XUSB_XHCI_DB_51_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_51_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_51_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_51_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_51_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_51_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_51_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_51_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_51_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_51_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_51_TARGET_SHIFT)
#define XUSB_XHCI_DB_51_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_51_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_51_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_51_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_51_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_51_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_51_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_51_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_51_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_51_RSVD0_SHIFT)
#define XUSB_XHCI_DB_51_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_51_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_51_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_51_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_51_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_51_STREAMID_SHIFT)
#define XUSB_XHCI_DB_51_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_51_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_51_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_51_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_51_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_51_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_51_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_52                                    _MK_ADDR_CONST(0x300d0)
#define XUSB_XHCI_DB_52_SECURE                             0
#define XUSB_XHCI_DB_52_WORD_COUNT                         1
#define XUSB_XHCI_DB_52_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_52_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_52_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_52_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_52_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_52_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_52_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_52_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_52_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_52_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_52_TARGET_SHIFT)
#define XUSB_XHCI_DB_52_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_52_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_52_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_52_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_52_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_52_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_52_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_52_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_52_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_52_RSVD0_SHIFT)
#define XUSB_XHCI_DB_52_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_52_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_52_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_52_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_52_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_52_STREAMID_SHIFT)
#define XUSB_XHCI_DB_52_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_52_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_52_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_52_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_52_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_52_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_52_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_53                                    _MK_ADDR_CONST(0x300d4)
#define XUSB_XHCI_DB_53_SECURE                             0
#define XUSB_XHCI_DB_53_WORD_COUNT                         1
#define XUSB_XHCI_DB_53_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_53_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_53_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_53_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_53_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_53_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_53_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_53_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_53_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_53_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_53_TARGET_SHIFT)
#define XUSB_XHCI_DB_53_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_53_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_53_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_53_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_53_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_53_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_53_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_53_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_53_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_53_RSVD0_SHIFT)
#define XUSB_XHCI_DB_53_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_53_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_53_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_53_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_53_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_53_STREAMID_SHIFT)
#define XUSB_XHCI_DB_53_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_53_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_53_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_53_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_53_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_53_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_53_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_54                                    _MK_ADDR_CONST(0x300d8)
#define XUSB_XHCI_DB_54_SECURE                             0
#define XUSB_XHCI_DB_54_WORD_COUNT                         1
#define XUSB_XHCI_DB_54_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_54_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_54_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_54_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_54_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_54_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_54_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_54_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_54_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_54_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_54_TARGET_SHIFT)
#define XUSB_XHCI_DB_54_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_54_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_54_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_54_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_54_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_54_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_54_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_54_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_54_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_54_RSVD0_SHIFT)
#define XUSB_XHCI_DB_54_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_54_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_54_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_54_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_54_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_54_STREAMID_SHIFT)
#define XUSB_XHCI_DB_54_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_54_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_54_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_54_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_54_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_54_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_54_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_55                                    _MK_ADDR_CONST(0x300dc)
#define XUSB_XHCI_DB_55_SECURE                             0
#define XUSB_XHCI_DB_55_WORD_COUNT                         1
#define XUSB_XHCI_DB_55_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_55_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_55_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_55_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_55_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_55_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_55_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_55_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_55_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_55_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_55_TARGET_SHIFT)
#define XUSB_XHCI_DB_55_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_55_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_55_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_55_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_55_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_55_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_55_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_55_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_55_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_55_RSVD0_SHIFT)
#define XUSB_XHCI_DB_55_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_55_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_55_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_55_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_55_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_55_STREAMID_SHIFT)
#define XUSB_XHCI_DB_55_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_55_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_55_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_55_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_55_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_55_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_55_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_56                                    _MK_ADDR_CONST(0x300e0)
#define XUSB_XHCI_DB_56_SECURE                             0
#define XUSB_XHCI_DB_56_WORD_COUNT                         1
#define XUSB_XHCI_DB_56_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_56_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_56_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_56_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_56_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_56_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_56_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_56_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_56_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_56_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_56_TARGET_SHIFT)
#define XUSB_XHCI_DB_56_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_56_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_56_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_56_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_56_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_56_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_56_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_56_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_56_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_56_RSVD0_SHIFT)
#define XUSB_XHCI_DB_56_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_56_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_56_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_56_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_56_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_56_STREAMID_SHIFT)
#define XUSB_XHCI_DB_56_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_56_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_56_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_56_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_56_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_56_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_56_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_57                                    _MK_ADDR_CONST(0x300e4)
#define XUSB_XHCI_DB_57_SECURE                             0
#define XUSB_XHCI_DB_57_WORD_COUNT                         1
#define XUSB_XHCI_DB_57_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_57_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_57_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_57_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_57_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_57_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_57_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_57_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_57_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_57_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_57_TARGET_SHIFT)
#define XUSB_XHCI_DB_57_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_57_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_57_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_57_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_57_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_57_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_57_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_57_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_57_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_57_RSVD0_SHIFT)
#define XUSB_XHCI_DB_57_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_57_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_57_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_57_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_57_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_57_STREAMID_SHIFT)
#define XUSB_XHCI_DB_57_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_57_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_57_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_57_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_57_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_57_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_57_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_58                                    _MK_ADDR_CONST(0x300e8)
#define XUSB_XHCI_DB_58_SECURE                             0
#define XUSB_XHCI_DB_58_WORD_COUNT                         1
#define XUSB_XHCI_DB_58_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_58_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_58_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_58_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_58_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_58_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_58_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_58_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_58_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_58_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_58_TARGET_SHIFT)
#define XUSB_XHCI_DB_58_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_58_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_58_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_58_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_58_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_58_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_58_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_58_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_58_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_58_RSVD0_SHIFT)
#define XUSB_XHCI_DB_58_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_58_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_58_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_58_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_58_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_58_STREAMID_SHIFT)
#define XUSB_XHCI_DB_58_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_58_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_58_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_58_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_58_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_58_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_58_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_59                                    _MK_ADDR_CONST(0x300ec)
#define XUSB_XHCI_DB_59_SECURE                             0
#define XUSB_XHCI_DB_59_WORD_COUNT                         1
#define XUSB_XHCI_DB_59_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_59_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_59_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_59_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_59_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_59_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_59_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_59_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_59_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_59_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_59_TARGET_SHIFT)
#define XUSB_XHCI_DB_59_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_59_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_59_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_59_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_59_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_59_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_59_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_59_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_59_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_59_RSVD0_SHIFT)
#define XUSB_XHCI_DB_59_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_59_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_59_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_59_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_59_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_59_STREAMID_SHIFT)
#define XUSB_XHCI_DB_59_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_59_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_59_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_59_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_59_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_59_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_59_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_60                                    _MK_ADDR_CONST(0x300f0)
#define XUSB_XHCI_DB_60_SECURE                             0
#define XUSB_XHCI_DB_60_WORD_COUNT                         1
#define XUSB_XHCI_DB_60_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_60_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_60_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_60_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_60_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_60_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_60_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_60_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_60_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_60_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_60_TARGET_SHIFT)
#define XUSB_XHCI_DB_60_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_60_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_60_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_60_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_60_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_60_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_60_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_60_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_60_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_60_RSVD0_SHIFT)
#define XUSB_XHCI_DB_60_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_60_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_60_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_60_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_60_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_60_STREAMID_SHIFT)
#define XUSB_XHCI_DB_60_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_60_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_60_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_60_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_60_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_60_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_60_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_61                                    _MK_ADDR_CONST(0x300f4)
#define XUSB_XHCI_DB_61_SECURE                             0
#define XUSB_XHCI_DB_61_WORD_COUNT                         1
#define XUSB_XHCI_DB_61_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_61_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_61_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_61_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_61_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_61_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_61_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_61_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_61_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_61_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_61_TARGET_SHIFT)
#define XUSB_XHCI_DB_61_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_61_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_61_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_61_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_61_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_61_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_61_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_61_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_61_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_61_RSVD0_SHIFT)
#define XUSB_XHCI_DB_61_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_61_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_61_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_61_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_61_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_61_STREAMID_SHIFT)
#define XUSB_XHCI_DB_61_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_61_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_61_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_61_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_61_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_61_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_61_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_62                                    _MK_ADDR_CONST(0x300f8)
#define XUSB_XHCI_DB_62_SECURE                             0
#define XUSB_XHCI_DB_62_WORD_COUNT                         1
#define XUSB_XHCI_DB_62_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_62_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_62_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_62_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_62_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_62_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_62_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_62_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_62_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_62_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_62_TARGET_SHIFT)
#define XUSB_XHCI_DB_62_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_62_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_62_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_62_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_62_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_62_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_62_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_62_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_62_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_62_RSVD0_SHIFT)
#define XUSB_XHCI_DB_62_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_62_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_62_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_62_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_62_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_62_STREAMID_SHIFT)
#define XUSB_XHCI_DB_62_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_62_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_62_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_62_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_62_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_62_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_62_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_63                                    _MK_ADDR_CONST(0x300fc)
#define XUSB_XHCI_DB_63_SECURE                             0
#define XUSB_XHCI_DB_63_WORD_COUNT                         1
#define XUSB_XHCI_DB_63_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_63_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_63_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_63_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_63_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_63_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_63_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_63_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_63_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_63_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_63_TARGET_SHIFT)
#define XUSB_XHCI_DB_63_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_63_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_63_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_63_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_63_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_63_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_63_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_63_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_63_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_63_RSVD0_SHIFT)
#define XUSB_XHCI_DB_63_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_63_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_63_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_63_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_63_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_63_STREAMID_SHIFT)
#define XUSB_XHCI_DB_63_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_63_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_63_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_63_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_63_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_63_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_63_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_64                                    _MK_ADDR_CONST(0x30100)
#define XUSB_XHCI_DB_64_SECURE                             0
#define XUSB_XHCI_DB_64_WORD_COUNT                         1
#define XUSB_XHCI_DB_64_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_64_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_64_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_64_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_64_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_64_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_64_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_64_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_64_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_64_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_64_TARGET_SHIFT)
#define XUSB_XHCI_DB_64_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_64_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_64_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_64_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_64_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_64_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_64_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_64_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_64_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_64_RSVD0_SHIFT)
#define XUSB_XHCI_DB_64_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_64_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_64_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_64_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_64_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_64_STREAMID_SHIFT)
#define XUSB_XHCI_DB_64_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_64_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_64_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_64_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_64_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_64_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_64_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_65                                    _MK_ADDR_CONST(0x30104)
#define XUSB_XHCI_DB_65_SECURE                             0
#define XUSB_XHCI_DB_65_WORD_COUNT                         1
#define XUSB_XHCI_DB_65_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_65_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_65_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_65_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_65_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_65_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_65_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_65_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_65_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_65_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_65_TARGET_SHIFT)
#define XUSB_XHCI_DB_65_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_65_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_65_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_65_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_65_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_65_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_65_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_65_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_65_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_65_RSVD0_SHIFT)
#define XUSB_XHCI_DB_65_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_65_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_65_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_65_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_65_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_65_STREAMID_SHIFT)
#define XUSB_XHCI_DB_65_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_65_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_65_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_65_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_65_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_65_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_65_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_66                                    _MK_ADDR_CONST(0x30108)
#define XUSB_XHCI_DB_66_SECURE                             0
#define XUSB_XHCI_DB_66_WORD_COUNT                         1
#define XUSB_XHCI_DB_66_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_66_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_66_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_66_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_66_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_66_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_66_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_66_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_66_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_66_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_66_TARGET_SHIFT)
#define XUSB_XHCI_DB_66_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_66_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_66_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_66_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_66_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_66_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_66_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_66_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_66_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_66_RSVD0_SHIFT)
#define XUSB_XHCI_DB_66_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_66_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_66_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_66_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_66_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_66_STREAMID_SHIFT)
#define XUSB_XHCI_DB_66_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_66_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_66_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_66_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_66_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_66_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_66_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_67                                    _MK_ADDR_CONST(0x3010c)
#define XUSB_XHCI_DB_67_SECURE                             0
#define XUSB_XHCI_DB_67_WORD_COUNT                         1
#define XUSB_XHCI_DB_67_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_67_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_67_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_67_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_67_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_67_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_67_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_67_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_67_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_67_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_67_TARGET_SHIFT)
#define XUSB_XHCI_DB_67_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_67_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_67_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_67_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_67_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_67_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_67_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_67_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_67_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_67_RSVD0_SHIFT)
#define XUSB_XHCI_DB_67_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_67_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_67_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_67_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_67_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_67_STREAMID_SHIFT)
#define XUSB_XHCI_DB_67_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_67_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_67_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_67_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_67_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_67_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_67_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_68                                    _MK_ADDR_CONST(0x30110)
#define XUSB_XHCI_DB_68_SECURE                             0
#define XUSB_XHCI_DB_68_WORD_COUNT                         1
#define XUSB_XHCI_DB_68_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_68_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_68_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_68_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_68_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_68_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_68_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_68_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_68_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_68_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_68_TARGET_SHIFT)
#define XUSB_XHCI_DB_68_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_68_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_68_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_68_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_68_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_68_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_68_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_68_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_68_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_68_RSVD0_SHIFT)
#define XUSB_XHCI_DB_68_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_68_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_68_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_68_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_68_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_68_STREAMID_SHIFT)
#define XUSB_XHCI_DB_68_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_68_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_68_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_68_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_68_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_68_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_68_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_69                                    _MK_ADDR_CONST(0x30114)
#define XUSB_XHCI_DB_69_SECURE                             0
#define XUSB_XHCI_DB_69_WORD_COUNT                         1
#define XUSB_XHCI_DB_69_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_69_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_69_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_69_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_69_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_69_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_69_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_69_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_69_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_69_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_69_TARGET_SHIFT)
#define XUSB_XHCI_DB_69_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_69_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_69_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_69_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_69_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_69_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_69_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_69_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_69_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_69_RSVD0_SHIFT)
#define XUSB_XHCI_DB_69_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_69_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_69_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_69_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_69_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_69_STREAMID_SHIFT)
#define XUSB_XHCI_DB_69_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_69_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_69_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_69_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_69_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_69_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_69_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_70                                    _MK_ADDR_CONST(0x30118)
#define XUSB_XHCI_DB_70_SECURE                             0
#define XUSB_XHCI_DB_70_WORD_COUNT                         1
#define XUSB_XHCI_DB_70_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_70_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_70_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_70_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_70_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_70_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_70_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_70_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_70_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_70_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_70_TARGET_SHIFT)
#define XUSB_XHCI_DB_70_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_70_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_70_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_70_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_70_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_70_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_70_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_70_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_70_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_70_RSVD0_SHIFT)
#define XUSB_XHCI_DB_70_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_70_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_70_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_70_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_70_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_70_STREAMID_SHIFT)
#define XUSB_XHCI_DB_70_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_70_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_70_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_70_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_70_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_70_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_70_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_71                                    _MK_ADDR_CONST(0x3011c)
#define XUSB_XHCI_DB_71_SECURE                             0
#define XUSB_XHCI_DB_71_WORD_COUNT                         1
#define XUSB_XHCI_DB_71_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_71_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_71_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_71_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_71_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_71_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_71_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_71_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_71_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_71_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_71_TARGET_SHIFT)
#define XUSB_XHCI_DB_71_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_71_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_71_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_71_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_71_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_71_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_71_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_71_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_71_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_71_RSVD0_SHIFT)
#define XUSB_XHCI_DB_71_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_71_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_71_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_71_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_71_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_71_STREAMID_SHIFT)
#define XUSB_XHCI_DB_71_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_71_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_71_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_71_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_71_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_71_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_71_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_72                                    _MK_ADDR_CONST(0x30120)
#define XUSB_XHCI_DB_72_SECURE                             0
#define XUSB_XHCI_DB_72_WORD_COUNT                         1
#define XUSB_XHCI_DB_72_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_72_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_72_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_72_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_72_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_72_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_72_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_72_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_72_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_72_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_72_TARGET_SHIFT)
#define XUSB_XHCI_DB_72_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_72_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_72_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_72_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_72_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_72_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_72_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_72_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_72_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_72_RSVD0_SHIFT)
#define XUSB_XHCI_DB_72_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_72_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_72_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_72_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_72_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_72_STREAMID_SHIFT)
#define XUSB_XHCI_DB_72_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_72_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_72_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_72_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_72_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_72_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_72_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_73                                    _MK_ADDR_CONST(0x30124)
#define XUSB_XHCI_DB_73_SECURE                             0
#define XUSB_XHCI_DB_73_WORD_COUNT                         1
#define XUSB_XHCI_DB_73_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_73_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_73_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_73_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_73_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_73_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_73_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_73_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_73_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_73_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_73_TARGET_SHIFT)
#define XUSB_XHCI_DB_73_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_73_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_73_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_73_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_73_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_73_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_73_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_73_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_73_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_73_RSVD0_SHIFT)
#define XUSB_XHCI_DB_73_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_73_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_73_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_73_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_73_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_73_STREAMID_SHIFT)
#define XUSB_XHCI_DB_73_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_73_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_73_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_73_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_73_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_73_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_73_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_74                                    _MK_ADDR_CONST(0x30128)
#define XUSB_XHCI_DB_74_SECURE                             0
#define XUSB_XHCI_DB_74_WORD_COUNT                         1
#define XUSB_XHCI_DB_74_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_74_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_74_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_74_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_74_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_74_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_74_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_74_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_74_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_74_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_74_TARGET_SHIFT)
#define XUSB_XHCI_DB_74_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_74_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_74_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_74_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_74_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_74_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_74_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_74_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_74_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_74_RSVD0_SHIFT)
#define XUSB_XHCI_DB_74_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_74_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_74_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_74_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_74_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_74_STREAMID_SHIFT)
#define XUSB_XHCI_DB_74_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_74_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_74_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_74_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_74_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_74_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_74_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_75                                    _MK_ADDR_CONST(0x3012c)
#define XUSB_XHCI_DB_75_SECURE                             0
#define XUSB_XHCI_DB_75_WORD_COUNT                         1
#define XUSB_XHCI_DB_75_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_75_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_75_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_75_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_75_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_75_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_75_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_75_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_75_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_75_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_75_TARGET_SHIFT)
#define XUSB_XHCI_DB_75_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_75_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_75_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_75_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_75_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_75_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_75_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_75_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_75_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_75_RSVD0_SHIFT)
#define XUSB_XHCI_DB_75_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_75_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_75_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_75_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_75_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_75_STREAMID_SHIFT)
#define XUSB_XHCI_DB_75_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_75_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_75_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_75_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_75_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_75_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_75_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_76                                    _MK_ADDR_CONST(0x30130)
#define XUSB_XHCI_DB_76_SECURE                             0
#define XUSB_XHCI_DB_76_WORD_COUNT                         1
#define XUSB_XHCI_DB_76_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_76_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_76_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_76_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_76_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_76_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_76_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_76_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_76_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_76_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_76_TARGET_SHIFT)
#define XUSB_XHCI_DB_76_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_76_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_76_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_76_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_76_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_76_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_76_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_76_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_76_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_76_RSVD0_SHIFT)
#define XUSB_XHCI_DB_76_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_76_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_76_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_76_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_76_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_76_STREAMID_SHIFT)
#define XUSB_XHCI_DB_76_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_76_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_76_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_76_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_76_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_76_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_76_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_77                                    _MK_ADDR_CONST(0x30134)
#define XUSB_XHCI_DB_77_SECURE                             0
#define XUSB_XHCI_DB_77_WORD_COUNT                         1
#define XUSB_XHCI_DB_77_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_77_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_77_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_77_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_77_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_77_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_77_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_77_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_77_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_77_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_77_TARGET_SHIFT)
#define XUSB_XHCI_DB_77_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_77_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_77_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_77_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_77_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_77_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_77_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_77_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_77_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_77_RSVD0_SHIFT)
#define XUSB_XHCI_DB_77_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_77_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_77_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_77_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_77_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_77_STREAMID_SHIFT)
#define XUSB_XHCI_DB_77_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_77_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_77_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_77_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_77_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_77_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_77_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_78                                    _MK_ADDR_CONST(0x30138)
#define XUSB_XHCI_DB_78_SECURE                             0
#define XUSB_XHCI_DB_78_WORD_COUNT                         1
#define XUSB_XHCI_DB_78_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_78_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_78_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_78_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_78_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_78_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_78_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_78_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_78_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_78_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_78_TARGET_SHIFT)
#define XUSB_XHCI_DB_78_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_78_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_78_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_78_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_78_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_78_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_78_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_78_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_78_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_78_RSVD0_SHIFT)
#define XUSB_XHCI_DB_78_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_78_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_78_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_78_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_78_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_78_STREAMID_SHIFT)
#define XUSB_XHCI_DB_78_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_78_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_78_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_78_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_78_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_78_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_78_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_79                                    _MK_ADDR_CONST(0x3013c)
#define XUSB_XHCI_DB_79_SECURE                             0
#define XUSB_XHCI_DB_79_WORD_COUNT                         1
#define XUSB_XHCI_DB_79_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_79_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_79_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_79_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_79_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_79_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_79_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_79_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_79_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_79_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_79_TARGET_SHIFT)
#define XUSB_XHCI_DB_79_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_79_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_79_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_79_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_79_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_79_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_79_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_79_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_79_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_79_RSVD0_SHIFT)
#define XUSB_XHCI_DB_79_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_79_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_79_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_79_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_79_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_79_STREAMID_SHIFT)
#define XUSB_XHCI_DB_79_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_79_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_79_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_79_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_79_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_79_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_79_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_80                                    _MK_ADDR_CONST(0x30140)
#define XUSB_XHCI_DB_80_SECURE                             0
#define XUSB_XHCI_DB_80_WORD_COUNT                         1
#define XUSB_XHCI_DB_80_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_80_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_80_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_80_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_80_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_80_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_80_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_80_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_80_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_80_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_80_TARGET_SHIFT)
#define XUSB_XHCI_DB_80_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_80_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_80_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_80_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_80_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_80_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_80_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_80_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_80_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_80_RSVD0_SHIFT)
#define XUSB_XHCI_DB_80_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_80_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_80_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_80_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_80_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_80_STREAMID_SHIFT)
#define XUSB_XHCI_DB_80_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_80_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_80_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_80_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_80_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_80_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_80_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_81                                    _MK_ADDR_CONST(0x30144)
#define XUSB_XHCI_DB_81_SECURE                             0
#define XUSB_XHCI_DB_81_WORD_COUNT                         1
#define XUSB_XHCI_DB_81_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_81_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_81_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_81_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_81_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_81_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_81_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_81_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_81_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_81_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_81_TARGET_SHIFT)
#define XUSB_XHCI_DB_81_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_81_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_81_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_81_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_81_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_81_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_81_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_81_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_81_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_81_RSVD0_SHIFT)
#define XUSB_XHCI_DB_81_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_81_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_81_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_81_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_81_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_81_STREAMID_SHIFT)
#define XUSB_XHCI_DB_81_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_81_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_81_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_81_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_81_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_81_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_81_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_82                                    _MK_ADDR_CONST(0x30148)
#define XUSB_XHCI_DB_82_SECURE                             0
#define XUSB_XHCI_DB_82_WORD_COUNT                         1
#define XUSB_XHCI_DB_82_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_82_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_82_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_82_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_82_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_82_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_82_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_82_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_82_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_82_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_82_TARGET_SHIFT)
#define XUSB_XHCI_DB_82_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_82_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_82_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_82_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_82_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_82_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_82_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_82_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_82_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_82_RSVD0_SHIFT)
#define XUSB_XHCI_DB_82_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_82_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_82_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_82_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_82_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_82_STREAMID_SHIFT)
#define XUSB_XHCI_DB_82_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_82_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_82_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_82_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_82_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_82_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_82_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_83                                    _MK_ADDR_CONST(0x3014c)
#define XUSB_XHCI_DB_83_SECURE                             0
#define XUSB_XHCI_DB_83_WORD_COUNT                         1
#define XUSB_XHCI_DB_83_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_83_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_83_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_83_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_83_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_83_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_83_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_83_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_83_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_83_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_83_TARGET_SHIFT)
#define XUSB_XHCI_DB_83_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_83_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_83_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_83_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_83_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_83_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_83_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_83_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_83_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_83_RSVD0_SHIFT)
#define XUSB_XHCI_DB_83_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_83_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_83_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_83_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_83_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_83_STREAMID_SHIFT)
#define XUSB_XHCI_DB_83_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_83_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_83_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_83_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_83_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_83_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_83_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_84                                    _MK_ADDR_CONST(0x30150)
#define XUSB_XHCI_DB_84_SECURE                             0
#define XUSB_XHCI_DB_84_WORD_COUNT                         1
#define XUSB_XHCI_DB_84_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_84_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_84_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_84_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_84_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_84_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_84_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_84_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_84_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_84_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_84_TARGET_SHIFT)
#define XUSB_XHCI_DB_84_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_84_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_84_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_84_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_84_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_84_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_84_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_84_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_84_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_84_RSVD0_SHIFT)
#define XUSB_XHCI_DB_84_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_84_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_84_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_84_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_84_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_84_STREAMID_SHIFT)
#define XUSB_XHCI_DB_84_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_84_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_84_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_84_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_84_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_84_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_84_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_85                                    _MK_ADDR_CONST(0x30154)
#define XUSB_XHCI_DB_85_SECURE                             0
#define XUSB_XHCI_DB_85_WORD_COUNT                         1
#define XUSB_XHCI_DB_85_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_85_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_85_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_85_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_85_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_85_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_85_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_85_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_85_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_85_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_85_TARGET_SHIFT)
#define XUSB_XHCI_DB_85_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_85_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_85_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_85_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_85_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_85_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_85_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_85_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_85_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_85_RSVD0_SHIFT)
#define XUSB_XHCI_DB_85_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_85_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_85_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_85_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_85_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_85_STREAMID_SHIFT)
#define XUSB_XHCI_DB_85_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_85_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_85_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_85_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_85_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_85_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_85_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_86                                    _MK_ADDR_CONST(0x30158)
#define XUSB_XHCI_DB_86_SECURE                             0
#define XUSB_XHCI_DB_86_WORD_COUNT                         1
#define XUSB_XHCI_DB_86_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_86_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_86_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_86_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_86_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_86_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_86_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_86_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_86_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_86_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_86_TARGET_SHIFT)
#define XUSB_XHCI_DB_86_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_86_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_86_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_86_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_86_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_86_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_86_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_86_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_86_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_86_RSVD0_SHIFT)
#define XUSB_XHCI_DB_86_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_86_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_86_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_86_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_86_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_86_STREAMID_SHIFT)
#define XUSB_XHCI_DB_86_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_86_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_86_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_86_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_86_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_86_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_86_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_87                                    _MK_ADDR_CONST(0x3015c)
#define XUSB_XHCI_DB_87_SECURE                             0
#define XUSB_XHCI_DB_87_WORD_COUNT                         1
#define XUSB_XHCI_DB_87_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_87_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_87_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_87_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_87_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_87_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_87_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_87_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_87_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_87_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_87_TARGET_SHIFT)
#define XUSB_XHCI_DB_87_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_87_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_87_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_87_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_87_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_87_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_87_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_87_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_87_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_87_RSVD0_SHIFT)
#define XUSB_XHCI_DB_87_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_87_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_87_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_87_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_87_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_87_STREAMID_SHIFT)
#define XUSB_XHCI_DB_87_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_87_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_87_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_87_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_87_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_87_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_87_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_88                                    _MK_ADDR_CONST(0x30160)
#define XUSB_XHCI_DB_88_SECURE                             0
#define XUSB_XHCI_DB_88_WORD_COUNT                         1
#define XUSB_XHCI_DB_88_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_88_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_88_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_88_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_88_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_88_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_88_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_88_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_88_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_88_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_88_TARGET_SHIFT)
#define XUSB_XHCI_DB_88_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_88_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_88_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_88_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_88_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_88_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_88_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_88_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_88_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_88_RSVD0_SHIFT)
#define XUSB_XHCI_DB_88_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_88_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_88_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_88_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_88_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_88_STREAMID_SHIFT)
#define XUSB_XHCI_DB_88_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_88_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_88_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_88_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_88_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_88_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_88_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_89                                    _MK_ADDR_CONST(0x30164)
#define XUSB_XHCI_DB_89_SECURE                             0
#define XUSB_XHCI_DB_89_WORD_COUNT                         1
#define XUSB_XHCI_DB_89_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_89_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_89_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_89_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_89_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_89_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_89_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_89_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_89_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_89_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_89_TARGET_SHIFT)
#define XUSB_XHCI_DB_89_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_89_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_89_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_89_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_89_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_89_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_89_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_89_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_89_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_89_RSVD0_SHIFT)
#define XUSB_XHCI_DB_89_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_89_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_89_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_89_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_89_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_89_STREAMID_SHIFT)
#define XUSB_XHCI_DB_89_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_89_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_89_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_89_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_89_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_89_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_89_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_90                                    _MK_ADDR_CONST(0x30168)
#define XUSB_XHCI_DB_90_SECURE                             0
#define XUSB_XHCI_DB_90_WORD_COUNT                         1
#define XUSB_XHCI_DB_90_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_90_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_90_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_90_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_90_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_90_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_90_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_90_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_90_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_90_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_90_TARGET_SHIFT)
#define XUSB_XHCI_DB_90_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_90_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_90_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_90_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_90_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_90_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_90_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_90_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_90_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_90_RSVD0_SHIFT)
#define XUSB_XHCI_DB_90_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_90_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_90_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_90_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_90_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_90_STREAMID_SHIFT)
#define XUSB_XHCI_DB_90_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_90_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_90_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_90_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_90_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_90_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_90_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_91                                    _MK_ADDR_CONST(0x3016c)
#define XUSB_XHCI_DB_91_SECURE                             0
#define XUSB_XHCI_DB_91_WORD_COUNT                         1
#define XUSB_XHCI_DB_91_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_91_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_91_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_91_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_91_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_91_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_91_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_91_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_91_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_91_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_91_TARGET_SHIFT)
#define XUSB_XHCI_DB_91_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_91_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_91_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_91_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_91_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_91_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_91_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_91_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_91_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_91_RSVD0_SHIFT)
#define XUSB_XHCI_DB_91_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_91_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_91_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_91_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_91_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_91_STREAMID_SHIFT)
#define XUSB_XHCI_DB_91_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_91_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_91_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_91_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_91_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_91_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_91_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_92                                    _MK_ADDR_CONST(0x30170)
#define XUSB_XHCI_DB_92_SECURE                             0
#define XUSB_XHCI_DB_92_WORD_COUNT                         1
#define XUSB_XHCI_DB_92_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_92_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_92_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_92_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_92_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_92_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_92_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_92_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_92_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_92_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_92_TARGET_SHIFT)
#define XUSB_XHCI_DB_92_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_92_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_92_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_92_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_92_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_92_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_92_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_92_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_92_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_92_RSVD0_SHIFT)
#define XUSB_XHCI_DB_92_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_92_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_92_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_92_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_92_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_92_STREAMID_SHIFT)
#define XUSB_XHCI_DB_92_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_92_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_92_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_92_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_92_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_92_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_92_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_93                                    _MK_ADDR_CONST(0x30174)
#define XUSB_XHCI_DB_93_SECURE                             0
#define XUSB_XHCI_DB_93_WORD_COUNT                         1
#define XUSB_XHCI_DB_93_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_93_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_93_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_93_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_93_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_93_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_93_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_93_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_93_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_93_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_93_TARGET_SHIFT)
#define XUSB_XHCI_DB_93_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_93_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_93_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_93_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_93_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_93_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_93_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_93_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_93_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_93_RSVD0_SHIFT)
#define XUSB_XHCI_DB_93_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_93_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_93_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_93_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_93_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_93_STREAMID_SHIFT)
#define XUSB_XHCI_DB_93_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_93_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_93_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_93_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_93_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_93_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_93_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_94                                    _MK_ADDR_CONST(0x30178)
#define XUSB_XHCI_DB_94_SECURE                             0
#define XUSB_XHCI_DB_94_WORD_COUNT                         1
#define XUSB_XHCI_DB_94_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_94_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_94_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_94_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_94_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_94_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_94_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_94_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_94_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_94_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_94_TARGET_SHIFT)
#define XUSB_XHCI_DB_94_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_94_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_94_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_94_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_94_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_94_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_94_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_94_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_94_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_94_RSVD0_SHIFT)
#define XUSB_XHCI_DB_94_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_94_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_94_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_94_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_94_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_94_STREAMID_SHIFT)
#define XUSB_XHCI_DB_94_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_94_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_94_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_94_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_94_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_94_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_94_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_95                                    _MK_ADDR_CONST(0x3017c)
#define XUSB_XHCI_DB_95_SECURE                             0
#define XUSB_XHCI_DB_95_WORD_COUNT                         1
#define XUSB_XHCI_DB_95_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_95_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_95_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_95_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_95_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_95_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_95_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_95_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_95_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_95_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_95_TARGET_SHIFT)
#define XUSB_XHCI_DB_95_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_95_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_95_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_95_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_95_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_95_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_95_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_95_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_95_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_95_RSVD0_SHIFT)
#define XUSB_XHCI_DB_95_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_95_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_95_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_95_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_95_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_95_STREAMID_SHIFT)
#define XUSB_XHCI_DB_95_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_95_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_95_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_95_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_95_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_95_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_95_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_96                                    _MK_ADDR_CONST(0x30180)
#define XUSB_XHCI_DB_96_SECURE                             0
#define XUSB_XHCI_DB_96_WORD_COUNT                         1
#define XUSB_XHCI_DB_96_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_96_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_96_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_96_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_96_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_96_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_96_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_96_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_96_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_96_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_96_TARGET_SHIFT)
#define XUSB_XHCI_DB_96_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_96_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_96_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_96_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_96_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_96_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_96_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_96_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_96_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_96_RSVD0_SHIFT)
#define XUSB_XHCI_DB_96_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_96_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_96_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_96_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_96_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_96_STREAMID_SHIFT)
#define XUSB_XHCI_DB_96_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_96_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_96_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_96_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_96_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_96_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_96_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_97                                    _MK_ADDR_CONST(0x30184)
#define XUSB_XHCI_DB_97_SECURE                             0
#define XUSB_XHCI_DB_97_WORD_COUNT                         1
#define XUSB_XHCI_DB_97_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_97_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_97_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_97_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_97_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_97_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_97_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_97_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_97_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_97_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_97_TARGET_SHIFT)
#define XUSB_XHCI_DB_97_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_97_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_97_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_97_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_97_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_97_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_97_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_97_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_97_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_97_RSVD0_SHIFT)
#define XUSB_XHCI_DB_97_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_97_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_97_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_97_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_97_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_97_STREAMID_SHIFT)
#define XUSB_XHCI_DB_97_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_97_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_97_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_97_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_97_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_97_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_97_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_98                                    _MK_ADDR_CONST(0x30188)
#define XUSB_XHCI_DB_98_SECURE                             0
#define XUSB_XHCI_DB_98_WORD_COUNT                         1
#define XUSB_XHCI_DB_98_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_98_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_98_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_98_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_98_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_98_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_98_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_98_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_98_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_98_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_98_TARGET_SHIFT)
#define XUSB_XHCI_DB_98_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_98_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_98_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_98_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_98_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_98_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_98_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_98_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_98_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_98_RSVD0_SHIFT)
#define XUSB_XHCI_DB_98_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_98_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_98_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_98_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_98_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_98_STREAMID_SHIFT)
#define XUSB_XHCI_DB_98_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_98_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_98_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_98_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_98_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_98_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_98_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_99                                    _MK_ADDR_CONST(0x3018c)
#define XUSB_XHCI_DB_99_SECURE                             0
#define XUSB_XHCI_DB_99_WORD_COUNT                         1
#define XUSB_XHCI_DB_99_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_99_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_99_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_99_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_99_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_99_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_99_CLEAR_MASK                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_99_TGL_MASK                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_99_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_99_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_99_TARGET_SHIFT)
#define XUSB_XHCI_DB_99_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_99_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_99_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_99_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_99_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_99_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_99_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_99_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_99_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_99_RSVD0_SHIFT)
#define XUSB_XHCI_DB_99_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_99_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_99_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_99_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_99_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_99_STREAMID_SHIFT)
#define XUSB_XHCI_DB_99_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_99_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_99_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_99_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_99_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_99_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_99_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_100                                   _MK_ADDR_CONST(0x30190)
#define XUSB_XHCI_DB_100_SECURE                            0
#define XUSB_XHCI_DB_100_WORD_COUNT                        1
#define XUSB_XHCI_DB_100_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_100_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_100_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_100_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_100_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_100_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_100_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_100_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_100_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_100_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_100_TARGET_SHIFT)
#define XUSB_XHCI_DB_100_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_100_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_100_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_100_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_100_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_100_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_100_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_100_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_100_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_100_RSVD0_SHIFT)
#define XUSB_XHCI_DB_100_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_100_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_100_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_100_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_100_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_100_STREAMID_SHIFT)
#define XUSB_XHCI_DB_100_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_100_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_100_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_100_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_100_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_100_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_100_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_101                                   _MK_ADDR_CONST(0x30194)
#define XUSB_XHCI_DB_101_SECURE                            0
#define XUSB_XHCI_DB_101_WORD_COUNT                        1
#define XUSB_XHCI_DB_101_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_101_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_101_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_101_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_101_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_101_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_101_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_101_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_101_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_101_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_101_TARGET_SHIFT)
#define XUSB_XHCI_DB_101_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_101_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_101_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_101_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_101_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_101_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_101_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_101_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_101_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_101_RSVD0_SHIFT)
#define XUSB_XHCI_DB_101_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_101_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_101_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_101_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_101_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_101_STREAMID_SHIFT)
#define XUSB_XHCI_DB_101_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_101_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_101_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_101_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_101_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_101_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_101_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_102                                   _MK_ADDR_CONST(0x30198)
#define XUSB_XHCI_DB_102_SECURE                            0
#define XUSB_XHCI_DB_102_WORD_COUNT                        1
#define XUSB_XHCI_DB_102_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_102_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_102_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_102_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_102_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_102_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_102_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_102_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_102_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_102_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_102_TARGET_SHIFT)
#define XUSB_XHCI_DB_102_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_102_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_102_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_102_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_102_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_102_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_102_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_102_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_102_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_102_RSVD0_SHIFT)
#define XUSB_XHCI_DB_102_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_102_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_102_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_102_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_102_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_102_STREAMID_SHIFT)
#define XUSB_XHCI_DB_102_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_102_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_102_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_102_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_102_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_102_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_102_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_103                                   _MK_ADDR_CONST(0x3019c)
#define XUSB_XHCI_DB_103_SECURE                            0
#define XUSB_XHCI_DB_103_WORD_COUNT                        1
#define XUSB_XHCI_DB_103_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_103_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_103_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_103_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_103_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_103_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_103_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_103_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_103_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_103_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_103_TARGET_SHIFT)
#define XUSB_XHCI_DB_103_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_103_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_103_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_103_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_103_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_103_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_103_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_103_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_103_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_103_RSVD0_SHIFT)
#define XUSB_XHCI_DB_103_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_103_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_103_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_103_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_103_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_103_STREAMID_SHIFT)
#define XUSB_XHCI_DB_103_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_103_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_103_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_103_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_103_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_103_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_103_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_104                                   _MK_ADDR_CONST(0x301a0)
#define XUSB_XHCI_DB_104_SECURE                            0
#define XUSB_XHCI_DB_104_WORD_COUNT                        1
#define XUSB_XHCI_DB_104_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_104_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_104_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_104_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_104_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_104_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_104_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_104_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_104_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_104_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_104_TARGET_SHIFT)
#define XUSB_XHCI_DB_104_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_104_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_104_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_104_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_104_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_104_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_104_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_104_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_104_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_104_RSVD0_SHIFT)
#define XUSB_XHCI_DB_104_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_104_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_104_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_104_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_104_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_104_STREAMID_SHIFT)
#define XUSB_XHCI_DB_104_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_104_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_104_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_104_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_104_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_104_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_104_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_105                                   _MK_ADDR_CONST(0x301a4)
#define XUSB_XHCI_DB_105_SECURE                            0
#define XUSB_XHCI_DB_105_WORD_COUNT                        1
#define XUSB_XHCI_DB_105_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_105_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_105_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_105_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_105_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_105_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_105_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_105_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_105_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_105_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_105_TARGET_SHIFT)
#define XUSB_XHCI_DB_105_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_105_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_105_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_105_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_105_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_105_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_105_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_105_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_105_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_105_RSVD0_SHIFT)
#define XUSB_XHCI_DB_105_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_105_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_105_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_105_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_105_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_105_STREAMID_SHIFT)
#define XUSB_XHCI_DB_105_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_105_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_105_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_105_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_105_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_105_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_105_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_106                                   _MK_ADDR_CONST(0x301a8)
#define XUSB_XHCI_DB_106_SECURE                            0
#define XUSB_XHCI_DB_106_WORD_COUNT                        1
#define XUSB_XHCI_DB_106_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_106_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_106_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_106_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_106_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_106_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_106_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_106_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_106_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_106_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_106_TARGET_SHIFT)
#define XUSB_XHCI_DB_106_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_106_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_106_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_106_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_106_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_106_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_106_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_106_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_106_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_106_RSVD0_SHIFT)
#define XUSB_XHCI_DB_106_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_106_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_106_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_106_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_106_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_106_STREAMID_SHIFT)
#define XUSB_XHCI_DB_106_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_106_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_106_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_106_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_106_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_106_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_106_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_107                                   _MK_ADDR_CONST(0x301ac)
#define XUSB_XHCI_DB_107_SECURE                            0
#define XUSB_XHCI_DB_107_WORD_COUNT                        1
#define XUSB_XHCI_DB_107_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_107_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_107_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_107_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_107_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_107_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_107_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_107_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_107_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_107_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_107_TARGET_SHIFT)
#define XUSB_XHCI_DB_107_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_107_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_107_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_107_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_107_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_107_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_107_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_107_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_107_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_107_RSVD0_SHIFT)
#define XUSB_XHCI_DB_107_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_107_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_107_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_107_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_107_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_107_STREAMID_SHIFT)
#define XUSB_XHCI_DB_107_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_107_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_107_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_107_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_107_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_107_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_107_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_108                                   _MK_ADDR_CONST(0x301b0)
#define XUSB_XHCI_DB_108_SECURE                            0
#define XUSB_XHCI_DB_108_WORD_COUNT                        1
#define XUSB_XHCI_DB_108_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_108_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_108_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_108_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_108_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_108_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_108_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_108_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_108_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_108_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_108_TARGET_SHIFT)
#define XUSB_XHCI_DB_108_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_108_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_108_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_108_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_108_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_108_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_108_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_108_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_108_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_108_RSVD0_SHIFT)
#define XUSB_XHCI_DB_108_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_108_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_108_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_108_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_108_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_108_STREAMID_SHIFT)
#define XUSB_XHCI_DB_108_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_108_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_108_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_108_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_108_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_108_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_108_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_109                                   _MK_ADDR_CONST(0x301b4)
#define XUSB_XHCI_DB_109_SECURE                            0
#define XUSB_XHCI_DB_109_WORD_COUNT                        1
#define XUSB_XHCI_DB_109_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_109_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_109_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_109_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_109_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_109_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_109_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_109_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_109_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_109_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_109_TARGET_SHIFT)
#define XUSB_XHCI_DB_109_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_109_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_109_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_109_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_109_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_109_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_109_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_109_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_109_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_109_RSVD0_SHIFT)
#define XUSB_XHCI_DB_109_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_109_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_109_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_109_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_109_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_109_STREAMID_SHIFT)
#define XUSB_XHCI_DB_109_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_109_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_109_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_109_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_109_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_109_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_109_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_110                                   _MK_ADDR_CONST(0x301b8)
#define XUSB_XHCI_DB_110_SECURE                            0
#define XUSB_XHCI_DB_110_WORD_COUNT                        1
#define XUSB_XHCI_DB_110_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_110_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_110_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_110_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_110_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_110_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_110_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_110_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_110_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_110_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_110_TARGET_SHIFT)
#define XUSB_XHCI_DB_110_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_110_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_110_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_110_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_110_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_110_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_110_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_110_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_110_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_110_RSVD0_SHIFT)
#define XUSB_XHCI_DB_110_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_110_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_110_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_110_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_110_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_110_STREAMID_SHIFT)
#define XUSB_XHCI_DB_110_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_110_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_110_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_110_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_110_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_110_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_110_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_111                                   _MK_ADDR_CONST(0x301bc)
#define XUSB_XHCI_DB_111_SECURE                            0
#define XUSB_XHCI_DB_111_WORD_COUNT                        1
#define XUSB_XHCI_DB_111_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_111_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_111_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_111_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_111_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_111_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_111_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_111_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_111_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_111_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_111_TARGET_SHIFT)
#define XUSB_XHCI_DB_111_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_111_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_111_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_111_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_111_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_111_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_111_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_111_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_111_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_111_RSVD0_SHIFT)
#define XUSB_XHCI_DB_111_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_111_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_111_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_111_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_111_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_111_STREAMID_SHIFT)
#define XUSB_XHCI_DB_111_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_111_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_111_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_111_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_111_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_111_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_111_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_112                                   _MK_ADDR_CONST(0x301c0)
#define XUSB_XHCI_DB_112_SECURE                            0
#define XUSB_XHCI_DB_112_WORD_COUNT                        1
#define XUSB_XHCI_DB_112_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_112_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_112_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_112_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_112_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_112_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_112_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_112_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_112_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_112_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_112_TARGET_SHIFT)
#define XUSB_XHCI_DB_112_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_112_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_112_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_112_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_112_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_112_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_112_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_112_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_112_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_112_RSVD0_SHIFT)
#define XUSB_XHCI_DB_112_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_112_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_112_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_112_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_112_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_112_STREAMID_SHIFT)
#define XUSB_XHCI_DB_112_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_112_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_112_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_112_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_112_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_112_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_112_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_113                                   _MK_ADDR_CONST(0x301c4)
#define XUSB_XHCI_DB_113_SECURE                            0
#define XUSB_XHCI_DB_113_WORD_COUNT                        1
#define XUSB_XHCI_DB_113_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_113_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_113_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_113_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_113_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_113_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_113_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_113_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_113_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_113_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_113_TARGET_SHIFT)
#define XUSB_XHCI_DB_113_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_113_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_113_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_113_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_113_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_113_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_113_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_113_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_113_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_113_RSVD0_SHIFT)
#define XUSB_XHCI_DB_113_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_113_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_113_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_113_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_113_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_113_STREAMID_SHIFT)
#define XUSB_XHCI_DB_113_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_113_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_113_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_113_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_113_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_113_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_113_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_114                                   _MK_ADDR_CONST(0x301c8)
#define XUSB_XHCI_DB_114_SECURE                            0
#define XUSB_XHCI_DB_114_WORD_COUNT                        1
#define XUSB_XHCI_DB_114_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_114_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_114_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_114_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_114_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_114_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_114_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_114_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_114_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_114_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_114_TARGET_SHIFT)
#define XUSB_XHCI_DB_114_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_114_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_114_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_114_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_114_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_114_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_114_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_114_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_114_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_114_RSVD0_SHIFT)
#define XUSB_XHCI_DB_114_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_114_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_114_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_114_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_114_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_114_STREAMID_SHIFT)
#define XUSB_XHCI_DB_114_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_114_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_114_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_114_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_114_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_114_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_114_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_115                                   _MK_ADDR_CONST(0x301cc)
#define XUSB_XHCI_DB_115_SECURE                            0
#define XUSB_XHCI_DB_115_WORD_COUNT                        1
#define XUSB_XHCI_DB_115_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_115_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_115_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_115_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_115_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_115_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_115_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_115_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_115_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_115_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_115_TARGET_SHIFT)
#define XUSB_XHCI_DB_115_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_115_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_115_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_115_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_115_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_115_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_115_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_115_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_115_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_115_RSVD0_SHIFT)
#define XUSB_XHCI_DB_115_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_115_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_115_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_115_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_115_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_115_STREAMID_SHIFT)
#define XUSB_XHCI_DB_115_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_115_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_115_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_115_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_115_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_115_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_115_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_116                                   _MK_ADDR_CONST(0x301d0)
#define XUSB_XHCI_DB_116_SECURE                            0
#define XUSB_XHCI_DB_116_WORD_COUNT                        1
#define XUSB_XHCI_DB_116_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_116_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_116_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_116_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_116_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_116_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_116_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_116_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_116_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_116_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_116_TARGET_SHIFT)
#define XUSB_XHCI_DB_116_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_116_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_116_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_116_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_116_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_116_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_116_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_116_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_116_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_116_RSVD0_SHIFT)
#define XUSB_XHCI_DB_116_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_116_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_116_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_116_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_116_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_116_STREAMID_SHIFT)
#define XUSB_XHCI_DB_116_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_116_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_116_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_116_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_116_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_116_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_116_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_117                                   _MK_ADDR_CONST(0x301d4)
#define XUSB_XHCI_DB_117_SECURE                            0
#define XUSB_XHCI_DB_117_WORD_COUNT                        1
#define XUSB_XHCI_DB_117_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_117_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_117_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_117_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_117_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_117_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_117_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_117_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_117_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_117_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_117_TARGET_SHIFT)
#define XUSB_XHCI_DB_117_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_117_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_117_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_117_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_117_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_117_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_117_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_117_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_117_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_117_RSVD0_SHIFT)
#define XUSB_XHCI_DB_117_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_117_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_117_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_117_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_117_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_117_STREAMID_SHIFT)
#define XUSB_XHCI_DB_117_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_117_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_117_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_117_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_117_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_117_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_117_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_118                                   _MK_ADDR_CONST(0x301d8)
#define XUSB_XHCI_DB_118_SECURE                            0
#define XUSB_XHCI_DB_118_WORD_COUNT                        1
#define XUSB_XHCI_DB_118_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_118_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_118_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_118_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_118_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_118_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_118_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_118_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_118_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_118_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_118_TARGET_SHIFT)
#define XUSB_XHCI_DB_118_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_118_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_118_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_118_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_118_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_118_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_118_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_118_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_118_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_118_RSVD0_SHIFT)
#define XUSB_XHCI_DB_118_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_118_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_118_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_118_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_118_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_118_STREAMID_SHIFT)
#define XUSB_XHCI_DB_118_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_118_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_118_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_118_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_118_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_118_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_118_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_119                                   _MK_ADDR_CONST(0x301dc)
#define XUSB_XHCI_DB_119_SECURE                            0
#define XUSB_XHCI_DB_119_WORD_COUNT                        1
#define XUSB_XHCI_DB_119_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_119_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_119_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_119_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_119_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_119_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_119_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_119_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_119_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_119_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_119_TARGET_SHIFT)
#define XUSB_XHCI_DB_119_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_119_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_119_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_119_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_119_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_119_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_119_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_119_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_119_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_119_RSVD0_SHIFT)
#define XUSB_XHCI_DB_119_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_119_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_119_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_119_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_119_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_119_STREAMID_SHIFT)
#define XUSB_XHCI_DB_119_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_119_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_119_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_119_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_119_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_119_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_119_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_120                                   _MK_ADDR_CONST(0x301e0)
#define XUSB_XHCI_DB_120_SECURE                            0
#define XUSB_XHCI_DB_120_WORD_COUNT                        1
#define XUSB_XHCI_DB_120_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_120_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_120_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_120_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_120_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_120_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_120_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_120_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_120_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_120_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_120_TARGET_SHIFT)
#define XUSB_XHCI_DB_120_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_120_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_120_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_120_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_120_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_120_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_120_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_120_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_120_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_120_RSVD0_SHIFT)
#define XUSB_XHCI_DB_120_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_120_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_120_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_120_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_120_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_120_STREAMID_SHIFT)
#define XUSB_XHCI_DB_120_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_120_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_120_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_120_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_120_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_120_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_120_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_121                                   _MK_ADDR_CONST(0x301e4)
#define XUSB_XHCI_DB_121_SECURE                            0
#define XUSB_XHCI_DB_121_WORD_COUNT                        1
#define XUSB_XHCI_DB_121_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_121_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_121_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_121_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_121_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_121_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_121_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_121_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_121_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_121_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_121_TARGET_SHIFT)
#define XUSB_XHCI_DB_121_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_121_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_121_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_121_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_121_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_121_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_121_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_121_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_121_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_121_RSVD0_SHIFT)
#define XUSB_XHCI_DB_121_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_121_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_121_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_121_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_121_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_121_STREAMID_SHIFT)
#define XUSB_XHCI_DB_121_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_121_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_121_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_121_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_121_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_121_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_121_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_122                                   _MK_ADDR_CONST(0x301e8)
#define XUSB_XHCI_DB_122_SECURE                            0
#define XUSB_XHCI_DB_122_WORD_COUNT                        1
#define XUSB_XHCI_DB_122_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_122_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_122_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_122_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_122_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_122_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_122_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_122_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_122_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_122_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_122_TARGET_SHIFT)
#define XUSB_XHCI_DB_122_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_122_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_122_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_122_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_122_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_122_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_122_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_122_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_122_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_122_RSVD0_SHIFT)
#define XUSB_XHCI_DB_122_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_122_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_122_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_122_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_122_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_122_STREAMID_SHIFT)
#define XUSB_XHCI_DB_122_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_122_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_122_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_122_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_122_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_122_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_122_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_123                                   _MK_ADDR_CONST(0x301ec)
#define XUSB_XHCI_DB_123_SECURE                            0
#define XUSB_XHCI_DB_123_WORD_COUNT                        1
#define XUSB_XHCI_DB_123_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_123_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_123_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_123_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_123_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_123_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_123_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_123_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_123_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_123_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_123_TARGET_SHIFT)
#define XUSB_XHCI_DB_123_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_123_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_123_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_123_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_123_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_123_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_123_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_123_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_123_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_123_RSVD0_SHIFT)
#define XUSB_XHCI_DB_123_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_123_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_123_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_123_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_123_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_123_STREAMID_SHIFT)
#define XUSB_XHCI_DB_123_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_123_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_123_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_123_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_123_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_123_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_123_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_124                                   _MK_ADDR_CONST(0x301f0)
#define XUSB_XHCI_DB_124_SECURE                            0
#define XUSB_XHCI_DB_124_WORD_COUNT                        1
#define XUSB_XHCI_DB_124_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_124_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_124_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_124_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_124_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_124_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_124_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_124_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_124_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_124_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_124_TARGET_SHIFT)
#define XUSB_XHCI_DB_124_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_124_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_124_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_124_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_124_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_124_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_124_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_124_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_124_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_124_RSVD0_SHIFT)
#define XUSB_XHCI_DB_124_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_124_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_124_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_124_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_124_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_124_STREAMID_SHIFT)
#define XUSB_XHCI_DB_124_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_124_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_124_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_124_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_124_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_124_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_124_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_125                                   _MK_ADDR_CONST(0x301f4)
#define XUSB_XHCI_DB_125_SECURE                            0
#define XUSB_XHCI_DB_125_WORD_COUNT                        1
#define XUSB_XHCI_DB_125_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_125_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_125_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_125_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_125_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_125_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_125_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_125_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_125_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_125_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_125_TARGET_SHIFT)
#define XUSB_XHCI_DB_125_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_125_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_125_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_125_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_125_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_125_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_125_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_125_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_125_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_125_RSVD0_SHIFT)
#define XUSB_XHCI_DB_125_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_125_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_125_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_125_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_125_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_125_STREAMID_SHIFT)
#define XUSB_XHCI_DB_125_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_125_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_125_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_125_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_125_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_125_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_125_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_126                                   _MK_ADDR_CONST(0x301f8)
#define XUSB_XHCI_DB_126_SECURE                            0
#define XUSB_XHCI_DB_126_WORD_COUNT                        1
#define XUSB_XHCI_DB_126_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_126_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_126_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_126_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_126_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_126_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_126_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_126_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_126_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_126_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_126_TARGET_SHIFT)
#define XUSB_XHCI_DB_126_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_126_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_126_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_126_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_126_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_126_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_126_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_126_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_126_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_126_RSVD0_SHIFT)
#define XUSB_XHCI_DB_126_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_126_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_126_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_126_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_126_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_126_STREAMID_SHIFT)
#define XUSB_XHCI_DB_126_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_126_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_126_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_126_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_126_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_126_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_126_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_127                                   _MK_ADDR_CONST(0x301fc)
#define XUSB_XHCI_DB_127_SECURE                            0
#define XUSB_XHCI_DB_127_WORD_COUNT                        1
#define XUSB_XHCI_DB_127_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_127_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_127_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_127_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_127_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_127_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_127_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_127_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_127_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_127_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_127_TARGET_SHIFT)
#define XUSB_XHCI_DB_127_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_127_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_127_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_127_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_127_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_127_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_127_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_127_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_127_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_127_RSVD0_SHIFT)
#define XUSB_XHCI_DB_127_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_127_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_127_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_127_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_127_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_127_STREAMID_SHIFT)
#define XUSB_XHCI_DB_127_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_127_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_127_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_127_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_127_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_127_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_127_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_128                                   _MK_ADDR_CONST(0x30200)
#define XUSB_XHCI_DB_128_SECURE                            0
#define XUSB_XHCI_DB_128_WORD_COUNT                        1
#define XUSB_XHCI_DB_128_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_128_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_128_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_128_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_128_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_128_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_128_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_128_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_128_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_128_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_128_TARGET_SHIFT)
#define XUSB_XHCI_DB_128_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_128_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_128_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_128_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_128_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_128_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_128_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_128_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_128_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_128_RSVD0_SHIFT)
#define XUSB_XHCI_DB_128_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_128_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_128_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_128_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_128_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_128_STREAMID_SHIFT)
#define XUSB_XHCI_DB_128_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_128_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_128_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_128_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_128_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_128_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_128_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_129                                   _MK_ADDR_CONST(0x30204)
#define XUSB_XHCI_DB_129_SECURE                            0
#define XUSB_XHCI_DB_129_WORD_COUNT                        1
#define XUSB_XHCI_DB_129_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_129_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_129_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_129_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_129_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_129_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_129_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_129_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_129_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_129_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_129_TARGET_SHIFT)
#define XUSB_XHCI_DB_129_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_129_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_129_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_129_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_129_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_129_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_129_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_129_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_129_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_129_RSVD0_SHIFT)
#define XUSB_XHCI_DB_129_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_129_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_129_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_129_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_129_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_129_STREAMID_SHIFT)
#define XUSB_XHCI_DB_129_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_129_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_129_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_129_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_129_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_129_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_129_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_130                                   _MK_ADDR_CONST(0x30208)
#define XUSB_XHCI_DB_130_SECURE                            0
#define XUSB_XHCI_DB_130_WORD_COUNT                        1
#define XUSB_XHCI_DB_130_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_130_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_130_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_130_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_130_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_130_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_130_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_130_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_130_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_130_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_130_TARGET_SHIFT)
#define XUSB_XHCI_DB_130_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_130_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_130_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_130_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_130_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_130_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_130_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_130_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_130_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_130_RSVD0_SHIFT)
#define XUSB_XHCI_DB_130_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_130_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_130_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_130_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_130_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_130_STREAMID_SHIFT)
#define XUSB_XHCI_DB_130_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_130_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_130_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_130_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_130_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_130_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_130_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_131                                   _MK_ADDR_CONST(0x3020c)
#define XUSB_XHCI_DB_131_SECURE                            0
#define XUSB_XHCI_DB_131_WORD_COUNT                        1
#define XUSB_XHCI_DB_131_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_131_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_131_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_131_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_131_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_131_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_131_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_131_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_131_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_131_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_131_TARGET_SHIFT)
#define XUSB_XHCI_DB_131_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_131_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_131_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_131_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_131_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_131_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_131_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_131_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_131_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_131_RSVD0_SHIFT)
#define XUSB_XHCI_DB_131_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_131_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_131_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_131_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_131_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_131_STREAMID_SHIFT)
#define XUSB_XHCI_DB_131_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_131_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_131_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_131_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_131_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_131_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_131_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_132                                   _MK_ADDR_CONST(0x30210)
#define XUSB_XHCI_DB_132_SECURE                            0
#define XUSB_XHCI_DB_132_WORD_COUNT                        1
#define XUSB_XHCI_DB_132_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_132_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_132_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_132_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_132_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_132_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_132_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_132_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_132_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_132_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_132_TARGET_SHIFT)
#define XUSB_XHCI_DB_132_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_132_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_132_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_132_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_132_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_132_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_132_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_132_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_132_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_132_RSVD0_SHIFT)
#define XUSB_XHCI_DB_132_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_132_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_132_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_132_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_132_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_132_STREAMID_SHIFT)
#define XUSB_XHCI_DB_132_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_132_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_132_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_132_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_132_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_132_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_132_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_133                                   _MK_ADDR_CONST(0x30214)
#define XUSB_XHCI_DB_133_SECURE                            0
#define XUSB_XHCI_DB_133_WORD_COUNT                        1
#define XUSB_XHCI_DB_133_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_133_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_133_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_133_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_133_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_133_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_133_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_133_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_133_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_133_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_133_TARGET_SHIFT)
#define XUSB_XHCI_DB_133_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_133_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_133_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_133_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_133_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_133_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_133_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_133_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_133_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_133_RSVD0_SHIFT)
#define XUSB_XHCI_DB_133_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_133_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_133_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_133_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_133_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_133_STREAMID_SHIFT)
#define XUSB_XHCI_DB_133_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_133_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_133_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_133_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_133_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_133_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_133_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_134                                   _MK_ADDR_CONST(0x30218)
#define XUSB_XHCI_DB_134_SECURE                            0
#define XUSB_XHCI_DB_134_WORD_COUNT                        1
#define XUSB_XHCI_DB_134_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_134_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_134_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_134_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_134_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_134_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_134_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_134_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_134_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_134_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_134_TARGET_SHIFT)
#define XUSB_XHCI_DB_134_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_134_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_134_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_134_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_134_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_134_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_134_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_134_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_134_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_134_RSVD0_SHIFT)
#define XUSB_XHCI_DB_134_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_134_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_134_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_134_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_134_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_134_STREAMID_SHIFT)
#define XUSB_XHCI_DB_134_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_134_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_134_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_134_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_134_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_134_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_134_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_135                                   _MK_ADDR_CONST(0x3021c)
#define XUSB_XHCI_DB_135_SECURE                            0
#define XUSB_XHCI_DB_135_WORD_COUNT                        1
#define XUSB_XHCI_DB_135_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_135_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_135_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_135_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_135_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_135_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_135_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_135_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_135_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_135_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_135_TARGET_SHIFT)
#define XUSB_XHCI_DB_135_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_135_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_135_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_135_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_135_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_135_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_135_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_135_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_135_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_135_RSVD0_SHIFT)
#define XUSB_XHCI_DB_135_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_135_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_135_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_135_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_135_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_135_STREAMID_SHIFT)
#define XUSB_XHCI_DB_135_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_135_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_135_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_135_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_135_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_135_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_135_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_136                                   _MK_ADDR_CONST(0x30220)
#define XUSB_XHCI_DB_136_SECURE                            0
#define XUSB_XHCI_DB_136_WORD_COUNT                        1
#define XUSB_XHCI_DB_136_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_136_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_136_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_136_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_136_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_136_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_136_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_136_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_136_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_136_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_136_TARGET_SHIFT)
#define XUSB_XHCI_DB_136_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_136_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_136_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_136_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_136_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_136_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_136_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_136_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_136_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_136_RSVD0_SHIFT)
#define XUSB_XHCI_DB_136_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_136_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_136_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_136_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_136_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_136_STREAMID_SHIFT)
#define XUSB_XHCI_DB_136_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_136_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_136_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_136_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_136_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_136_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_136_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_137                                   _MK_ADDR_CONST(0x30224)
#define XUSB_XHCI_DB_137_SECURE                            0
#define XUSB_XHCI_DB_137_WORD_COUNT                        1
#define XUSB_XHCI_DB_137_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_137_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_137_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_137_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_137_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_137_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_137_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_137_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_137_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_137_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_137_TARGET_SHIFT)
#define XUSB_XHCI_DB_137_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_137_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_137_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_137_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_137_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_137_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_137_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_137_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_137_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_137_RSVD0_SHIFT)
#define XUSB_XHCI_DB_137_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_137_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_137_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_137_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_137_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_137_STREAMID_SHIFT)
#define XUSB_XHCI_DB_137_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_137_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_137_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_137_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_137_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_137_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_137_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_138                                   _MK_ADDR_CONST(0x30228)
#define XUSB_XHCI_DB_138_SECURE                            0
#define XUSB_XHCI_DB_138_WORD_COUNT                        1
#define XUSB_XHCI_DB_138_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_138_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_138_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_138_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_138_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_138_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_138_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_138_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_138_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_138_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_138_TARGET_SHIFT)
#define XUSB_XHCI_DB_138_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_138_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_138_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_138_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_138_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_138_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_138_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_138_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_138_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_138_RSVD0_SHIFT)
#define XUSB_XHCI_DB_138_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_138_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_138_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_138_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_138_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_138_STREAMID_SHIFT)
#define XUSB_XHCI_DB_138_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_138_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_138_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_138_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_138_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_138_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_138_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_139                                   _MK_ADDR_CONST(0x3022c)
#define XUSB_XHCI_DB_139_SECURE                            0
#define XUSB_XHCI_DB_139_WORD_COUNT                        1
#define XUSB_XHCI_DB_139_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_139_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_139_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_139_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_139_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_139_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_139_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_139_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_139_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_139_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_139_TARGET_SHIFT)
#define XUSB_XHCI_DB_139_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_139_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_139_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_139_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_139_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_139_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_139_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_139_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_139_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_139_RSVD0_SHIFT)
#define XUSB_XHCI_DB_139_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_139_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_139_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_139_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_139_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_139_STREAMID_SHIFT)
#define XUSB_XHCI_DB_139_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_139_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_139_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_139_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_139_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_139_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_139_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_140                                   _MK_ADDR_CONST(0x30230)
#define XUSB_XHCI_DB_140_SECURE                            0
#define XUSB_XHCI_DB_140_WORD_COUNT                        1
#define XUSB_XHCI_DB_140_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_140_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_140_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_140_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_140_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_140_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_140_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_140_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_140_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_140_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_140_TARGET_SHIFT)
#define XUSB_XHCI_DB_140_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_140_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_140_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_140_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_140_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_140_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_140_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_140_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_140_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_140_RSVD0_SHIFT)
#define XUSB_XHCI_DB_140_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_140_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_140_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_140_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_140_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_140_STREAMID_SHIFT)
#define XUSB_XHCI_DB_140_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_140_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_140_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_140_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_140_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_140_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_140_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_141                                   _MK_ADDR_CONST(0x30234)
#define XUSB_XHCI_DB_141_SECURE                            0
#define XUSB_XHCI_DB_141_WORD_COUNT                        1
#define XUSB_XHCI_DB_141_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_141_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_141_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_141_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_141_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_141_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_141_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_141_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_141_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_141_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_141_TARGET_SHIFT)
#define XUSB_XHCI_DB_141_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_141_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_141_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_141_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_141_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_141_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_141_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_141_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_141_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_141_RSVD0_SHIFT)
#define XUSB_XHCI_DB_141_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_141_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_141_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_141_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_141_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_141_STREAMID_SHIFT)
#define XUSB_XHCI_DB_141_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_141_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_141_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_141_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_141_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_141_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_141_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_142                                   _MK_ADDR_CONST(0x30238)
#define XUSB_XHCI_DB_142_SECURE                            0
#define XUSB_XHCI_DB_142_WORD_COUNT                        1
#define XUSB_XHCI_DB_142_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_142_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_142_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_142_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_142_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_142_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_142_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_142_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_142_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_142_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_142_TARGET_SHIFT)
#define XUSB_XHCI_DB_142_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_142_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_142_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_142_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_142_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_142_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_142_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_142_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_142_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_142_RSVD0_SHIFT)
#define XUSB_XHCI_DB_142_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_142_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_142_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_142_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_142_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_142_STREAMID_SHIFT)
#define XUSB_XHCI_DB_142_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_142_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_142_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_142_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_142_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_142_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_142_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_143                                   _MK_ADDR_CONST(0x3023c)
#define XUSB_XHCI_DB_143_SECURE                            0
#define XUSB_XHCI_DB_143_WORD_COUNT                        1
#define XUSB_XHCI_DB_143_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_143_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_143_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_143_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_143_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_143_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_143_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_143_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_143_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_143_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_143_TARGET_SHIFT)
#define XUSB_XHCI_DB_143_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_143_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_143_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_143_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_143_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_143_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_143_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_143_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_143_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_143_RSVD0_SHIFT)
#define XUSB_XHCI_DB_143_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_143_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_143_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_143_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_143_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_143_STREAMID_SHIFT)
#define XUSB_XHCI_DB_143_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_143_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_143_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_143_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_143_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_143_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_143_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_144                                   _MK_ADDR_CONST(0x30240)
#define XUSB_XHCI_DB_144_SECURE                            0
#define XUSB_XHCI_DB_144_WORD_COUNT                        1
#define XUSB_XHCI_DB_144_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_144_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_144_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_144_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_144_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_144_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_144_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_144_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_144_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_144_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_144_TARGET_SHIFT)
#define XUSB_XHCI_DB_144_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_144_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_144_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_144_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_144_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_144_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_144_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_144_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_144_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_144_RSVD0_SHIFT)
#define XUSB_XHCI_DB_144_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_144_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_144_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_144_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_144_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_144_STREAMID_SHIFT)
#define XUSB_XHCI_DB_144_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_144_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_144_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_144_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_144_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_144_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_144_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_145                                   _MK_ADDR_CONST(0x30244)
#define XUSB_XHCI_DB_145_SECURE                            0
#define XUSB_XHCI_DB_145_WORD_COUNT                        1
#define XUSB_XHCI_DB_145_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_145_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_145_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_145_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_145_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_145_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_145_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_145_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_145_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_145_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_145_TARGET_SHIFT)
#define XUSB_XHCI_DB_145_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_145_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_145_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_145_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_145_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_145_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_145_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_145_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_145_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_145_RSVD0_SHIFT)
#define XUSB_XHCI_DB_145_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_145_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_145_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_145_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_145_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_145_STREAMID_SHIFT)
#define XUSB_XHCI_DB_145_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_145_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_145_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_145_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_145_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_145_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_145_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_146                                   _MK_ADDR_CONST(0x30248)
#define XUSB_XHCI_DB_146_SECURE                            0
#define XUSB_XHCI_DB_146_WORD_COUNT                        1
#define XUSB_XHCI_DB_146_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_146_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_146_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_146_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_146_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_146_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_146_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_146_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_146_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_146_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_146_TARGET_SHIFT)
#define XUSB_XHCI_DB_146_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_146_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_146_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_146_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_146_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_146_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_146_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_146_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_146_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_146_RSVD0_SHIFT)
#define XUSB_XHCI_DB_146_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_146_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_146_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_146_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_146_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_146_STREAMID_SHIFT)
#define XUSB_XHCI_DB_146_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_146_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_146_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_146_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_146_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_146_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_146_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_147                                   _MK_ADDR_CONST(0x3024c)
#define XUSB_XHCI_DB_147_SECURE                            0
#define XUSB_XHCI_DB_147_WORD_COUNT                        1
#define XUSB_XHCI_DB_147_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_147_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_147_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_147_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_147_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_147_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_147_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_147_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_147_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_147_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_147_TARGET_SHIFT)
#define XUSB_XHCI_DB_147_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_147_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_147_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_147_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_147_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_147_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_147_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_147_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_147_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_147_RSVD0_SHIFT)
#define XUSB_XHCI_DB_147_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_147_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_147_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_147_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_147_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_147_STREAMID_SHIFT)
#define XUSB_XHCI_DB_147_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_147_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_147_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_147_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_147_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_147_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_147_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_148                                   _MK_ADDR_CONST(0x30250)
#define XUSB_XHCI_DB_148_SECURE                            0
#define XUSB_XHCI_DB_148_WORD_COUNT                        1
#define XUSB_XHCI_DB_148_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_148_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_148_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_148_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_148_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_148_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_148_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_148_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_148_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_148_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_148_TARGET_SHIFT)
#define XUSB_XHCI_DB_148_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_148_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_148_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_148_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_148_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_148_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_148_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_148_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_148_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_148_RSVD0_SHIFT)
#define XUSB_XHCI_DB_148_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_148_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_148_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_148_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_148_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_148_STREAMID_SHIFT)
#define XUSB_XHCI_DB_148_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_148_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_148_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_148_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_148_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_148_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_148_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_149                                   _MK_ADDR_CONST(0x30254)
#define XUSB_XHCI_DB_149_SECURE                            0
#define XUSB_XHCI_DB_149_WORD_COUNT                        1
#define XUSB_XHCI_DB_149_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_149_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_149_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_149_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_149_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_149_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_149_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_149_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_149_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_149_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_149_TARGET_SHIFT)
#define XUSB_XHCI_DB_149_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_149_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_149_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_149_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_149_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_149_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_149_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_149_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_149_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_149_RSVD0_SHIFT)
#define XUSB_XHCI_DB_149_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_149_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_149_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_149_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_149_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_149_STREAMID_SHIFT)
#define XUSB_XHCI_DB_149_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_149_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_149_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_149_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_149_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_149_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_149_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_150                                   _MK_ADDR_CONST(0x30258)
#define XUSB_XHCI_DB_150_SECURE                            0
#define XUSB_XHCI_DB_150_WORD_COUNT                        1
#define XUSB_XHCI_DB_150_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_150_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_150_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_150_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_150_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_150_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_150_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_150_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_150_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_150_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_150_TARGET_SHIFT)
#define XUSB_XHCI_DB_150_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_150_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_150_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_150_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_150_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_150_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_150_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_150_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_150_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_150_RSVD0_SHIFT)
#define XUSB_XHCI_DB_150_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_150_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_150_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_150_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_150_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_150_STREAMID_SHIFT)
#define XUSB_XHCI_DB_150_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_150_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_150_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_150_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_150_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_150_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_150_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_151                                   _MK_ADDR_CONST(0x3025c)
#define XUSB_XHCI_DB_151_SECURE                            0
#define XUSB_XHCI_DB_151_WORD_COUNT                        1
#define XUSB_XHCI_DB_151_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_151_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_151_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_151_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_151_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_151_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_151_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_151_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_151_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_151_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_151_TARGET_SHIFT)
#define XUSB_XHCI_DB_151_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_151_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_151_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_151_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_151_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_151_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_151_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_151_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_151_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_151_RSVD0_SHIFT)
#define XUSB_XHCI_DB_151_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_151_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_151_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_151_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_151_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_151_STREAMID_SHIFT)
#define XUSB_XHCI_DB_151_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_151_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_151_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_151_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_151_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_151_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_151_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_152                                   _MK_ADDR_CONST(0x30260)
#define XUSB_XHCI_DB_152_SECURE                            0
#define XUSB_XHCI_DB_152_WORD_COUNT                        1
#define XUSB_XHCI_DB_152_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_152_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_152_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_152_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_152_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_152_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_152_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_152_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_152_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_152_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_152_TARGET_SHIFT)
#define XUSB_XHCI_DB_152_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_152_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_152_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_152_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_152_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_152_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_152_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_152_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_152_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_152_RSVD0_SHIFT)
#define XUSB_XHCI_DB_152_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_152_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_152_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_152_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_152_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_152_STREAMID_SHIFT)
#define XUSB_XHCI_DB_152_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_152_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_152_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_152_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_152_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_152_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_152_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_153                                   _MK_ADDR_CONST(0x30264)
#define XUSB_XHCI_DB_153_SECURE                            0
#define XUSB_XHCI_DB_153_WORD_COUNT                        1
#define XUSB_XHCI_DB_153_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_153_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_153_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_153_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_153_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_153_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_153_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_153_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_153_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_153_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_153_TARGET_SHIFT)
#define XUSB_XHCI_DB_153_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_153_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_153_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_153_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_153_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_153_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_153_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_153_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_153_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_153_RSVD0_SHIFT)
#define XUSB_XHCI_DB_153_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_153_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_153_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_153_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_153_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_153_STREAMID_SHIFT)
#define XUSB_XHCI_DB_153_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_153_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_153_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_153_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_153_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_153_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_153_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_154                                   _MK_ADDR_CONST(0x30268)
#define XUSB_XHCI_DB_154_SECURE                            0
#define XUSB_XHCI_DB_154_WORD_COUNT                        1
#define XUSB_XHCI_DB_154_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_154_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_154_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_154_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_154_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_154_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_154_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_154_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_154_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_154_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_154_TARGET_SHIFT)
#define XUSB_XHCI_DB_154_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_154_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_154_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_154_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_154_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_154_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_154_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_154_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_154_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_154_RSVD0_SHIFT)
#define XUSB_XHCI_DB_154_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_154_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_154_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_154_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_154_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_154_STREAMID_SHIFT)
#define XUSB_XHCI_DB_154_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_154_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_154_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_154_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_154_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_154_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_154_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_155                                   _MK_ADDR_CONST(0x3026c)
#define XUSB_XHCI_DB_155_SECURE                            0
#define XUSB_XHCI_DB_155_WORD_COUNT                        1
#define XUSB_XHCI_DB_155_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_155_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_155_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_155_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_155_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_155_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_155_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_155_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_155_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_155_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_155_TARGET_SHIFT)
#define XUSB_XHCI_DB_155_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_155_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_155_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_155_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_155_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_155_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_155_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_155_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_155_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_155_RSVD0_SHIFT)
#define XUSB_XHCI_DB_155_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_155_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_155_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_155_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_155_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_155_STREAMID_SHIFT)
#define XUSB_XHCI_DB_155_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_155_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_155_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_155_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_155_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_155_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_155_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_156                                   _MK_ADDR_CONST(0x30270)
#define XUSB_XHCI_DB_156_SECURE                            0
#define XUSB_XHCI_DB_156_WORD_COUNT                        1
#define XUSB_XHCI_DB_156_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_156_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_156_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_156_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_156_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_156_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_156_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_156_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_156_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_156_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_156_TARGET_SHIFT)
#define XUSB_XHCI_DB_156_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_156_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_156_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_156_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_156_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_156_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_156_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_156_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_156_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_156_RSVD0_SHIFT)
#define XUSB_XHCI_DB_156_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_156_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_156_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_156_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_156_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_156_STREAMID_SHIFT)
#define XUSB_XHCI_DB_156_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_156_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_156_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_156_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_156_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_156_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_156_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_157                                   _MK_ADDR_CONST(0x30274)
#define XUSB_XHCI_DB_157_SECURE                            0
#define XUSB_XHCI_DB_157_WORD_COUNT                        1
#define XUSB_XHCI_DB_157_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_157_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_157_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_157_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_157_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_157_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_157_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_157_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_157_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_157_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_157_TARGET_SHIFT)
#define XUSB_XHCI_DB_157_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_157_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_157_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_157_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_157_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_157_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_157_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_157_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_157_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_157_RSVD0_SHIFT)
#define XUSB_XHCI_DB_157_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_157_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_157_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_157_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_157_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_157_STREAMID_SHIFT)
#define XUSB_XHCI_DB_157_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_157_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_157_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_157_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_157_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_157_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_157_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_158                                   _MK_ADDR_CONST(0x30278)
#define XUSB_XHCI_DB_158_SECURE                            0
#define XUSB_XHCI_DB_158_WORD_COUNT                        1
#define XUSB_XHCI_DB_158_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_158_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_158_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_158_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_158_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_158_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_158_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_158_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_158_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_158_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_158_TARGET_SHIFT)
#define XUSB_XHCI_DB_158_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_158_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_158_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_158_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_158_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_158_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_158_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_158_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_158_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_158_RSVD0_SHIFT)
#define XUSB_XHCI_DB_158_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_158_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_158_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_158_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_158_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_158_STREAMID_SHIFT)
#define XUSB_XHCI_DB_158_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_158_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_158_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_158_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_158_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_158_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_158_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_159                                   _MK_ADDR_CONST(0x3027c)
#define XUSB_XHCI_DB_159_SECURE                            0
#define XUSB_XHCI_DB_159_WORD_COUNT                        1
#define XUSB_XHCI_DB_159_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_159_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_159_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_159_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_159_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_159_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_159_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_159_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_159_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_159_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_159_TARGET_SHIFT)
#define XUSB_XHCI_DB_159_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_159_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_159_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_159_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_159_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_159_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_159_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_159_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_159_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_159_RSVD0_SHIFT)
#define XUSB_XHCI_DB_159_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_159_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_159_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_159_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_159_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_159_STREAMID_SHIFT)
#define XUSB_XHCI_DB_159_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_159_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_159_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_159_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_159_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_159_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_159_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_160                                   _MK_ADDR_CONST(0x30280)
#define XUSB_XHCI_DB_160_SECURE                            0
#define XUSB_XHCI_DB_160_WORD_COUNT                        1
#define XUSB_XHCI_DB_160_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_160_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_160_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_160_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_160_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_160_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_160_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_160_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_160_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_160_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_160_TARGET_SHIFT)
#define XUSB_XHCI_DB_160_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_160_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_160_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_160_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_160_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_160_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_160_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_160_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_160_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_160_RSVD0_SHIFT)
#define XUSB_XHCI_DB_160_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_160_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_160_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_160_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_160_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_160_STREAMID_SHIFT)
#define XUSB_XHCI_DB_160_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_160_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_160_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_160_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_160_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_160_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_160_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_161                                   _MK_ADDR_CONST(0x30284)
#define XUSB_XHCI_DB_161_SECURE                            0
#define XUSB_XHCI_DB_161_WORD_COUNT                        1
#define XUSB_XHCI_DB_161_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_161_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_161_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_161_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_161_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_161_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_161_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_161_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_161_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_161_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_161_TARGET_SHIFT)
#define XUSB_XHCI_DB_161_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_161_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_161_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_161_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_161_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_161_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_161_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_161_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_161_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_161_RSVD0_SHIFT)
#define XUSB_XHCI_DB_161_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_161_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_161_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_161_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_161_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_161_STREAMID_SHIFT)
#define XUSB_XHCI_DB_161_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_161_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_161_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_161_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_161_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_161_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_161_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_162                                   _MK_ADDR_CONST(0x30288)
#define XUSB_XHCI_DB_162_SECURE                            0
#define XUSB_XHCI_DB_162_WORD_COUNT                        1
#define XUSB_XHCI_DB_162_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_162_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_162_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_162_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_162_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_162_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_162_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_162_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_162_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_162_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_162_TARGET_SHIFT)
#define XUSB_XHCI_DB_162_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_162_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_162_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_162_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_162_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_162_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_162_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_162_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_162_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_162_RSVD0_SHIFT)
#define XUSB_XHCI_DB_162_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_162_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_162_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_162_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_162_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_162_STREAMID_SHIFT)
#define XUSB_XHCI_DB_162_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_162_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_162_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_162_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_162_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_162_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_162_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_163                                   _MK_ADDR_CONST(0x3028c)
#define XUSB_XHCI_DB_163_SECURE                            0
#define XUSB_XHCI_DB_163_WORD_COUNT                        1
#define XUSB_XHCI_DB_163_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_163_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_163_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_163_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_163_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_163_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_163_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_163_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_163_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_163_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_163_TARGET_SHIFT)
#define XUSB_XHCI_DB_163_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_163_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_163_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_163_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_163_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_163_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_163_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_163_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_163_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_163_RSVD0_SHIFT)
#define XUSB_XHCI_DB_163_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_163_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_163_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_163_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_163_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_163_STREAMID_SHIFT)
#define XUSB_XHCI_DB_163_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_163_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_163_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_163_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_163_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_163_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_163_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_164                                   _MK_ADDR_CONST(0x30290)
#define XUSB_XHCI_DB_164_SECURE                            0
#define XUSB_XHCI_DB_164_WORD_COUNT                        1
#define XUSB_XHCI_DB_164_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_164_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_164_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_164_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_164_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_164_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_164_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_164_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_164_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_164_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_164_TARGET_SHIFT)
#define XUSB_XHCI_DB_164_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_164_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_164_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_164_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_164_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_164_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_164_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_164_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_164_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_164_RSVD0_SHIFT)
#define XUSB_XHCI_DB_164_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_164_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_164_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_164_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_164_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_164_STREAMID_SHIFT)
#define XUSB_XHCI_DB_164_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_164_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_164_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_164_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_164_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_164_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_164_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_165                                   _MK_ADDR_CONST(0x30294)
#define XUSB_XHCI_DB_165_SECURE                            0
#define XUSB_XHCI_DB_165_WORD_COUNT                        1
#define XUSB_XHCI_DB_165_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_165_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_165_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_165_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_165_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_165_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_165_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_165_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_165_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_165_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_165_TARGET_SHIFT)
#define XUSB_XHCI_DB_165_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_165_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_165_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_165_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_165_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_165_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_165_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_165_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_165_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_165_RSVD0_SHIFT)
#define XUSB_XHCI_DB_165_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_165_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_165_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_165_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_165_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_165_STREAMID_SHIFT)
#define XUSB_XHCI_DB_165_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_165_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_165_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_165_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_165_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_165_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_165_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_166                                   _MK_ADDR_CONST(0x30298)
#define XUSB_XHCI_DB_166_SECURE                            0
#define XUSB_XHCI_DB_166_WORD_COUNT                        1
#define XUSB_XHCI_DB_166_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_166_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_166_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_166_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_166_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_166_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_166_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_166_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_166_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_166_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_166_TARGET_SHIFT)
#define XUSB_XHCI_DB_166_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_166_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_166_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_166_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_166_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_166_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_166_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_166_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_166_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_166_RSVD0_SHIFT)
#define XUSB_XHCI_DB_166_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_166_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_166_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_166_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_166_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_166_STREAMID_SHIFT)
#define XUSB_XHCI_DB_166_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_166_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_166_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_166_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_166_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_166_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_166_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_167                                   _MK_ADDR_CONST(0x3029c)
#define XUSB_XHCI_DB_167_SECURE                            0
#define XUSB_XHCI_DB_167_WORD_COUNT                        1
#define XUSB_XHCI_DB_167_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_167_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_167_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_167_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_167_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_167_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_167_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_167_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_167_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_167_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_167_TARGET_SHIFT)
#define XUSB_XHCI_DB_167_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_167_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_167_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_167_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_167_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_167_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_167_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_167_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_167_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_167_RSVD0_SHIFT)
#define XUSB_XHCI_DB_167_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_167_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_167_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_167_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_167_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_167_STREAMID_SHIFT)
#define XUSB_XHCI_DB_167_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_167_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_167_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_167_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_167_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_167_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_167_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_168                                   _MK_ADDR_CONST(0x302a0)
#define XUSB_XHCI_DB_168_SECURE                            0
#define XUSB_XHCI_DB_168_WORD_COUNT                        1
#define XUSB_XHCI_DB_168_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_168_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_168_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_168_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_168_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_168_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_168_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_168_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_168_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_168_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_168_TARGET_SHIFT)
#define XUSB_XHCI_DB_168_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_168_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_168_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_168_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_168_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_168_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_168_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_168_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_168_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_168_RSVD0_SHIFT)
#define XUSB_XHCI_DB_168_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_168_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_168_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_168_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_168_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_168_STREAMID_SHIFT)
#define XUSB_XHCI_DB_168_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_168_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_168_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_168_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_168_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_168_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_168_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_169                                   _MK_ADDR_CONST(0x302a4)
#define XUSB_XHCI_DB_169_SECURE                            0
#define XUSB_XHCI_DB_169_WORD_COUNT                        1
#define XUSB_XHCI_DB_169_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_169_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_169_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_169_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_169_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_169_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_169_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_169_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_169_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_169_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_169_TARGET_SHIFT)
#define XUSB_XHCI_DB_169_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_169_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_169_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_169_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_169_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_169_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_169_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_169_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_169_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_169_RSVD0_SHIFT)
#define XUSB_XHCI_DB_169_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_169_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_169_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_169_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_169_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_169_STREAMID_SHIFT)
#define XUSB_XHCI_DB_169_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_169_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_169_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_169_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_169_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_169_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_169_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_170                                   _MK_ADDR_CONST(0x302a8)
#define XUSB_XHCI_DB_170_SECURE                            0
#define XUSB_XHCI_DB_170_WORD_COUNT                        1
#define XUSB_XHCI_DB_170_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_170_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_170_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_170_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_170_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_170_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_170_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_170_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_170_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_170_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_170_TARGET_SHIFT)
#define XUSB_XHCI_DB_170_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_170_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_170_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_170_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_170_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_170_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_170_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_170_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_170_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_170_RSVD0_SHIFT)
#define XUSB_XHCI_DB_170_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_170_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_170_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_170_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_170_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_170_STREAMID_SHIFT)
#define XUSB_XHCI_DB_170_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_170_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_170_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_170_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_170_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_170_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_170_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_171                                   _MK_ADDR_CONST(0x302ac)
#define XUSB_XHCI_DB_171_SECURE                            0
#define XUSB_XHCI_DB_171_WORD_COUNT                        1
#define XUSB_XHCI_DB_171_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_171_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_171_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_171_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_171_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_171_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_171_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_171_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_171_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_171_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_171_TARGET_SHIFT)
#define XUSB_XHCI_DB_171_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_171_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_171_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_171_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_171_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_171_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_171_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_171_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_171_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_171_RSVD0_SHIFT)
#define XUSB_XHCI_DB_171_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_171_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_171_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_171_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_171_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_171_STREAMID_SHIFT)
#define XUSB_XHCI_DB_171_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_171_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_171_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_171_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_171_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_171_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_171_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_172                                   _MK_ADDR_CONST(0x302b0)
#define XUSB_XHCI_DB_172_SECURE                            0
#define XUSB_XHCI_DB_172_WORD_COUNT                        1
#define XUSB_XHCI_DB_172_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_172_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_172_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_172_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_172_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_172_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_172_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_172_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_172_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_172_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_172_TARGET_SHIFT)
#define XUSB_XHCI_DB_172_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_172_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_172_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_172_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_172_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_172_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_172_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_172_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_172_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_172_RSVD0_SHIFT)
#define XUSB_XHCI_DB_172_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_172_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_172_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_172_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_172_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_172_STREAMID_SHIFT)
#define XUSB_XHCI_DB_172_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_172_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_172_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_172_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_172_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_172_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_172_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_173                                   _MK_ADDR_CONST(0x302b4)
#define XUSB_XHCI_DB_173_SECURE                            0
#define XUSB_XHCI_DB_173_WORD_COUNT                        1
#define XUSB_XHCI_DB_173_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_173_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_173_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_173_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_173_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_173_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_173_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_173_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_173_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_173_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_173_TARGET_SHIFT)
#define XUSB_XHCI_DB_173_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_173_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_173_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_173_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_173_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_173_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_173_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_173_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_173_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_173_RSVD0_SHIFT)
#define XUSB_XHCI_DB_173_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_173_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_173_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_173_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_173_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_173_STREAMID_SHIFT)
#define XUSB_XHCI_DB_173_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_173_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_173_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_173_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_173_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_173_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_173_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_174                                   _MK_ADDR_CONST(0x302b8)
#define XUSB_XHCI_DB_174_SECURE                            0
#define XUSB_XHCI_DB_174_WORD_COUNT                        1
#define XUSB_XHCI_DB_174_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_174_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_174_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_174_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_174_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_174_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_174_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_174_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_174_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_174_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_174_TARGET_SHIFT)
#define XUSB_XHCI_DB_174_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_174_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_174_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_174_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_174_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_174_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_174_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_174_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_174_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_174_RSVD0_SHIFT)
#define XUSB_XHCI_DB_174_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_174_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_174_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_174_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_174_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_174_STREAMID_SHIFT)
#define XUSB_XHCI_DB_174_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_174_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_174_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_174_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_174_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_174_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_174_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_175                                   _MK_ADDR_CONST(0x302bc)
#define XUSB_XHCI_DB_175_SECURE                            0
#define XUSB_XHCI_DB_175_WORD_COUNT                        1
#define XUSB_XHCI_DB_175_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_175_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_175_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_175_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_175_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_175_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_175_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_175_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_175_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_175_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_175_TARGET_SHIFT)
#define XUSB_XHCI_DB_175_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_175_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_175_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_175_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_175_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_175_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_175_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_175_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_175_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_175_RSVD0_SHIFT)
#define XUSB_XHCI_DB_175_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_175_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_175_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_175_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_175_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_175_STREAMID_SHIFT)
#define XUSB_XHCI_DB_175_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_175_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_175_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_175_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_175_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_175_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_175_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_176                                   _MK_ADDR_CONST(0x302c0)
#define XUSB_XHCI_DB_176_SECURE                            0
#define XUSB_XHCI_DB_176_WORD_COUNT                        1
#define XUSB_XHCI_DB_176_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_176_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_176_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_176_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_176_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_176_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_176_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_176_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_176_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_176_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_176_TARGET_SHIFT)
#define XUSB_XHCI_DB_176_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_176_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_176_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_176_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_176_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_176_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_176_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_176_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_176_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_176_RSVD0_SHIFT)
#define XUSB_XHCI_DB_176_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_176_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_176_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_176_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_176_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_176_STREAMID_SHIFT)
#define XUSB_XHCI_DB_176_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_176_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_176_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_176_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_176_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_176_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_176_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_177                                   _MK_ADDR_CONST(0x302c4)
#define XUSB_XHCI_DB_177_SECURE                            0
#define XUSB_XHCI_DB_177_WORD_COUNT                        1
#define XUSB_XHCI_DB_177_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_177_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_177_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_177_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_177_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_177_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_177_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_177_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_177_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_177_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_177_TARGET_SHIFT)
#define XUSB_XHCI_DB_177_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_177_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_177_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_177_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_177_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_177_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_177_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_177_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_177_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_177_RSVD0_SHIFT)
#define XUSB_XHCI_DB_177_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_177_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_177_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_177_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_177_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_177_STREAMID_SHIFT)
#define XUSB_XHCI_DB_177_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_177_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_177_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_177_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_177_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_177_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_177_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_178                                   _MK_ADDR_CONST(0x302c8)
#define XUSB_XHCI_DB_178_SECURE                            0
#define XUSB_XHCI_DB_178_WORD_COUNT                        1
#define XUSB_XHCI_DB_178_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_178_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_178_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_178_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_178_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_178_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_178_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_178_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_178_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_178_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_178_TARGET_SHIFT)
#define XUSB_XHCI_DB_178_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_178_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_178_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_178_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_178_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_178_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_178_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_178_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_178_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_178_RSVD0_SHIFT)
#define XUSB_XHCI_DB_178_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_178_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_178_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_178_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_178_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_178_STREAMID_SHIFT)
#define XUSB_XHCI_DB_178_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_178_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_178_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_178_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_178_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_178_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_178_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_179                                   _MK_ADDR_CONST(0x302cc)
#define XUSB_XHCI_DB_179_SECURE                            0
#define XUSB_XHCI_DB_179_WORD_COUNT                        1
#define XUSB_XHCI_DB_179_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_179_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_179_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_179_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_179_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_179_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_179_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_179_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_179_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_179_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_179_TARGET_SHIFT)
#define XUSB_XHCI_DB_179_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_179_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_179_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_179_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_179_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_179_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_179_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_179_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_179_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_179_RSVD0_SHIFT)
#define XUSB_XHCI_DB_179_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_179_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_179_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_179_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_179_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_179_STREAMID_SHIFT)
#define XUSB_XHCI_DB_179_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_179_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_179_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_179_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_179_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_179_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_179_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_180                                   _MK_ADDR_CONST(0x302d0)
#define XUSB_XHCI_DB_180_SECURE                            0
#define XUSB_XHCI_DB_180_WORD_COUNT                        1
#define XUSB_XHCI_DB_180_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_180_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_180_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_180_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_180_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_180_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_180_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_180_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_180_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_180_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_180_TARGET_SHIFT)
#define XUSB_XHCI_DB_180_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_180_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_180_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_180_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_180_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_180_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_180_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_180_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_180_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_180_RSVD0_SHIFT)
#define XUSB_XHCI_DB_180_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_180_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_180_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_180_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_180_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_180_STREAMID_SHIFT)
#define XUSB_XHCI_DB_180_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_180_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_180_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_180_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_180_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_180_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_180_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_181                                   _MK_ADDR_CONST(0x302d4)
#define XUSB_XHCI_DB_181_SECURE                            0
#define XUSB_XHCI_DB_181_WORD_COUNT                        1
#define XUSB_XHCI_DB_181_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_181_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_181_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_181_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_181_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_181_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_181_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_181_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_181_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_181_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_181_TARGET_SHIFT)
#define XUSB_XHCI_DB_181_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_181_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_181_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_181_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_181_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_181_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_181_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_181_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_181_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_181_RSVD0_SHIFT)
#define XUSB_XHCI_DB_181_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_181_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_181_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_181_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_181_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_181_STREAMID_SHIFT)
#define XUSB_XHCI_DB_181_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_181_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_181_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_181_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_181_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_181_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_181_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_182                                   _MK_ADDR_CONST(0x302d8)
#define XUSB_XHCI_DB_182_SECURE                            0
#define XUSB_XHCI_DB_182_WORD_COUNT                        1
#define XUSB_XHCI_DB_182_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_182_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_182_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_182_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_182_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_182_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_182_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_182_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_182_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_182_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_182_TARGET_SHIFT)
#define XUSB_XHCI_DB_182_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_182_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_182_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_182_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_182_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_182_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_182_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_182_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_182_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_182_RSVD0_SHIFT)
#define XUSB_XHCI_DB_182_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_182_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_182_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_182_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_182_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_182_STREAMID_SHIFT)
#define XUSB_XHCI_DB_182_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_182_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_182_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_182_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_182_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_182_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_182_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_183                                   _MK_ADDR_CONST(0x302dc)
#define XUSB_XHCI_DB_183_SECURE                            0
#define XUSB_XHCI_DB_183_WORD_COUNT                        1
#define XUSB_XHCI_DB_183_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_183_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_183_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_183_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_183_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_183_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_183_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_183_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_183_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_183_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_183_TARGET_SHIFT)
#define XUSB_XHCI_DB_183_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_183_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_183_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_183_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_183_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_183_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_183_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_183_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_183_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_183_RSVD0_SHIFT)
#define XUSB_XHCI_DB_183_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_183_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_183_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_183_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_183_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_183_STREAMID_SHIFT)
#define XUSB_XHCI_DB_183_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_183_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_183_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_183_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_183_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_183_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_183_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_184                                   _MK_ADDR_CONST(0x302e0)
#define XUSB_XHCI_DB_184_SECURE                            0
#define XUSB_XHCI_DB_184_WORD_COUNT                        1
#define XUSB_XHCI_DB_184_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_184_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_184_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_184_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_184_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_184_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_184_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_184_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_184_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_184_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_184_TARGET_SHIFT)
#define XUSB_XHCI_DB_184_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_184_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_184_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_184_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_184_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_184_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_184_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_184_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_184_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_184_RSVD0_SHIFT)
#define XUSB_XHCI_DB_184_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_184_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_184_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_184_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_184_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_184_STREAMID_SHIFT)
#define XUSB_XHCI_DB_184_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_184_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_184_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_184_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_184_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_184_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_184_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_185                                   _MK_ADDR_CONST(0x302e4)
#define XUSB_XHCI_DB_185_SECURE                            0
#define XUSB_XHCI_DB_185_WORD_COUNT                        1
#define XUSB_XHCI_DB_185_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_185_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_185_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_185_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_185_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_185_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_185_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_185_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_185_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_185_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_185_TARGET_SHIFT)
#define XUSB_XHCI_DB_185_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_185_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_185_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_185_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_185_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_185_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_185_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_185_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_185_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_185_RSVD0_SHIFT)
#define XUSB_XHCI_DB_185_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_185_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_185_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_185_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_185_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_185_STREAMID_SHIFT)
#define XUSB_XHCI_DB_185_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_185_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_185_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_185_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_185_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_185_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_185_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_186                                   _MK_ADDR_CONST(0x302e8)
#define XUSB_XHCI_DB_186_SECURE                            0
#define XUSB_XHCI_DB_186_WORD_COUNT                        1
#define XUSB_XHCI_DB_186_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_186_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_186_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_186_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_186_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_186_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_186_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_186_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_186_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_186_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_186_TARGET_SHIFT)
#define XUSB_XHCI_DB_186_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_186_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_186_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_186_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_186_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_186_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_186_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_186_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_186_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_186_RSVD0_SHIFT)
#define XUSB_XHCI_DB_186_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_186_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_186_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_186_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_186_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_186_STREAMID_SHIFT)
#define XUSB_XHCI_DB_186_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_186_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_186_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_186_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_186_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_186_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_186_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_187                                   _MK_ADDR_CONST(0x302ec)
#define XUSB_XHCI_DB_187_SECURE                            0
#define XUSB_XHCI_DB_187_WORD_COUNT                        1
#define XUSB_XHCI_DB_187_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_187_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_187_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_187_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_187_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_187_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_187_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_187_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_187_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_187_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_187_TARGET_SHIFT)
#define XUSB_XHCI_DB_187_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_187_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_187_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_187_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_187_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_187_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_187_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_187_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_187_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_187_RSVD0_SHIFT)
#define XUSB_XHCI_DB_187_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_187_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_187_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_187_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_187_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_187_STREAMID_SHIFT)
#define XUSB_XHCI_DB_187_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_187_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_187_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_187_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_187_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_187_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_187_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_188                                   _MK_ADDR_CONST(0x302f0)
#define XUSB_XHCI_DB_188_SECURE                            0
#define XUSB_XHCI_DB_188_WORD_COUNT                        1
#define XUSB_XHCI_DB_188_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_188_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_188_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_188_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_188_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_188_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_188_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_188_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_188_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_188_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_188_TARGET_SHIFT)
#define XUSB_XHCI_DB_188_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_188_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_188_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_188_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_188_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_188_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_188_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_188_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_188_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_188_RSVD0_SHIFT)
#define XUSB_XHCI_DB_188_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_188_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_188_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_188_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_188_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_188_STREAMID_SHIFT)
#define XUSB_XHCI_DB_188_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_188_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_188_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_188_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_188_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_188_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_188_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_189                                   _MK_ADDR_CONST(0x302f4)
#define XUSB_XHCI_DB_189_SECURE                            0
#define XUSB_XHCI_DB_189_WORD_COUNT                        1
#define XUSB_XHCI_DB_189_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_189_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_189_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_189_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_189_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_189_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_189_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_189_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_189_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_189_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_189_TARGET_SHIFT)
#define XUSB_XHCI_DB_189_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_189_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_189_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_189_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_189_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_189_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_189_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_189_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_189_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_189_RSVD0_SHIFT)
#define XUSB_XHCI_DB_189_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_189_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_189_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_189_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_189_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_189_STREAMID_SHIFT)
#define XUSB_XHCI_DB_189_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_189_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_189_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_189_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_189_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_189_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_189_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_190                                   _MK_ADDR_CONST(0x302f8)
#define XUSB_XHCI_DB_190_SECURE                            0
#define XUSB_XHCI_DB_190_WORD_COUNT                        1
#define XUSB_XHCI_DB_190_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_190_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_190_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_190_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_190_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_190_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_190_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_190_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_190_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_190_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_190_TARGET_SHIFT)
#define XUSB_XHCI_DB_190_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_190_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_190_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_190_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_190_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_190_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_190_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_190_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_190_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_190_RSVD0_SHIFT)
#define XUSB_XHCI_DB_190_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_190_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_190_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_190_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_190_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_190_STREAMID_SHIFT)
#define XUSB_XHCI_DB_190_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_190_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_190_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_190_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_190_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_190_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_190_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_191                                   _MK_ADDR_CONST(0x302fc)
#define XUSB_XHCI_DB_191_SECURE                            0
#define XUSB_XHCI_DB_191_WORD_COUNT                        1
#define XUSB_XHCI_DB_191_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_191_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_191_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_191_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_191_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_191_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_191_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_191_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_191_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_191_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_191_TARGET_SHIFT)
#define XUSB_XHCI_DB_191_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_191_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_191_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_191_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_191_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_191_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_191_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_191_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_191_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_191_RSVD0_SHIFT)
#define XUSB_XHCI_DB_191_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_191_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_191_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_191_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_191_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_191_STREAMID_SHIFT)
#define XUSB_XHCI_DB_191_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_191_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_191_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_191_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_191_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_191_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_191_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_192                                   _MK_ADDR_CONST(0x30300)
#define XUSB_XHCI_DB_192_SECURE                            0
#define XUSB_XHCI_DB_192_WORD_COUNT                        1
#define XUSB_XHCI_DB_192_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_192_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_192_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_192_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_192_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_192_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_192_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_192_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_192_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_192_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_192_TARGET_SHIFT)
#define XUSB_XHCI_DB_192_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_192_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_192_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_192_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_192_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_192_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_192_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_192_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_192_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_192_RSVD0_SHIFT)
#define XUSB_XHCI_DB_192_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_192_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_192_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_192_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_192_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_192_STREAMID_SHIFT)
#define XUSB_XHCI_DB_192_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_192_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_192_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_192_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_192_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_192_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_192_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_193                                   _MK_ADDR_CONST(0x30304)
#define XUSB_XHCI_DB_193_SECURE                            0
#define XUSB_XHCI_DB_193_WORD_COUNT                        1
#define XUSB_XHCI_DB_193_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_193_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_193_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_193_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_193_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_193_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_193_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_193_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_193_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_193_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_193_TARGET_SHIFT)
#define XUSB_XHCI_DB_193_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_193_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_193_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_193_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_193_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_193_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_193_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_193_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_193_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_193_RSVD0_SHIFT)
#define XUSB_XHCI_DB_193_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_193_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_193_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_193_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_193_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_193_STREAMID_SHIFT)
#define XUSB_XHCI_DB_193_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_193_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_193_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_193_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_193_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_193_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_193_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_194                                   _MK_ADDR_CONST(0x30308)
#define XUSB_XHCI_DB_194_SECURE                            0
#define XUSB_XHCI_DB_194_WORD_COUNT                        1
#define XUSB_XHCI_DB_194_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_194_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_194_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_194_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_194_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_194_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_194_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_194_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_194_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_194_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_194_TARGET_SHIFT)
#define XUSB_XHCI_DB_194_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_194_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_194_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_194_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_194_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_194_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_194_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_194_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_194_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_194_RSVD0_SHIFT)
#define XUSB_XHCI_DB_194_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_194_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_194_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_194_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_194_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_194_STREAMID_SHIFT)
#define XUSB_XHCI_DB_194_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_194_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_194_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_194_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_194_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_194_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_194_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_195                                   _MK_ADDR_CONST(0x3030c)
#define XUSB_XHCI_DB_195_SECURE                            0
#define XUSB_XHCI_DB_195_WORD_COUNT                        1
#define XUSB_XHCI_DB_195_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_195_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_195_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_195_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_195_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_195_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_195_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_195_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_195_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_195_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_195_TARGET_SHIFT)
#define XUSB_XHCI_DB_195_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_195_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_195_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_195_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_195_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_195_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_195_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_195_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_195_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_195_RSVD0_SHIFT)
#define XUSB_XHCI_DB_195_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_195_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_195_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_195_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_195_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_195_STREAMID_SHIFT)
#define XUSB_XHCI_DB_195_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_195_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_195_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_195_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_195_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_195_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_195_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_196                                   _MK_ADDR_CONST(0x30310)
#define XUSB_XHCI_DB_196_SECURE                            0
#define XUSB_XHCI_DB_196_WORD_COUNT                        1
#define XUSB_XHCI_DB_196_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_196_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_196_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_196_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_196_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_196_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_196_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_196_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_196_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_196_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_196_TARGET_SHIFT)
#define XUSB_XHCI_DB_196_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_196_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_196_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_196_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_196_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_196_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_196_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_196_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_196_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_196_RSVD0_SHIFT)
#define XUSB_XHCI_DB_196_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_196_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_196_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_196_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_196_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_196_STREAMID_SHIFT)
#define XUSB_XHCI_DB_196_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_196_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_196_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_196_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_196_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_196_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_196_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_197                                   _MK_ADDR_CONST(0x30314)
#define XUSB_XHCI_DB_197_SECURE                            0
#define XUSB_XHCI_DB_197_WORD_COUNT                        1
#define XUSB_XHCI_DB_197_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_197_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_197_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_197_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_197_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_197_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_197_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_197_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_197_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_197_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_197_TARGET_SHIFT)
#define XUSB_XHCI_DB_197_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_197_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_197_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_197_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_197_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_197_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_197_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_197_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_197_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_197_RSVD0_SHIFT)
#define XUSB_XHCI_DB_197_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_197_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_197_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_197_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_197_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_197_STREAMID_SHIFT)
#define XUSB_XHCI_DB_197_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_197_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_197_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_197_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_197_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_197_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_197_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_198                                   _MK_ADDR_CONST(0x30318)
#define XUSB_XHCI_DB_198_SECURE                            0
#define XUSB_XHCI_DB_198_WORD_COUNT                        1
#define XUSB_XHCI_DB_198_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_198_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_198_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_198_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_198_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_198_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_198_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_198_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_198_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_198_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_198_TARGET_SHIFT)
#define XUSB_XHCI_DB_198_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_198_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_198_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_198_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_198_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_198_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_198_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_198_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_198_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_198_RSVD0_SHIFT)
#define XUSB_XHCI_DB_198_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_198_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_198_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_198_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_198_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_198_STREAMID_SHIFT)
#define XUSB_XHCI_DB_198_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_198_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_198_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_198_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_198_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_198_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_198_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_199                                   _MK_ADDR_CONST(0x3031c)
#define XUSB_XHCI_DB_199_SECURE                            0
#define XUSB_XHCI_DB_199_WORD_COUNT                        1
#define XUSB_XHCI_DB_199_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_199_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_199_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_199_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_199_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_199_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_199_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_199_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_199_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_199_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_199_TARGET_SHIFT)
#define XUSB_XHCI_DB_199_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_199_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_199_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_199_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_199_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_199_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_199_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_199_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_199_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_199_RSVD0_SHIFT)
#define XUSB_XHCI_DB_199_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_199_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_199_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_199_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_199_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_199_STREAMID_SHIFT)
#define XUSB_XHCI_DB_199_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_199_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_199_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_199_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_199_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_199_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_199_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_200                                   _MK_ADDR_CONST(0x30320)
#define XUSB_XHCI_DB_200_SECURE                            0
#define XUSB_XHCI_DB_200_WORD_COUNT                        1
#define XUSB_XHCI_DB_200_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_200_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_200_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_200_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_200_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_200_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_200_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_200_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_200_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_200_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_200_TARGET_SHIFT)
#define XUSB_XHCI_DB_200_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_200_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_200_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_200_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_200_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_200_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_200_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_200_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_200_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_200_RSVD0_SHIFT)
#define XUSB_XHCI_DB_200_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_200_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_200_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_200_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_200_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_200_STREAMID_SHIFT)
#define XUSB_XHCI_DB_200_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_200_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_200_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_200_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_200_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_200_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_200_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_201                                   _MK_ADDR_CONST(0x30324)
#define XUSB_XHCI_DB_201_SECURE                            0
#define XUSB_XHCI_DB_201_WORD_COUNT                        1
#define XUSB_XHCI_DB_201_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_201_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_201_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_201_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_201_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_201_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_201_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_201_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_201_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_201_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_201_TARGET_SHIFT)
#define XUSB_XHCI_DB_201_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_201_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_201_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_201_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_201_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_201_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_201_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_201_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_201_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_201_RSVD0_SHIFT)
#define XUSB_XHCI_DB_201_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_201_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_201_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_201_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_201_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_201_STREAMID_SHIFT)
#define XUSB_XHCI_DB_201_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_201_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_201_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_201_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_201_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_201_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_201_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_202                                   _MK_ADDR_CONST(0x30328)
#define XUSB_XHCI_DB_202_SECURE                            0
#define XUSB_XHCI_DB_202_WORD_COUNT                        1
#define XUSB_XHCI_DB_202_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_202_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_202_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_202_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_202_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_202_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_202_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_202_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_202_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_202_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_202_TARGET_SHIFT)
#define XUSB_XHCI_DB_202_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_202_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_202_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_202_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_202_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_202_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_202_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_202_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_202_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_202_RSVD0_SHIFT)
#define XUSB_XHCI_DB_202_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_202_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_202_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_202_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_202_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_202_STREAMID_SHIFT)
#define XUSB_XHCI_DB_202_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_202_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_202_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_202_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_202_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_202_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_202_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_203                                   _MK_ADDR_CONST(0x3032c)
#define XUSB_XHCI_DB_203_SECURE                            0
#define XUSB_XHCI_DB_203_WORD_COUNT                        1
#define XUSB_XHCI_DB_203_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_203_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_203_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_203_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_203_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_203_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_203_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_203_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_203_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_203_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_203_TARGET_SHIFT)
#define XUSB_XHCI_DB_203_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_203_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_203_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_203_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_203_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_203_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_203_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_203_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_203_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_203_RSVD0_SHIFT)
#define XUSB_XHCI_DB_203_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_203_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_203_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_203_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_203_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_203_STREAMID_SHIFT)
#define XUSB_XHCI_DB_203_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_203_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_203_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_203_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_203_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_203_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_203_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_204                                   _MK_ADDR_CONST(0x30330)
#define XUSB_XHCI_DB_204_SECURE                            0
#define XUSB_XHCI_DB_204_WORD_COUNT                        1
#define XUSB_XHCI_DB_204_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_204_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_204_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_204_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_204_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_204_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_204_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_204_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_204_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_204_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_204_TARGET_SHIFT)
#define XUSB_XHCI_DB_204_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_204_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_204_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_204_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_204_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_204_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_204_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_204_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_204_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_204_RSVD0_SHIFT)
#define XUSB_XHCI_DB_204_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_204_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_204_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_204_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_204_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_204_STREAMID_SHIFT)
#define XUSB_XHCI_DB_204_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_204_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_204_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_204_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_204_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_204_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_204_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_205                                   _MK_ADDR_CONST(0x30334)
#define XUSB_XHCI_DB_205_SECURE                            0
#define XUSB_XHCI_DB_205_WORD_COUNT                        1
#define XUSB_XHCI_DB_205_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_205_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_205_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_205_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_205_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_205_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_205_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_205_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_205_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_205_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_205_TARGET_SHIFT)
#define XUSB_XHCI_DB_205_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_205_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_205_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_205_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_205_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_205_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_205_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_205_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_205_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_205_RSVD0_SHIFT)
#define XUSB_XHCI_DB_205_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_205_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_205_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_205_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_205_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_205_STREAMID_SHIFT)
#define XUSB_XHCI_DB_205_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_205_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_205_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_205_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_205_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_205_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_205_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_206                                   _MK_ADDR_CONST(0x30338)
#define XUSB_XHCI_DB_206_SECURE                            0
#define XUSB_XHCI_DB_206_WORD_COUNT                        1
#define XUSB_XHCI_DB_206_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_206_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_206_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_206_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_206_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_206_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_206_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_206_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_206_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_206_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_206_TARGET_SHIFT)
#define XUSB_XHCI_DB_206_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_206_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_206_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_206_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_206_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_206_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_206_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_206_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_206_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_206_RSVD0_SHIFT)
#define XUSB_XHCI_DB_206_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_206_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_206_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_206_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_206_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_206_STREAMID_SHIFT)
#define XUSB_XHCI_DB_206_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_206_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_206_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_206_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_206_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_206_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_206_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_207                                   _MK_ADDR_CONST(0x3033c)
#define XUSB_XHCI_DB_207_SECURE                            0
#define XUSB_XHCI_DB_207_WORD_COUNT                        1
#define XUSB_XHCI_DB_207_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_207_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_207_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_207_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_207_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_207_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_207_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_207_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_207_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_207_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_207_TARGET_SHIFT)
#define XUSB_XHCI_DB_207_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_207_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_207_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_207_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_207_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_207_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_207_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_207_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_207_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_207_RSVD0_SHIFT)
#define XUSB_XHCI_DB_207_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_207_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_207_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_207_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_207_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_207_STREAMID_SHIFT)
#define XUSB_XHCI_DB_207_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_207_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_207_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_207_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_207_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_207_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_207_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_208                                   _MK_ADDR_CONST(0x30340)
#define XUSB_XHCI_DB_208_SECURE                            0
#define XUSB_XHCI_DB_208_WORD_COUNT                        1
#define XUSB_XHCI_DB_208_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_208_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_208_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_208_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_208_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_208_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_208_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_208_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_208_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_208_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_208_TARGET_SHIFT)
#define XUSB_XHCI_DB_208_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_208_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_208_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_208_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_208_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_208_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_208_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_208_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_208_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_208_RSVD0_SHIFT)
#define XUSB_XHCI_DB_208_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_208_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_208_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_208_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_208_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_208_STREAMID_SHIFT)
#define XUSB_XHCI_DB_208_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_208_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_208_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_208_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_208_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_208_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_208_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_209                                   _MK_ADDR_CONST(0x30344)
#define XUSB_XHCI_DB_209_SECURE                            0
#define XUSB_XHCI_DB_209_WORD_COUNT                        1
#define XUSB_XHCI_DB_209_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_209_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_209_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_209_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_209_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_209_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_209_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_209_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_209_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_209_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_209_TARGET_SHIFT)
#define XUSB_XHCI_DB_209_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_209_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_209_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_209_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_209_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_209_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_209_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_209_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_209_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_209_RSVD0_SHIFT)
#define XUSB_XHCI_DB_209_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_209_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_209_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_209_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_209_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_209_STREAMID_SHIFT)
#define XUSB_XHCI_DB_209_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_209_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_209_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_209_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_209_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_209_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_209_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_210                                   _MK_ADDR_CONST(0x30348)
#define XUSB_XHCI_DB_210_SECURE                            0
#define XUSB_XHCI_DB_210_WORD_COUNT                        1
#define XUSB_XHCI_DB_210_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_210_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_210_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_210_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_210_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_210_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_210_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_210_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_210_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_210_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_210_TARGET_SHIFT)
#define XUSB_XHCI_DB_210_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_210_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_210_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_210_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_210_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_210_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_210_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_210_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_210_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_210_RSVD0_SHIFT)
#define XUSB_XHCI_DB_210_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_210_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_210_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_210_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_210_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_210_STREAMID_SHIFT)
#define XUSB_XHCI_DB_210_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_210_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_210_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_210_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_210_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_210_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_210_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_211                                   _MK_ADDR_CONST(0x3034c)
#define XUSB_XHCI_DB_211_SECURE                            0
#define XUSB_XHCI_DB_211_WORD_COUNT                        1
#define XUSB_XHCI_DB_211_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_211_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_211_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_211_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_211_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_211_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_211_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_211_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_211_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_211_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_211_TARGET_SHIFT)
#define XUSB_XHCI_DB_211_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_211_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_211_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_211_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_211_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_211_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_211_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_211_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_211_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_211_RSVD0_SHIFT)
#define XUSB_XHCI_DB_211_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_211_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_211_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_211_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_211_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_211_STREAMID_SHIFT)
#define XUSB_XHCI_DB_211_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_211_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_211_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_211_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_211_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_211_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_211_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_212                                   _MK_ADDR_CONST(0x30350)
#define XUSB_XHCI_DB_212_SECURE                            0
#define XUSB_XHCI_DB_212_WORD_COUNT                        1
#define XUSB_XHCI_DB_212_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_212_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_212_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_212_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_212_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_212_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_212_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_212_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_212_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_212_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_212_TARGET_SHIFT)
#define XUSB_XHCI_DB_212_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_212_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_212_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_212_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_212_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_212_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_212_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_212_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_212_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_212_RSVD0_SHIFT)
#define XUSB_XHCI_DB_212_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_212_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_212_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_212_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_212_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_212_STREAMID_SHIFT)
#define XUSB_XHCI_DB_212_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_212_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_212_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_212_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_212_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_212_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_212_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_213                                   _MK_ADDR_CONST(0x30354)
#define XUSB_XHCI_DB_213_SECURE                            0
#define XUSB_XHCI_DB_213_WORD_COUNT                        1
#define XUSB_XHCI_DB_213_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_213_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_213_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_213_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_213_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_213_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_213_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_213_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_213_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_213_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_213_TARGET_SHIFT)
#define XUSB_XHCI_DB_213_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_213_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_213_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_213_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_213_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_213_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_213_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_213_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_213_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_213_RSVD0_SHIFT)
#define XUSB_XHCI_DB_213_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_213_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_213_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_213_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_213_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_213_STREAMID_SHIFT)
#define XUSB_XHCI_DB_213_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_213_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_213_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_213_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_213_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_213_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_213_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_214                                   _MK_ADDR_CONST(0x30358)
#define XUSB_XHCI_DB_214_SECURE                            0
#define XUSB_XHCI_DB_214_WORD_COUNT                        1
#define XUSB_XHCI_DB_214_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_214_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_214_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_214_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_214_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_214_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_214_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_214_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_214_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_214_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_214_TARGET_SHIFT)
#define XUSB_XHCI_DB_214_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_214_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_214_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_214_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_214_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_214_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_214_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_214_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_214_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_214_RSVD0_SHIFT)
#define XUSB_XHCI_DB_214_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_214_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_214_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_214_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_214_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_214_STREAMID_SHIFT)
#define XUSB_XHCI_DB_214_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_214_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_214_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_214_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_214_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_214_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_214_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_215                                   _MK_ADDR_CONST(0x3035c)
#define XUSB_XHCI_DB_215_SECURE                            0
#define XUSB_XHCI_DB_215_WORD_COUNT                        1
#define XUSB_XHCI_DB_215_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_215_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_215_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_215_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_215_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_215_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_215_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_215_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_215_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_215_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_215_TARGET_SHIFT)
#define XUSB_XHCI_DB_215_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_215_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_215_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_215_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_215_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_215_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_215_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_215_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_215_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_215_RSVD0_SHIFT)
#define XUSB_XHCI_DB_215_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_215_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_215_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_215_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_215_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_215_STREAMID_SHIFT)
#define XUSB_XHCI_DB_215_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_215_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_215_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_215_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_215_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_215_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_215_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_216                                   _MK_ADDR_CONST(0x30360)
#define XUSB_XHCI_DB_216_SECURE                            0
#define XUSB_XHCI_DB_216_WORD_COUNT                        1
#define XUSB_XHCI_DB_216_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_216_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_216_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_216_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_216_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_216_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_216_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_216_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_216_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_216_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_216_TARGET_SHIFT)
#define XUSB_XHCI_DB_216_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_216_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_216_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_216_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_216_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_216_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_216_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_216_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_216_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_216_RSVD0_SHIFT)
#define XUSB_XHCI_DB_216_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_216_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_216_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_216_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_216_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_216_STREAMID_SHIFT)
#define XUSB_XHCI_DB_216_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_216_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_216_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_216_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_216_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_216_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_216_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_217                                   _MK_ADDR_CONST(0x30364)
#define XUSB_XHCI_DB_217_SECURE                            0
#define XUSB_XHCI_DB_217_WORD_COUNT                        1
#define XUSB_XHCI_DB_217_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_217_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_217_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_217_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_217_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_217_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_217_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_217_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_217_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_217_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_217_TARGET_SHIFT)
#define XUSB_XHCI_DB_217_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_217_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_217_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_217_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_217_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_217_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_217_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_217_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_217_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_217_RSVD0_SHIFT)
#define XUSB_XHCI_DB_217_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_217_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_217_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_217_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_217_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_217_STREAMID_SHIFT)
#define XUSB_XHCI_DB_217_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_217_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_217_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_217_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_217_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_217_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_217_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_218                                   _MK_ADDR_CONST(0x30368)
#define XUSB_XHCI_DB_218_SECURE                            0
#define XUSB_XHCI_DB_218_WORD_COUNT                        1
#define XUSB_XHCI_DB_218_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_218_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_218_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_218_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_218_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_218_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_218_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_218_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_218_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_218_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_218_TARGET_SHIFT)
#define XUSB_XHCI_DB_218_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_218_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_218_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_218_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_218_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_218_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_218_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_218_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_218_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_218_RSVD0_SHIFT)
#define XUSB_XHCI_DB_218_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_218_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_218_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_218_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_218_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_218_STREAMID_SHIFT)
#define XUSB_XHCI_DB_218_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_218_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_218_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_218_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_218_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_218_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_218_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_219                                   _MK_ADDR_CONST(0x3036c)
#define XUSB_XHCI_DB_219_SECURE                            0
#define XUSB_XHCI_DB_219_WORD_COUNT                        1
#define XUSB_XHCI_DB_219_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_219_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_219_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_219_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_219_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_219_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_219_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_219_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_219_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_219_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_219_TARGET_SHIFT)
#define XUSB_XHCI_DB_219_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_219_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_219_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_219_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_219_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_219_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_219_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_219_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_219_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_219_RSVD0_SHIFT)
#define XUSB_XHCI_DB_219_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_219_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_219_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_219_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_219_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_219_STREAMID_SHIFT)
#define XUSB_XHCI_DB_219_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_219_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_219_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_219_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_219_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_219_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_219_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_220                                   _MK_ADDR_CONST(0x30370)
#define XUSB_XHCI_DB_220_SECURE                            0
#define XUSB_XHCI_DB_220_WORD_COUNT                        1
#define XUSB_XHCI_DB_220_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_220_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_220_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_220_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_220_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_220_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_220_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_220_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_220_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_220_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_220_TARGET_SHIFT)
#define XUSB_XHCI_DB_220_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_220_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_220_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_220_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_220_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_220_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_220_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_220_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_220_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_220_RSVD0_SHIFT)
#define XUSB_XHCI_DB_220_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_220_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_220_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_220_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_220_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_220_STREAMID_SHIFT)
#define XUSB_XHCI_DB_220_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_220_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_220_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_220_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_220_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_220_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_220_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_221                                   _MK_ADDR_CONST(0x30374)
#define XUSB_XHCI_DB_221_SECURE                            0
#define XUSB_XHCI_DB_221_WORD_COUNT                        1
#define XUSB_XHCI_DB_221_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_221_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_221_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_221_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_221_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_221_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_221_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_221_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_221_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_221_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_221_TARGET_SHIFT)
#define XUSB_XHCI_DB_221_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_221_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_221_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_221_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_221_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_221_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_221_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_221_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_221_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_221_RSVD0_SHIFT)
#define XUSB_XHCI_DB_221_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_221_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_221_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_221_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_221_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_221_STREAMID_SHIFT)
#define XUSB_XHCI_DB_221_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_221_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_221_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_221_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_221_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_221_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_221_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_222                                   _MK_ADDR_CONST(0x30378)
#define XUSB_XHCI_DB_222_SECURE                            0
#define XUSB_XHCI_DB_222_WORD_COUNT                        1
#define XUSB_XHCI_DB_222_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_222_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_222_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_222_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_222_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_222_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_222_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_222_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_222_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_222_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_222_TARGET_SHIFT)
#define XUSB_XHCI_DB_222_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_222_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_222_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_222_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_222_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_222_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_222_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_222_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_222_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_222_RSVD0_SHIFT)
#define XUSB_XHCI_DB_222_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_222_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_222_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_222_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_222_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_222_STREAMID_SHIFT)
#define XUSB_XHCI_DB_222_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_222_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_222_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_222_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_222_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_222_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_222_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_223                                   _MK_ADDR_CONST(0x3037c)
#define XUSB_XHCI_DB_223_SECURE                            0
#define XUSB_XHCI_DB_223_WORD_COUNT                        1
#define XUSB_XHCI_DB_223_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_223_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_223_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_223_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_223_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_223_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_223_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_223_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_223_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_223_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_223_TARGET_SHIFT)
#define XUSB_XHCI_DB_223_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_223_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_223_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_223_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_223_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_223_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_223_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_223_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_223_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_223_RSVD0_SHIFT)
#define XUSB_XHCI_DB_223_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_223_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_223_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_223_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_223_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_223_STREAMID_SHIFT)
#define XUSB_XHCI_DB_223_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_223_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_223_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_223_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_223_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_223_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_223_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_224                                   _MK_ADDR_CONST(0x30380)
#define XUSB_XHCI_DB_224_SECURE                            0
#define XUSB_XHCI_DB_224_WORD_COUNT                        1
#define XUSB_XHCI_DB_224_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_224_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_224_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_224_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_224_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_224_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_224_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_224_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_224_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_224_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_224_TARGET_SHIFT)
#define XUSB_XHCI_DB_224_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_224_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_224_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_224_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_224_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_224_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_224_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_224_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_224_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_224_RSVD0_SHIFT)
#define XUSB_XHCI_DB_224_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_224_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_224_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_224_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_224_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_224_STREAMID_SHIFT)
#define XUSB_XHCI_DB_224_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_224_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_224_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_224_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_224_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_224_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_224_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_225                                   _MK_ADDR_CONST(0x30384)
#define XUSB_XHCI_DB_225_SECURE                            0
#define XUSB_XHCI_DB_225_WORD_COUNT                        1
#define XUSB_XHCI_DB_225_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_225_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_225_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_225_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_225_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_225_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_225_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_225_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_225_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_225_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_225_TARGET_SHIFT)
#define XUSB_XHCI_DB_225_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_225_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_225_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_225_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_225_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_225_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_225_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_225_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_225_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_225_RSVD0_SHIFT)
#define XUSB_XHCI_DB_225_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_225_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_225_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_225_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_225_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_225_STREAMID_SHIFT)
#define XUSB_XHCI_DB_225_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_225_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_225_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_225_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_225_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_225_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_225_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_226                                   _MK_ADDR_CONST(0x30388)
#define XUSB_XHCI_DB_226_SECURE                            0
#define XUSB_XHCI_DB_226_WORD_COUNT                        1
#define XUSB_XHCI_DB_226_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_226_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_226_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_226_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_226_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_226_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_226_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_226_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_226_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_226_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_226_TARGET_SHIFT)
#define XUSB_XHCI_DB_226_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_226_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_226_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_226_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_226_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_226_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_226_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_226_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_226_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_226_RSVD0_SHIFT)
#define XUSB_XHCI_DB_226_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_226_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_226_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_226_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_226_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_226_STREAMID_SHIFT)
#define XUSB_XHCI_DB_226_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_226_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_226_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_226_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_226_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_226_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_226_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_227                                   _MK_ADDR_CONST(0x3038c)
#define XUSB_XHCI_DB_227_SECURE                            0
#define XUSB_XHCI_DB_227_WORD_COUNT                        1
#define XUSB_XHCI_DB_227_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_227_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_227_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_227_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_227_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_227_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_227_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_227_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_227_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_227_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_227_TARGET_SHIFT)
#define XUSB_XHCI_DB_227_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_227_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_227_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_227_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_227_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_227_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_227_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_227_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_227_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_227_RSVD0_SHIFT)
#define XUSB_XHCI_DB_227_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_227_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_227_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_227_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_227_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_227_STREAMID_SHIFT)
#define XUSB_XHCI_DB_227_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_227_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_227_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_227_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_227_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_227_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_227_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_228                                   _MK_ADDR_CONST(0x30390)
#define XUSB_XHCI_DB_228_SECURE                            0
#define XUSB_XHCI_DB_228_WORD_COUNT                        1
#define XUSB_XHCI_DB_228_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_228_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_228_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_228_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_228_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_228_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_228_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_228_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_228_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_228_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_228_TARGET_SHIFT)
#define XUSB_XHCI_DB_228_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_228_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_228_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_228_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_228_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_228_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_228_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_228_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_228_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_228_RSVD0_SHIFT)
#define XUSB_XHCI_DB_228_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_228_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_228_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_228_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_228_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_228_STREAMID_SHIFT)
#define XUSB_XHCI_DB_228_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_228_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_228_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_228_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_228_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_228_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_228_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_229                                   _MK_ADDR_CONST(0x30394)
#define XUSB_XHCI_DB_229_SECURE                            0
#define XUSB_XHCI_DB_229_WORD_COUNT                        1
#define XUSB_XHCI_DB_229_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_229_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_229_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_229_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_229_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_229_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_229_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_229_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_229_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_229_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_229_TARGET_SHIFT)
#define XUSB_XHCI_DB_229_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_229_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_229_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_229_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_229_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_229_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_229_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_229_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_229_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_229_RSVD0_SHIFT)
#define XUSB_XHCI_DB_229_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_229_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_229_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_229_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_229_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_229_STREAMID_SHIFT)
#define XUSB_XHCI_DB_229_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_229_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_229_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_229_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_229_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_229_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_229_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_230                                   _MK_ADDR_CONST(0x30398)
#define XUSB_XHCI_DB_230_SECURE                            0
#define XUSB_XHCI_DB_230_WORD_COUNT                        1
#define XUSB_XHCI_DB_230_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_230_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_230_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_230_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_230_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_230_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_230_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_230_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_230_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_230_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_230_TARGET_SHIFT)
#define XUSB_XHCI_DB_230_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_230_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_230_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_230_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_230_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_230_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_230_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_230_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_230_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_230_RSVD0_SHIFT)
#define XUSB_XHCI_DB_230_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_230_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_230_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_230_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_230_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_230_STREAMID_SHIFT)
#define XUSB_XHCI_DB_230_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_230_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_230_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_230_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_230_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_230_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_230_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_231                                   _MK_ADDR_CONST(0x3039c)
#define XUSB_XHCI_DB_231_SECURE                            0
#define XUSB_XHCI_DB_231_WORD_COUNT                        1
#define XUSB_XHCI_DB_231_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_231_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_231_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_231_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_231_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_231_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_231_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_231_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_231_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_231_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_231_TARGET_SHIFT)
#define XUSB_XHCI_DB_231_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_231_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_231_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_231_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_231_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_231_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_231_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_231_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_231_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_231_RSVD0_SHIFT)
#define XUSB_XHCI_DB_231_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_231_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_231_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_231_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_231_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_231_STREAMID_SHIFT)
#define XUSB_XHCI_DB_231_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_231_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_231_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_231_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_231_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_231_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_231_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_232                                   _MK_ADDR_CONST(0x303a0)
#define XUSB_XHCI_DB_232_SECURE                            0
#define XUSB_XHCI_DB_232_WORD_COUNT                        1
#define XUSB_XHCI_DB_232_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_232_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_232_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_232_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_232_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_232_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_232_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_232_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_232_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_232_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_232_TARGET_SHIFT)
#define XUSB_XHCI_DB_232_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_232_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_232_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_232_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_232_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_232_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_232_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_232_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_232_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_232_RSVD0_SHIFT)
#define XUSB_XHCI_DB_232_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_232_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_232_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_232_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_232_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_232_STREAMID_SHIFT)
#define XUSB_XHCI_DB_232_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_232_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_232_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_232_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_232_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_232_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_232_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_233                                   _MK_ADDR_CONST(0x303a4)
#define XUSB_XHCI_DB_233_SECURE                            0
#define XUSB_XHCI_DB_233_WORD_COUNT                        1
#define XUSB_XHCI_DB_233_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_233_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_233_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_233_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_233_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_233_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_233_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_233_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_233_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_233_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_233_TARGET_SHIFT)
#define XUSB_XHCI_DB_233_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_233_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_233_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_233_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_233_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_233_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_233_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_233_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_233_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_233_RSVD0_SHIFT)
#define XUSB_XHCI_DB_233_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_233_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_233_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_233_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_233_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_233_STREAMID_SHIFT)
#define XUSB_XHCI_DB_233_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_233_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_233_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_233_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_233_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_233_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_233_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_234                                   _MK_ADDR_CONST(0x303a8)
#define XUSB_XHCI_DB_234_SECURE                            0
#define XUSB_XHCI_DB_234_WORD_COUNT                        1
#define XUSB_XHCI_DB_234_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_234_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_234_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_234_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_234_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_234_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_234_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_234_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_234_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_234_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_234_TARGET_SHIFT)
#define XUSB_XHCI_DB_234_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_234_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_234_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_234_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_234_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_234_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_234_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_234_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_234_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_234_RSVD0_SHIFT)
#define XUSB_XHCI_DB_234_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_234_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_234_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_234_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_234_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_234_STREAMID_SHIFT)
#define XUSB_XHCI_DB_234_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_234_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_234_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_234_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_234_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_234_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_234_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_235                                   _MK_ADDR_CONST(0x303ac)
#define XUSB_XHCI_DB_235_SECURE                            0
#define XUSB_XHCI_DB_235_WORD_COUNT                        1
#define XUSB_XHCI_DB_235_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_235_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_235_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_235_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_235_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_235_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_235_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_235_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_235_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_235_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_235_TARGET_SHIFT)
#define XUSB_XHCI_DB_235_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_235_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_235_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_235_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_235_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_235_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_235_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_235_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_235_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_235_RSVD0_SHIFT)
#define XUSB_XHCI_DB_235_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_235_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_235_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_235_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_235_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_235_STREAMID_SHIFT)
#define XUSB_XHCI_DB_235_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_235_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_235_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_235_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_235_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_235_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_235_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_236                                   _MK_ADDR_CONST(0x303b0)
#define XUSB_XHCI_DB_236_SECURE                            0
#define XUSB_XHCI_DB_236_WORD_COUNT                        1
#define XUSB_XHCI_DB_236_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_236_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_236_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_236_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_236_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_236_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_236_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_236_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_236_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_236_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_236_TARGET_SHIFT)
#define XUSB_XHCI_DB_236_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_236_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_236_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_236_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_236_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_236_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_236_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_236_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_236_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_236_RSVD0_SHIFT)
#define XUSB_XHCI_DB_236_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_236_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_236_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_236_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_236_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_236_STREAMID_SHIFT)
#define XUSB_XHCI_DB_236_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_236_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_236_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_236_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_236_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_236_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_236_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_237                                   _MK_ADDR_CONST(0x303b4)
#define XUSB_XHCI_DB_237_SECURE                            0
#define XUSB_XHCI_DB_237_WORD_COUNT                        1
#define XUSB_XHCI_DB_237_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_237_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_237_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_237_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_237_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_237_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_237_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_237_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_237_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_237_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_237_TARGET_SHIFT)
#define XUSB_XHCI_DB_237_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_237_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_237_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_237_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_237_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_237_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_237_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_237_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_237_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_237_RSVD0_SHIFT)
#define XUSB_XHCI_DB_237_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_237_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_237_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_237_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_237_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_237_STREAMID_SHIFT)
#define XUSB_XHCI_DB_237_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_237_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_237_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_237_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_237_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_237_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_237_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_238                                   _MK_ADDR_CONST(0x303b8)
#define XUSB_XHCI_DB_238_SECURE                            0
#define XUSB_XHCI_DB_238_WORD_COUNT                        1
#define XUSB_XHCI_DB_238_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_238_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_238_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_238_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_238_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_238_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_238_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_238_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_238_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_238_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_238_TARGET_SHIFT)
#define XUSB_XHCI_DB_238_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_238_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_238_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_238_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_238_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_238_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_238_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_238_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_238_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_238_RSVD0_SHIFT)
#define XUSB_XHCI_DB_238_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_238_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_238_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_238_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_238_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_238_STREAMID_SHIFT)
#define XUSB_XHCI_DB_238_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_238_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_238_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_238_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_238_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_238_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_238_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_239                                   _MK_ADDR_CONST(0x303bc)
#define XUSB_XHCI_DB_239_SECURE                            0
#define XUSB_XHCI_DB_239_WORD_COUNT                        1
#define XUSB_XHCI_DB_239_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_239_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_239_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_239_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_239_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_239_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_239_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_239_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_239_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_239_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_239_TARGET_SHIFT)
#define XUSB_XHCI_DB_239_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_239_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_239_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_239_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_239_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_239_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_239_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_239_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_239_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_239_RSVD0_SHIFT)
#define XUSB_XHCI_DB_239_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_239_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_239_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_239_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_239_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_239_STREAMID_SHIFT)
#define XUSB_XHCI_DB_239_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_239_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_239_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_239_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_239_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_239_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_239_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_240                                   _MK_ADDR_CONST(0x303c0)
#define XUSB_XHCI_DB_240_SECURE                            0
#define XUSB_XHCI_DB_240_WORD_COUNT                        1
#define XUSB_XHCI_DB_240_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_240_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_240_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_240_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_240_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_240_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_240_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_240_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_240_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_240_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_240_TARGET_SHIFT)
#define XUSB_XHCI_DB_240_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_240_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_240_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_240_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_240_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_240_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_240_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_240_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_240_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_240_RSVD0_SHIFT)
#define XUSB_XHCI_DB_240_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_240_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_240_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_240_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_240_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_240_STREAMID_SHIFT)
#define XUSB_XHCI_DB_240_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_240_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_240_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_240_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_240_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_240_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_240_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_241                                   _MK_ADDR_CONST(0x303c4)
#define XUSB_XHCI_DB_241_SECURE                            0
#define XUSB_XHCI_DB_241_WORD_COUNT                        1
#define XUSB_XHCI_DB_241_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_241_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_241_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_241_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_241_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_241_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_241_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_241_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_241_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_241_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_241_TARGET_SHIFT)
#define XUSB_XHCI_DB_241_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_241_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_241_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_241_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_241_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_241_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_241_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_241_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_241_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_241_RSVD0_SHIFT)
#define XUSB_XHCI_DB_241_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_241_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_241_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_241_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_241_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_241_STREAMID_SHIFT)
#define XUSB_XHCI_DB_241_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_241_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_241_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_241_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_241_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_241_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_241_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_242                                   _MK_ADDR_CONST(0x303c8)
#define XUSB_XHCI_DB_242_SECURE                            0
#define XUSB_XHCI_DB_242_WORD_COUNT                        1
#define XUSB_XHCI_DB_242_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_242_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_242_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_242_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_242_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_242_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_242_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_242_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_242_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_242_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_242_TARGET_SHIFT)
#define XUSB_XHCI_DB_242_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_242_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_242_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_242_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_242_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_242_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_242_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_242_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_242_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_242_RSVD0_SHIFT)
#define XUSB_XHCI_DB_242_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_242_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_242_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_242_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_242_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_242_STREAMID_SHIFT)
#define XUSB_XHCI_DB_242_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_242_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_242_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_242_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_242_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_242_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_242_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_243                                   _MK_ADDR_CONST(0x303cc)
#define XUSB_XHCI_DB_243_SECURE                            0
#define XUSB_XHCI_DB_243_WORD_COUNT                        1
#define XUSB_XHCI_DB_243_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_243_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_243_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_243_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_243_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_243_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_243_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_243_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_243_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_243_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_243_TARGET_SHIFT)
#define XUSB_XHCI_DB_243_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_243_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_243_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_243_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_243_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_243_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_243_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_243_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_243_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_243_RSVD0_SHIFT)
#define XUSB_XHCI_DB_243_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_243_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_243_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_243_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_243_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_243_STREAMID_SHIFT)
#define XUSB_XHCI_DB_243_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_243_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_243_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_243_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_243_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_243_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_243_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_244                                   _MK_ADDR_CONST(0x303d0)
#define XUSB_XHCI_DB_244_SECURE                            0
#define XUSB_XHCI_DB_244_WORD_COUNT                        1
#define XUSB_XHCI_DB_244_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_244_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_244_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_244_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_244_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_244_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_244_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_244_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_244_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_244_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_244_TARGET_SHIFT)
#define XUSB_XHCI_DB_244_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_244_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_244_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_244_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_244_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_244_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_244_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_244_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_244_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_244_RSVD0_SHIFT)
#define XUSB_XHCI_DB_244_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_244_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_244_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_244_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_244_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_244_STREAMID_SHIFT)
#define XUSB_XHCI_DB_244_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_244_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_244_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_244_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_244_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_244_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_244_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_245                                   _MK_ADDR_CONST(0x303d4)
#define XUSB_XHCI_DB_245_SECURE                            0
#define XUSB_XHCI_DB_245_WORD_COUNT                        1
#define XUSB_XHCI_DB_245_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_245_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_245_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_245_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_245_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_245_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_245_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_245_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_245_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_245_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_245_TARGET_SHIFT)
#define XUSB_XHCI_DB_245_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_245_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_245_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_245_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_245_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_245_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_245_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_245_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_245_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_245_RSVD0_SHIFT)
#define XUSB_XHCI_DB_245_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_245_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_245_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_245_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_245_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_245_STREAMID_SHIFT)
#define XUSB_XHCI_DB_245_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_245_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_245_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_245_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_245_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_245_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_245_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_246                                   _MK_ADDR_CONST(0x303d8)
#define XUSB_XHCI_DB_246_SECURE                            0
#define XUSB_XHCI_DB_246_WORD_COUNT                        1
#define XUSB_XHCI_DB_246_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_246_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_246_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_246_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_246_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_246_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_246_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_246_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_246_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_246_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_246_TARGET_SHIFT)
#define XUSB_XHCI_DB_246_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_246_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_246_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_246_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_246_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_246_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_246_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_246_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_246_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_246_RSVD0_SHIFT)
#define XUSB_XHCI_DB_246_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_246_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_246_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_246_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_246_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_246_STREAMID_SHIFT)
#define XUSB_XHCI_DB_246_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_246_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_246_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_246_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_246_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_246_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_246_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_247                                   _MK_ADDR_CONST(0x303dc)
#define XUSB_XHCI_DB_247_SECURE                            0
#define XUSB_XHCI_DB_247_WORD_COUNT                        1
#define XUSB_XHCI_DB_247_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_247_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_247_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_247_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_247_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_247_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_247_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_247_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_247_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_247_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_247_TARGET_SHIFT)
#define XUSB_XHCI_DB_247_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_247_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_247_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_247_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_247_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_247_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_247_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_247_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_247_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_247_RSVD0_SHIFT)
#define XUSB_XHCI_DB_247_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_247_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_247_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_247_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_247_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_247_STREAMID_SHIFT)
#define XUSB_XHCI_DB_247_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_247_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_247_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_247_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_247_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_247_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_247_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_248                                   _MK_ADDR_CONST(0x303e0)
#define XUSB_XHCI_DB_248_SECURE                            0
#define XUSB_XHCI_DB_248_WORD_COUNT                        1
#define XUSB_XHCI_DB_248_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_248_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_248_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_248_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_248_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_248_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_248_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_248_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_248_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_248_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_248_TARGET_SHIFT)
#define XUSB_XHCI_DB_248_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_248_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_248_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_248_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_248_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_248_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_248_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_248_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_248_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_248_RSVD0_SHIFT)
#define XUSB_XHCI_DB_248_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_248_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_248_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_248_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_248_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_248_STREAMID_SHIFT)
#define XUSB_XHCI_DB_248_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_248_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_248_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_248_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_248_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_248_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_248_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_249                                   _MK_ADDR_CONST(0x303e4)
#define XUSB_XHCI_DB_249_SECURE                            0
#define XUSB_XHCI_DB_249_WORD_COUNT                        1
#define XUSB_XHCI_DB_249_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_249_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_249_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_249_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_249_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_249_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_249_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_249_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_249_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_249_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_249_TARGET_SHIFT)
#define XUSB_XHCI_DB_249_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_249_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_249_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_249_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_249_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_249_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_249_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_249_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_249_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_249_RSVD0_SHIFT)
#define XUSB_XHCI_DB_249_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_249_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_249_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_249_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_249_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_249_STREAMID_SHIFT)
#define XUSB_XHCI_DB_249_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_249_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_249_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_249_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_249_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_249_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_249_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_250                                   _MK_ADDR_CONST(0x303e8)
#define XUSB_XHCI_DB_250_SECURE                            0
#define XUSB_XHCI_DB_250_WORD_COUNT                        1
#define XUSB_XHCI_DB_250_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_250_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_250_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_250_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_250_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_250_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_250_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_250_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_250_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_250_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_250_TARGET_SHIFT)
#define XUSB_XHCI_DB_250_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_250_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_250_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_250_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_250_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_250_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_250_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_250_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_250_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_250_RSVD0_SHIFT)
#define XUSB_XHCI_DB_250_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_250_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_250_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_250_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_250_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_250_STREAMID_SHIFT)
#define XUSB_XHCI_DB_250_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_250_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_250_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_250_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_250_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_250_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_250_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_251                                   _MK_ADDR_CONST(0x303ec)
#define XUSB_XHCI_DB_251_SECURE                            0
#define XUSB_XHCI_DB_251_WORD_COUNT                        1
#define XUSB_XHCI_DB_251_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_251_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_251_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_251_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_251_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_251_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_251_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_251_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_251_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_251_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_251_TARGET_SHIFT)
#define XUSB_XHCI_DB_251_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_251_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_251_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_251_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_251_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_251_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_251_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_251_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_251_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_251_RSVD0_SHIFT)
#define XUSB_XHCI_DB_251_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_251_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_251_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_251_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_251_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_251_STREAMID_SHIFT)
#define XUSB_XHCI_DB_251_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_251_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_251_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_251_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_251_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_251_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_251_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_252                                   _MK_ADDR_CONST(0x303f0)
#define XUSB_XHCI_DB_252_SECURE                            0
#define XUSB_XHCI_DB_252_WORD_COUNT                        1
#define XUSB_XHCI_DB_252_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_252_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_252_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_252_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_252_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_252_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_252_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_252_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_252_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_252_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_252_TARGET_SHIFT)
#define XUSB_XHCI_DB_252_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_252_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_252_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_252_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_252_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_252_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_252_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_252_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_252_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_252_RSVD0_SHIFT)
#define XUSB_XHCI_DB_252_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_252_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_252_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_252_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_252_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_252_STREAMID_SHIFT)
#define XUSB_XHCI_DB_252_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_252_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_252_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_252_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_252_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_252_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_252_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_253                                   _MK_ADDR_CONST(0x303f4)
#define XUSB_XHCI_DB_253_SECURE                            0
#define XUSB_XHCI_DB_253_WORD_COUNT                        1
#define XUSB_XHCI_DB_253_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_253_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_253_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_253_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_253_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_253_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_253_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_253_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_253_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_253_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_253_TARGET_SHIFT)
#define XUSB_XHCI_DB_253_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_253_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_253_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_253_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_253_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_253_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_253_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_253_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_253_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_253_RSVD0_SHIFT)
#define XUSB_XHCI_DB_253_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_253_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_253_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_253_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_253_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_253_STREAMID_SHIFT)
#define XUSB_XHCI_DB_253_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_253_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_253_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_253_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_253_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_253_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_253_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_254                                   _MK_ADDR_CONST(0x303f8)
#define XUSB_XHCI_DB_254_SECURE                            0
#define XUSB_XHCI_DB_254_WORD_COUNT                        1
#define XUSB_XHCI_DB_254_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_254_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_254_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_254_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_254_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_254_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_254_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_254_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_254_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_254_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_254_TARGET_SHIFT)
#define XUSB_XHCI_DB_254_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_254_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_254_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_254_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_254_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_254_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_254_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_254_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_254_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_254_RSVD0_SHIFT)
#define XUSB_XHCI_DB_254_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_254_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_254_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_254_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_254_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_254_STREAMID_SHIFT)
#define XUSB_XHCI_DB_254_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_254_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_254_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_254_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_254_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_254_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_254_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_DB_255                                   _MK_ADDR_CONST(0x303fc)
#define XUSB_XHCI_DB_255_SECURE                            0
#define XUSB_XHCI_DB_255_WORD_COUNT                        1
#define XUSB_XHCI_DB_255_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_255_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_255_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_255_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_255_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_255_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_255_CLEAR_MASK                        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_255_TGL_MASK                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_255_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_255_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_255_TARGET_SHIFT)
#define XUSB_XHCI_DB_255_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_255_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_255_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_255_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_255_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_255_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_255_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_255_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_255_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_255_RSVD0_SHIFT)
#define XUSB_XHCI_DB_255_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_255_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_255_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_255_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_255_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_255_STREAMID_SHIFT)
#define XUSB_XHCI_DB_255_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_255_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_255_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_255_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_255_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_255_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_255_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)


// 
// 
// 
// // Num MSIX vectors in Wrapper
// Array T_XUSB_XHCI_MSIX_TBL_ADDR1[8] (0x00004000+(i)*16)


#define XUSB_XHCI_MSIX_TBL_ADDR1_0                         _MK_ADDR_CONST(0x4000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_RESET_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_WRITE_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_RSVD0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_MSIX_TBL_ADDR1_0_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_RSVD0_RANGE             1:0
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_RSVD0_WOFFSET           0
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_FIELD              (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_RANGE              31:2
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_ADDR1_1                         _MK_ADDR_CONST(0x4010)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_RESET_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_WRITE_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_RSVD0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_MSIX_TBL_ADDR1_1_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_RSVD0_RANGE             1:0
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_RSVD0_WOFFSET           0
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_FIELD              (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_RANGE              31:2
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_ADDR1_2                         _MK_ADDR_CONST(0x4020)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_RESET_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_WRITE_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_RSVD0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_MSIX_TBL_ADDR1_2_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_RSVD0_RANGE             1:0
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_RSVD0_WOFFSET           0
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_FIELD              (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_RANGE              31:2
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_ADDR1_3                         _MK_ADDR_CONST(0x4030)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_RESET_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_WRITE_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_RSVD0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_MSIX_TBL_ADDR1_3_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_RSVD0_RANGE             1:0
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_RSVD0_WOFFSET           0
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_FIELD              (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_RANGE              31:2
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_ADDR1_4                         _MK_ADDR_CONST(0x4040)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_RESET_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_WRITE_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_RSVD0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_MSIX_TBL_ADDR1_4_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_RSVD0_RANGE             1:0
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_RSVD0_WOFFSET           0
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_FIELD              (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_RANGE              31:2
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_ADDR1_5                         _MK_ADDR_CONST(0x4050)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_RESET_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_WRITE_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_RSVD0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_MSIX_TBL_ADDR1_5_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_RSVD0_RANGE             1:0
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_RSVD0_WOFFSET           0
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_FIELD              (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_RANGE              31:2
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_ADDR1_6                         _MK_ADDR_CONST(0x4060)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_RESET_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_WRITE_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_RSVD0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_MSIX_TBL_ADDR1_6_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_RSVD0_RANGE             1:0
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_RSVD0_WOFFSET           0
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_FIELD              (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_RANGE              31:2
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_ADDR1_7                         _MK_ADDR_CONST(0x4070)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_RESET_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_WRITE_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_RSVD0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_MSIX_TBL_ADDR1_7_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_RSVD0_RANGE             1:0
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_RSVD0_WOFFSET           0
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_FIELD              (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_RANGE              31:2
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_INIT               _MK_ENUM_CONST(0x00000000)


// 
// Array T_XUSB_XHCI_MSIX_TBL_ADDR2[8] (0x00004004+(i)*16)


#define XUSB_XHCI_MSIX_TBL_ADDR2_0                         _MK_ADDR_CONST(0x4004)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_RANGE              31:0
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_ADDR2_1                         _MK_ADDR_CONST(0x4014)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_RANGE              31:0
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_ADDR2_2                         _MK_ADDR_CONST(0x4024)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_RANGE              31:0
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_ADDR2_3                         _MK_ADDR_CONST(0x4034)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_RANGE              31:0
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_ADDR2_4                         _MK_ADDR_CONST(0x4044)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_RANGE              31:0
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_ADDR2_5                         _MK_ADDR_CONST(0x4054)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_RANGE              31:0
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_ADDR2_6                         _MK_ADDR_CONST(0x4064)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_RANGE              31:0
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_INIT               _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_ADDR2_7                         _MK_ADDR_CONST(0x4074)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_CLEAR_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_TGL_MASK                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_RANGE              31:0
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_INIT               _MK_ENUM_CONST(0x00000000)


// 
// Array T_XUSB_XHCI_MSIX_TBL_DATA[8] (0x00004008+(i)*16)


#define XUSB_XHCI_MSIX_TBL_DATA_0                          _MK_ADDR_CONST(0x4008)
#define XUSB_XHCI_MSIX_TBL_DATA_0_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_DATA_0_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_DATA_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_0_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_0_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_0_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_0_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_0_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_DATA_0_DATA_SHIFT)
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_RANGE               31:0
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_WOFFSET             0
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_DATA_1                          _MK_ADDR_CONST(0x4018)
#define XUSB_XHCI_MSIX_TBL_DATA_1_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_DATA_1_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_DATA_1_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_1_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_1_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_1_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_1_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_1_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_1_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_1_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_DATA_1_DATA_SHIFT)
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_RANGE               31:0
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_WOFFSET             0
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_DATA_2                          _MK_ADDR_CONST(0x4028)
#define XUSB_XHCI_MSIX_TBL_DATA_2_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_DATA_2_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_DATA_2_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_2_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_2_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_2_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_2_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_2_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_2_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_2_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_DATA_2_DATA_SHIFT)
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_RANGE               31:0
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_WOFFSET             0
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_DATA_3                          _MK_ADDR_CONST(0x4038)
#define XUSB_XHCI_MSIX_TBL_DATA_3_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_DATA_3_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_DATA_3_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_3_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_3_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_3_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_3_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_3_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_3_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_3_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_DATA_3_DATA_SHIFT)
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_RANGE               31:0
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_WOFFSET             0
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_DATA_4                          _MK_ADDR_CONST(0x4048)
#define XUSB_XHCI_MSIX_TBL_DATA_4_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_DATA_4_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_DATA_4_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_4_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_4_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_4_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_4_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_4_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_4_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_4_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_DATA_4_DATA_SHIFT)
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_RANGE               31:0
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_WOFFSET             0
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_DATA_5                          _MK_ADDR_CONST(0x4058)
#define XUSB_XHCI_MSIX_TBL_DATA_5_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_DATA_5_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_DATA_5_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_5_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_5_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_5_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_5_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_5_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_5_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_5_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_DATA_5_DATA_SHIFT)
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_RANGE               31:0
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_WOFFSET             0
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_DATA_6                          _MK_ADDR_CONST(0x4068)
#define XUSB_XHCI_MSIX_TBL_DATA_6_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_DATA_6_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_DATA_6_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_6_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_6_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_6_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_6_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_6_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_6_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_6_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_DATA_6_DATA_SHIFT)
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_RANGE               31:0
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_WOFFSET             0
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_INIT                _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_DATA_7                          _MK_ADDR_CONST(0x4078)
#define XUSB_XHCI_MSIX_TBL_DATA_7_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_DATA_7_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_DATA_7_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_7_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_7_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_7_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_7_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_7_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_7_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_7_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_DATA_7_DATA_SHIFT)
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_RANGE               31:0
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_WOFFSET             0
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_INIT                _MK_ENUM_CONST(0x00000000)


// 
// Array T_XUSB_XHCI_MSIX_TBL_VCTL[8] (0x0000400C+(i)*16)


#define XUSB_XHCI_MSIX_TBL_VCTL_0                          _MK_ADDR_CONST(0x400c)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_VCTL_0_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_VCTL_0_RESET_VAL                _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_RESET_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_WRITE_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_RANGE                0:0
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_WOFFSET              0
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_RSVD0_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fffffff) << XUSB_XHCI_MSIX_TBL_VCTL_0_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_RSVD0_RANGE              31:1
#define XUSB_XHCI_MSIX_TBL_VCTL_0_RSVD0_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_VCTL_0_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_VCTL_1                          _MK_ADDR_CONST(0x401c)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_VCTL_1_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_VCTL_1_RESET_VAL                _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_RESET_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_WRITE_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_RANGE                0:0
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_WOFFSET              0
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_RSVD0_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fffffff) << XUSB_XHCI_MSIX_TBL_VCTL_1_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_RSVD0_RANGE              31:1
#define XUSB_XHCI_MSIX_TBL_VCTL_1_RSVD0_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_VCTL_1_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_VCTL_2                          _MK_ADDR_CONST(0x402c)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_VCTL_2_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_VCTL_2_RESET_VAL                _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_RESET_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_WRITE_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_RANGE                0:0
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_WOFFSET              0
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_RSVD0_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fffffff) << XUSB_XHCI_MSIX_TBL_VCTL_2_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_RSVD0_RANGE              31:1
#define XUSB_XHCI_MSIX_TBL_VCTL_2_RSVD0_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_VCTL_2_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_VCTL_3                          _MK_ADDR_CONST(0x403c)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_VCTL_3_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_VCTL_3_RESET_VAL                _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_RESET_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_WRITE_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_RANGE                0:0
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_WOFFSET              0
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_RSVD0_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fffffff) << XUSB_XHCI_MSIX_TBL_VCTL_3_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_RSVD0_RANGE              31:1
#define XUSB_XHCI_MSIX_TBL_VCTL_3_RSVD0_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_VCTL_3_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_VCTL_4                          _MK_ADDR_CONST(0x404c)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_VCTL_4_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_VCTL_4_RESET_VAL                _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_RESET_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_WRITE_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_RANGE                0:0
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_WOFFSET              0
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_RSVD0_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fffffff) << XUSB_XHCI_MSIX_TBL_VCTL_4_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_RSVD0_RANGE              31:1
#define XUSB_XHCI_MSIX_TBL_VCTL_4_RSVD0_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_VCTL_4_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_VCTL_5                          _MK_ADDR_CONST(0x405c)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_VCTL_5_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_VCTL_5_RESET_VAL                _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_RESET_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_WRITE_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_RANGE                0:0
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_WOFFSET              0
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_RSVD0_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fffffff) << XUSB_XHCI_MSIX_TBL_VCTL_5_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_RSVD0_RANGE              31:1
#define XUSB_XHCI_MSIX_TBL_VCTL_5_RSVD0_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_VCTL_5_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_VCTL_6                          _MK_ADDR_CONST(0x406c)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_VCTL_6_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_VCTL_6_RESET_VAL                _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_RESET_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_WRITE_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_RANGE                0:0
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_WOFFSET              0
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_RSVD0_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fffffff) << XUSB_XHCI_MSIX_TBL_VCTL_6_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_RSVD0_RANGE              31:1
#define XUSB_XHCI_MSIX_TBL_VCTL_6_RSVD0_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_VCTL_6_RSVD0_00                 _MK_ENUM_CONST(0x00000000)




#define XUSB_XHCI_MSIX_TBL_VCTL_7                          _MK_ADDR_CONST(0x407c)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_VCTL_7_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_VCTL_7_RESET_VAL                _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_RESET_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_WRITE_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_CLEAR_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_TGL_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_RANGE                0:0
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_WOFFSET              0
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_RSVD0_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fffffff) << XUSB_XHCI_MSIX_TBL_VCTL_7_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_RSVD0_RANGE              31:1
#define XUSB_XHCI_MSIX_TBL_VCTL_7_RSVD0_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_VCTL_7_RSVD0_00                 _MK_ENUM_CONST(0x00000000)


// 
// Array T_XUSB_XHCI_MSIX_PBA[1] (0x00005000+(i)*4)


#define XUSB_XHCI_MSIX_PBA_0                               _MK_ADDR_CONST(0x5000)
#define XUSB_XHCI_MSIX_PBA_0_SECURE                        0
#define XUSB_XHCI_MSIX_PBA_0_WORD_COUNT                    1
#define XUSB_XHCI_MSIX_PBA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_PBA_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_PBA_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_PBA_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_PBA_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_PBA_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_PBA_0_CLEAR_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_PBA_0_TGL_MASK                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_PBA_0_BITS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_PBA_0_BITS_FIELD                    (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_PBA_0_BITS_SHIFT)
#define XUSB_XHCI_MSIX_PBA_0_BITS_RANGE                    31:0
#define XUSB_XHCI_MSIX_PBA_0_BITS_WOFFSET                  0
#define XUSB_XHCI_MSIX_PBA_0_BITS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_PBA_0_BITS_DEFAULT_MASK             (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_PBA_0_BITS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_PBA_0_BITS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_PBA_0_BITS_INIT                     _MK_ENUM_CONST(0x00000000)


// 
// Legacy Keyboard Emulation Section:
// 
// XHCI will have to support legacy keyboard emulation in the absence of OHCI
// This is defined in the OHCI spec, appendix B.
// 
// // This includes a control
// // register for enabling and disabling the emualtion, handling the
// // legacy interrupts and so on.  It also includes registers that emulate
// // port 60 and port 64, the data in and data out, plus status registers
// // of a PS/2 keyboard and mouse.  There are some hacks in here to allow
// // a PS/2 mouse w/ USB keyboard to be supported and so on (the so called
// // mixed system case). Also there is some confusing logic around the A20Gate
// // stuff (which is handled by a legacy keyboard controller.  Otherwise it
// // is pretty straightforward, an input register that is what is returned
// // on port 60/64 reads, and an output register that saves the values
// // written to port 60 or 64.
// //
// // Additional notes:
// // There are two kinds of interrupts, emulation and legacy.  Legacy
// // interrupts are from a mouse/keyboard device through the IRQ1 or IRQ12
// // lines.  Emulation interrupts are potentially these interrupts as well
// // as those caused by the emulation hardware.  Emulation interrupts are
// // often routed to SMI's to allow BIOS control.  The emulation hardware
// // can generate both types of interrupts.  Emulation interrupts get
// // the emulation software active, and normal IRQ1/IRQ12 interrupts to
// // convince legacy software that it is communicating with a normal
// // legacy keyboard controller.
// //
// .TITLE HCE_CONTROL
// 
// Used to control the emulation features.
// 
// A20STATE - Used by the emulation software to keep track of the A20
// state that would normally be stored in the legacy keyboard controller.
// Should be gated into the A20STATE logic in the legacy block.
// 
// IRQ12 - Indicates a legacy device has asserted an interrupt, used
// to handle the mixed USB + legacy case.
// 
// IRQ1 - Indicates a legacy device has asserted an interrupt, used
// to handle the mixed USB + legacy case.
// 
// GATE20SEQ - Indicates when legacy software is trying to issue a
// gate20 command to a legacy keyboard, decoded by emulation software to
// set the A20STATE bit.
// 
// EXT_IRQEN - Used to mask emulation interrupts from legacy devices (IRQ1/12)
// 
// IRQEN - Enables the emulation hardware to generate IRQ1/12 interrupts
// 
// CHAR_PENDING - Enables emulation interrupts on legacy reads of ports 60/64
// 
// EMUL_IRQ - read only bit with the state of the emulation interrupt in it.
// 
// EMUL_EN - globle legacy keyboard emulation enable/disable bit.  Disables
// all IRQ trickery and port 60/64 decoding.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|0 0 0 0 0 0 0 0|0 0 0 0 0 0 0| | | | | | | | | | HCE_CONTROL
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 


#define XUSB_XHCI_HCE_CONTROL_0                            _MK_ADDR_CONST(0x00006000)
#define XUSB_XHCI_HCE_CONTROL_0_SECURE                     0
#define XUSB_XHCI_HCE_CONTROL_0_WORD_COUNT                 1
#define XUSB_XHCI_HCE_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_CONTROL_0_RESET_MASK                 _MK_MASK_CONST(0x1ff)
#define XUSB_XHCI_HCE_CONTROL_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_CONTROL_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x1ff)
#define XUSB_XHCI_HCE_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x1ff)
#define XUSB_XHCI_HCE_CONTROL_0_WRITE_MASK                 _MK_MASK_CONST(0x1fd)
#define XUSB_XHCI_HCE_CONTROL_0_CLEAR_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_CONTROL_0_TGL_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_A20STATE_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_RANGE             8:8
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_WOFFSET           0
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE__NOPRDCHK         _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_INACTIVE          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_ACTIVE            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_SHIFT                 _MK_SHIFT_CONST(7)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_IRQ12_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_RANGE                7:7
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_WOFFSET              0
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_INACTIVE             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_ACTIVE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_CLEAR                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_SHIFT                  _MK_SHIFT_CONST(6)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_IRQ1_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_RANGE                 6:6
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_WOFFSET               0
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_INACTIVE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_ACTIVE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_CLEAR                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_SHIFT            _MK_SHIFT_CONST(5)
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_RANGE           5:5
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_WOFFSET         0
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_INACTIVE        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_ACTIVE          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_SHIFT             _MK_SHIFT_CONST(4)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_RANGE            4:4
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_WOFFSET          0
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN__NOPRDCHK        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_DISABLE          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_ENABLE           _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_IRQEN_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_RANGE                3:3
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_WOFFSET              0
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN__NOPRDCHK            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_DISABLE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_ENABLE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_SHIFT          _MK_SHIFT_CONST(2)
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_RANGE         2:2
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_WOFFSET       0
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_DISABLE       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_ENABLE        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_SHIFT              _MK_SHIFT_CONST(1)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_RANGE             1:1
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_WOFFSET           0
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_INACTIVE          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_ACTIVE            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_RANGE              0:0
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_WOFFSET            0
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN__WRNPRDCHK         _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_DISABLE            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_ENABLE             _MK_ENUM_CONST(0x00000001)


// 
// 
//         Figure 9-23 Emulation Control Register
// 
// 
// .TITLE HCE_INPUT
// 
// Traps I/O writes to ports 60 and 64.  Sets the InputFull bit in the HCESTATUS
// register for both.  If it is a write to port 64, then it sets the CmdData
// bit as well, to differentiate.
// // It is up to the emulation software to
// // read this data and send it via standard USB protocols to a USB keyboard
// // or mouse.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|0 0 0 0 0 0 0 0|0 0 0 0 0 0 0 0|               | HCE_INPUT
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 


#define XUSB_XHCI_HCE_INPUT_0                              _MK_ADDR_CONST(0x00006004)
#define XUSB_XHCI_HCE_INPUT_0_SECURE                       0
#define XUSB_XHCI_HCE_INPUT_0_WORD_COUNT                   1
#define XUSB_XHCI_HCE_INPUT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_INPUT_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_INPUT_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_INPUT_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_INPUT_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_INPUT_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_INPUT_0_CLEAR_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_INPUT_0_TGL_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_INPUT_0_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_HCE_INPUT_0_DATA_FIELD                   (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_HCE_INPUT_0_DATA_SHIFT)
#define XUSB_XHCI_HCE_INPUT_0_DATA_RANGE                   7:0
#define XUSB_XHCI_HCE_INPUT_0_DATA_WOFFSET                 0
#define XUSB_XHCI_HCE_INPUT_0_DATA_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_INPUT_0_DATA_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_INPUT_0_DATA_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_INPUT_0_DATA_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_INPUT_0_DATA__NOPRDCHK               _MK_ENUM_CONST(0x00000001)


// 
// 
//         Figure 9-24 Emulation Keyboard/Mouse Input Register
// 
// .TITLE HCE_OUTPUT
// 
// Traps I/O reads to port 60.  Reads return the data held in the register.
// // It is up to the Emulation software to update this with keyboard or
// // mouse input from a USB device.
// //
// // Sets the OutputFull bit in the HCESTATUS register, to notify the
// // emulation software of the read.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|0 0 0 0 0 0 0 0|0 0 0 0 0 0 0 0|               | HCE_OUTPUT
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 


#define XUSB_XHCI_HCE_OUTPUT_0                             _MK_ADDR_CONST(0x00006008)
#define XUSB_XHCI_HCE_OUTPUT_0_SECURE                      0
#define XUSB_XHCI_HCE_OUTPUT_0_WORD_COUNT                  1
#define XUSB_XHCI_HCE_OUTPUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_OUTPUT_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_OUTPUT_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_OUTPUT_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_OUTPUT_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_OUTPUT_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_OUTPUT_0_CLEAR_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_OUTPUT_0_TGL_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_OUTPUT_0_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_HCE_OUTPUT_0_DATA_FIELD                  (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_HCE_OUTPUT_0_DATA_SHIFT)
#define XUSB_XHCI_HCE_OUTPUT_0_DATA_RANGE                  7:0
#define XUSB_XHCI_HCE_OUTPUT_0_DATA_WOFFSET                0
#define XUSB_XHCI_HCE_OUTPUT_0_DATA__NOPRDCHK              _MK_ENUM_CONST(0x00000001)


// 
// 
//         Figure 9-25 Emulation Keyboard/Mouse Output Register
// 
// .TITLE HCE_STATUS
// 
// Emulates a legacy keyboard status register.  Values are updated
// primarily by emulation software, but some are updated by hardware.
// 
// The value is returned on a port 64 read.
// 
// PARITY: Set by emulation software, indicates parity error from keyboard/mouse
// TIMEOUT: Set by emulation software, timeout in keyboard/mouse communication
// AUXFULL: Set by emulation software, generates an IRQ12 legacy interrupt
// INHIBIT_SW: Set by emulation software, keyboard inhibit switch state.
// 
// CMDDATA:  Set on writes to port 64, cleared on writes to port 60.
// 
// FLAG:  Set by emulation software, indicates warm or cold boot.
// 
// IN_FULL:  Set on I/O writes to port 60 or 64.  Cleared by software.
// OUT_FULL:  Set on an I/O read to port 60.  Cleared by software.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|0 0 0 0 0 0 0 0|0 0 0 0 0 0 0 0| | | | | | | | | HCE_STATUS
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 


#define XUSB_XHCI_HCE_STATUS_0                             _MK_ADDR_CONST(0x0000600C)
#define XUSB_XHCI_HCE_STATUS_0_SECURE                      0
#define XUSB_XHCI_HCE_STATUS_0_WORD_COUNT                  1
#define XUSB_XHCI_HCE_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_STATUS_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_STATUS_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0xf7)
#define XUSB_XHCI_HCE_STATUS_0_CLEAR_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_STATUS_0_TGL_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_STATUS_0_PARITY_SHIFT                 _MK_SHIFT_CONST(7)
#define XUSB_XHCI_HCE_STATUS_0_PARITY_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_STATUS_0_PARITY_SHIFT)
#define XUSB_XHCI_HCE_STATUS_0_PARITY_RANGE                7:7
#define XUSB_XHCI_HCE_STATUS_0_PARITY_WOFFSET              0
#define XUSB_XHCI_HCE_STATUS_0_PARITY_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_PARITY_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_PARITY_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_PARITY_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_PARITY_NOERR                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_PARITY_ERR                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_SHIFT                _MK_SHIFT_CONST(6)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_STATUS_0_TIMEOUT_SHIFT)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_RANGE               6:6
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_WOFFSET             0
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT__NOPRDCHK           _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_INACTIVE            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_ACTIVE              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_SHIFT            _MK_SHIFT_CONST(5)
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_SHIFT)
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_RANGE           5:5
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_WOFFSET         0
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_INACTIVE        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_ACTIVE          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_SHIFT             _MK_SHIFT_CONST(4)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_SHIFT)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_RANGE            4:4
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_WOFFSET          0
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW__NOPRDCHK        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_DISABLE          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_ENABLE           _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_STATUS_0_CMDDATA_SHIFT)
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_RANGE               3:3
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_WOFFSET             0
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_INACTIVE            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_ACTIVE              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_FLAG_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_HCE_STATUS_0_FLAG_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_STATUS_0_FLAG_SHIFT)
#define XUSB_XHCI_HCE_STATUS_0_FLAG_RANGE                  2:2
#define XUSB_XHCI_HCE_STATUS_0_FLAG_WOFFSET                0
#define XUSB_XHCI_HCE_STATUS_0_FLAG_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_FLAG_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_FLAG_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_FLAG_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_FLAG__NOPRDCHK              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_FLAG_INACTIVE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_FLAG_ACTIVE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_SHIFT                _MK_SHIFT_CONST(1)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_STATUS_0_IN_FULL_SHIFT)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_RANGE               1:1
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_WOFFSET             0
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL__NOPRDCHK           _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_INACTIVE            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_ACTIVE              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_STATUS_0_OUT_FULL_SHIFT)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_RANGE              0:0
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_WOFFSET            0
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL__NOPRDCHK          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_INACTIVE           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_ACTIVE             _MK_ENUM_CONST(0x00000001)


// 
// 
//         Figure 9-26 Emulation Status Register
// 
// 
// 
// // Init registers to be used by advanced ref manual flow
// 
// //// Max Slots Enabled
// //.INIT_REG T_XUSB_XHCI_OP_CONFIG
// //
// //// DCB Array Pointer. We need to make sure that we have allocated this space for Device Context Array before writing to this.
// //.INIT_REG T_XUSB_XHCI_OP_DCBAAP0
// //.INIT_REG T_XUSB_XHCI_OP_DCBAAP1
// //
// //// Command Ring Dequeue Pointer. Initialize command ring before writing to this.
// //.INIT_REG T_XUSB_XHCI_OP_CRCR0
// //.INIT_REG T_XUSB_XHCI_OP_CRCR1
// //
// //// Initialize Event Rings for each interrupter. Allocate memory before initializing pointers.
// //.INIT_REG T_XUSB_XHCI_RT_ERSTSZ
// //.INIT_REG T_XUSB_XHCI_RT_ERDP0
// //.INIT_REG T_XUSB_XHCI_RT_ERDP1
// //.INIT_REG T_XUSB_XHCI_RT_ERSTBA0
// //.INIT_REG T_XUSB_XHCI_RT_ERSTBA1
// //
// //// Set moderation counters for each interrupter
// //.INIT_REG T_XUSB_XHCI_RT_IMOD
// //// Enable the interrupts
// //.INIT_REG T_XUSB_XHCI_RT_IMAN
// //
// //// Set Interrupt Enable and Run/Stop bit.
// //.INIT_REG T_XUSB_XHCI_OP_USBCMD
// 
// 
// 
// 
// 
// 
// 

// REGISTER LIST

#define LIST_XUSB_XHCI_REGS(_op_) \
  _op_(XUSB_XHCI_CAP_REG0_0) \
  _op_(XUSB_XHCI_CAP_HCSPARAMS1_0) \
  _op_(XUSB_XHCI_CAP_HCSPARAMS2_0) \
  _op_(XUSB_XHCI_CAP_HCSPARAMS3_0) \
  _op_(XUSB_XHCI_CAP_HCCPARAMS1_0) \
  _op_(XUSB_XHCI_CAP_DBOFF_0) \
  _op_(XUSB_XHCI_CAP_RTSOFF_0) \
  _op_(XUSB_XHCI_CAP_HCCPARAMS2_0) \
  _op_(XUSB_XHCI_OP_USBCMD_0) \
  _op_(XUSB_XHCI_OP_USBSTS_0) \
  _op_(XUSB_XHCI_OP_PGSZ_0) \
  _op_(XUSB_XHCI_OP_DNCTRL_0) \
  _op_(XUSB_XHCI_OP_CRCR0_0) \
  _op_(XUSB_XHCI_OP_CRCR1_0) \
  _op_(XUSB_XHCI_OP_DCBAAP0_0) \
  _op_(XUSB_XHCI_OP_DCBAAP1_0) \
  _op_(XUSB_XHCI_OP_CONFIG_0) \
  _op_(XUSB_XHCI_OP_PORTSC_0) \
  _op_(XUSB_XHCI_OP_PORTSC_1) \
  _op_(XUSB_XHCI_OP_PORTSC_2) \
  _op_(XUSB_XHCI_OP_PORTSC_3) \
  _op_(XUSB_XHCI_OP_PORTSC_4) \
  _op_(XUSB_XHCI_OP_PORTSC_5) \
  _op_(XUSB_XHCI_OP_PORTSC_6) \
  _op_(XUSB_XHCI_OP_PORTSC_7) \
  _op_(XUSB_XHCI_OP_PORTSC_8) \
  _op_(XUSB_XHCI_OP_PORTSC_9) \
  _op_(XUSB_XHCI_OP_PORTSC_10) \
  _op_(XUSB_XHCI_OP_PORTSC_11) \
  _op_(XUSB_XHCI_OP_PORTSC_12) \
  _op_(XUSB_XHCI_OP_PORTSC_13) \
  _op_(XUSB_XHCI_OP_PORTSC_14) \
  _op_(XUSB_XHCI_OP_PORTSC_15) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_0) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_1) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_2) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_3) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_4) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_5) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_6) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_7) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_8) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_9) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_10) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_11) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_12) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_13) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_14) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_15) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_0) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_1) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_2) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_3) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_4) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_5) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_6) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_7) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_8) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_9) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_10) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_11) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_12) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_13) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_14) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_15) \
  _op_(XUSB_XHCI_OP_PORTLISC_0) \
  _op_(XUSB_XHCI_OP_PORTLISC_1) \
  _op_(XUSB_XHCI_OP_PORTLISC_2) \
  _op_(XUSB_XHCI_OP_PORTLISC_3) \
  _op_(XUSB_XHCI_OP_PORTHLPMC_0) \
  _op_(XUSB_XHCI_OP_PORTHLPMC_1) \
  _op_(XUSB_XHCI_OP_PORTHLPMC_2) \
  _op_(XUSB_XHCI_OP_PORTHLPMC_3) \
  _op_(XUSB_XHCI_OP_PORTHLPMC_4) \
  _op_(XUSB_XHCI_OP_PORTHLPMC_5) \
  _op_(XUSB_XHCI_OP_PORTHLPMC_6) \
  _op_(XUSB_XHCI_OP_PORTHLPMC_7) \
  _op_(XUSB_XHCI_OP_PORTHLPMC_8) \
  _op_(XUSB_XHCI_OP_PORTHLPMC_9) \
  _op_(XUSB_XHCI_OP_PORTHLPMC_10) \
  _op_(XUSB_XHCI_OP_PORTHLPMC_11) \
  _op_(XUSB_XHCI_OP_PORTHLPMC_12) \
  _op_(XUSB_XHCI_OP_PORTHLPMC_13) \
  _op_(XUSB_XHCI_OP_PORTHLPMC_14) \
  _op_(XUSB_XHCI_OP_PORTHLPMC_15) \
  _op_(XUSB_XHCI_EC_USBLEGSUP_0) \
  _op_(XUSB_XHCI_EC_USBLEGCTLSTS_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB3_0_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB3_1_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB3_2_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB3_3_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB3_PSI_G1_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB3_PSI_G2_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB2_0_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB2_1_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB2_2_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB2_3_0) \
  _op_(XUSB_XHCI_EC_XHCIIOV_HDR_0) \
  _op_(XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_0) \
  _op_(XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_1) \
  _op_(XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_2) \
  _op_(XUSB_XHCI_EC_XHCIIOV_INTR_RANGE_3) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_0) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_1) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_2) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_3) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_4) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_5) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_6) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_7) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_8) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_9) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_10) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_11) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_12) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_13) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_14) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_15) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_16) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_17) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_18) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_19) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_20) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_21) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_22) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_23) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_24) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_25) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_26) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_27) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_28) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_29) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_30) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_31) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_32) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_33) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_34) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_35) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_36) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_37) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_38) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_39) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_40) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_41) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_42) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_43) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_44) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_45) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_46) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_47) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_48) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_49) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_50) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_51) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_52) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_53) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_54) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_55) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_56) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_57) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_58) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_59) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_60) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_61) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_62) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_63) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_64) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_65) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_66) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_67) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_68) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_69) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_70) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_71) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_72) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_73) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_74) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_75) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_76) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_77) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_78) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_79) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_80) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_81) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_82) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_83) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_84) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_85) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_86) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_87) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_88) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_89) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_90) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_91) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_92) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_93) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_94) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_95) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_96) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_97) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_98) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_99) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_100) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_101) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_102) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_103) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_104) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_105) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_106) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_107) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_108) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_109) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_110) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_111) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_112) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_113) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_114) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_115) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_116) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_117) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_118) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_119) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_120) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_121) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_122) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_123) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_124) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_125) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_126) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_127) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_128) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_129) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_130) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_131) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_132) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_133) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_134) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_135) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_136) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_137) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_138) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_139) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_140) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_141) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_142) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_143) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_144) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_145) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_146) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_147) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_148) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_149) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_150) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_151) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_152) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_153) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_154) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_155) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_156) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_157) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_158) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_159) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_160) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_161) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_162) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_163) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_164) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_165) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_166) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_167) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_168) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_169) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_170) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_171) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_172) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_173) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_174) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_175) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_176) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_177) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_178) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_179) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_180) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_181) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_182) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_183) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_184) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_185) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_186) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_187) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_188) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_189) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_190) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_191) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_192) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_193) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_194) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_195) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_196) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_197) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_198) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_199) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_200) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_201) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_202) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_203) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_204) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_205) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_206) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_207) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_208) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_209) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_210) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_211) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_212) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_213) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_214) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_215) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_216) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_217) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_218) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_219) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_220) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_221) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_222) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_223) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_224) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_225) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_226) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_227) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_228) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_229) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_230) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_231) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_232) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_233) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_234) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_235) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_236) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_237) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_238) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_239) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_240) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_241) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_242) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_243) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_244) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_245) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_246) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_247) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_248) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_249) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_250) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_251) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_252) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_253) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_254) \
  _op_(XUSB_XHCI_EC_XHCIIOV_SLOT_ASSIGN_255) \
  _op_(XUSB_XHCI_RT_MFINDEX_0) \
  _op_(XUSB_XHCI_RT_IMAN_0) \
  _op_(XUSB_XHCI_RT_IMAN_1) \
  _op_(XUSB_XHCI_RT_IMAN_2) \
  _op_(XUSB_XHCI_RT_IMAN_3) \
  _op_(XUSB_XHCI_RT_IMAN_4) \
  _op_(XUSB_XHCI_RT_IMOD_0) \
  _op_(XUSB_XHCI_RT_IMOD_1) \
  _op_(XUSB_XHCI_RT_IMOD_2) \
  _op_(XUSB_XHCI_RT_IMOD_3) \
  _op_(XUSB_XHCI_RT_IMOD_4) \
  _op_(XUSB_XHCI_RT_ERSTSZ_0) \
  _op_(XUSB_XHCI_RT_ERSTSZ_1) \
  _op_(XUSB_XHCI_RT_ERSTSZ_2) \
  _op_(XUSB_XHCI_RT_ERSTSZ_3) \
  _op_(XUSB_XHCI_RT_ERSTSZ_4) \
  _op_(XUSB_XHCI_RT_ERRSVD_0) \
  _op_(XUSB_XHCI_RT_ERRSVD_1) \
  _op_(XUSB_XHCI_RT_ERRSVD_2) \
  _op_(XUSB_XHCI_RT_ERRSVD_3) \
  _op_(XUSB_XHCI_RT_ERRSVD_4) \
  _op_(XUSB_XHCI_RT_ERSTBA0_0) \
  _op_(XUSB_XHCI_RT_ERSTBA0_1) \
  _op_(XUSB_XHCI_RT_ERSTBA0_2) \
  _op_(XUSB_XHCI_RT_ERSTBA0_3) \
  _op_(XUSB_XHCI_RT_ERSTBA0_4) \
  _op_(XUSB_XHCI_RT_ERSTBA1_0) \
  _op_(XUSB_XHCI_RT_ERSTBA1_1) \
  _op_(XUSB_XHCI_RT_ERSTBA1_2) \
  _op_(XUSB_XHCI_RT_ERSTBA1_3) \
  _op_(XUSB_XHCI_RT_ERSTBA1_4) \
  _op_(XUSB_XHCI_RT_ERDP0_0) \
  _op_(XUSB_XHCI_RT_ERDP0_1) \
  _op_(XUSB_XHCI_RT_ERDP0_2) \
  _op_(XUSB_XHCI_RT_ERDP0_3) \
  _op_(XUSB_XHCI_RT_ERDP0_4) \
  _op_(XUSB_XHCI_RT_ERDP1_0) \
  _op_(XUSB_XHCI_RT_ERDP1_1) \
  _op_(XUSB_XHCI_RT_ERDP1_2) \
  _op_(XUSB_XHCI_RT_ERDP1_3) \
  _op_(XUSB_XHCI_RT_ERDP1_4) \
  _op_(XUSB_XHCI_DB_0) \
  _op_(XUSB_XHCI_DB_1) \
  _op_(XUSB_XHCI_DB_2) \
  _op_(XUSB_XHCI_DB_3) \
  _op_(XUSB_XHCI_DB_4) \
  _op_(XUSB_XHCI_DB_5) \
  _op_(XUSB_XHCI_DB_6) \
  _op_(XUSB_XHCI_DB_7) \
  _op_(XUSB_XHCI_DB_8) \
  _op_(XUSB_XHCI_DB_9) \
  _op_(XUSB_XHCI_DB_10) \
  _op_(XUSB_XHCI_DB_11) \
  _op_(XUSB_XHCI_DB_12) \
  _op_(XUSB_XHCI_DB_13) \
  _op_(XUSB_XHCI_DB_14) \
  _op_(XUSB_XHCI_DB_15) \
  _op_(XUSB_XHCI_DB_16) \
  _op_(XUSB_XHCI_DB_17) \
  _op_(XUSB_XHCI_DB_18) \
  _op_(XUSB_XHCI_DB_19) \
  _op_(XUSB_XHCI_DB_20) \
  _op_(XUSB_XHCI_DB_21) \
  _op_(XUSB_XHCI_DB_22) \
  _op_(XUSB_XHCI_DB_23) \
  _op_(XUSB_XHCI_DB_24) \
  _op_(XUSB_XHCI_DB_25) \
  _op_(XUSB_XHCI_DB_26) \
  _op_(XUSB_XHCI_DB_27) \
  _op_(XUSB_XHCI_DB_28) \
  _op_(XUSB_XHCI_DB_29) \
  _op_(XUSB_XHCI_DB_30) \
  _op_(XUSB_XHCI_DB_31) \
  _op_(XUSB_XHCI_DB_32) \
  _op_(XUSB_XHCI_DB_33) \
  _op_(XUSB_XHCI_DB_34) \
  _op_(XUSB_XHCI_DB_35) \
  _op_(XUSB_XHCI_DB_36) \
  _op_(XUSB_XHCI_DB_37) \
  _op_(XUSB_XHCI_DB_38) \
  _op_(XUSB_XHCI_DB_39) \
  _op_(XUSB_XHCI_DB_40) \
  _op_(XUSB_XHCI_DB_41) \
  _op_(XUSB_XHCI_DB_42) \
  _op_(XUSB_XHCI_DB_43) \
  _op_(XUSB_XHCI_DB_44) \
  _op_(XUSB_XHCI_DB_45) \
  _op_(XUSB_XHCI_DB_46) \
  _op_(XUSB_XHCI_DB_47) \
  _op_(XUSB_XHCI_DB_48) \
  _op_(XUSB_XHCI_DB_49) \
  _op_(XUSB_XHCI_DB_50) \
  _op_(XUSB_XHCI_DB_51) \
  _op_(XUSB_XHCI_DB_52) \
  _op_(XUSB_XHCI_DB_53) \
  _op_(XUSB_XHCI_DB_54) \
  _op_(XUSB_XHCI_DB_55) \
  _op_(XUSB_XHCI_DB_56) \
  _op_(XUSB_XHCI_DB_57) \
  _op_(XUSB_XHCI_DB_58) \
  _op_(XUSB_XHCI_DB_59) \
  _op_(XUSB_XHCI_DB_60) \
  _op_(XUSB_XHCI_DB_61) \
  _op_(XUSB_XHCI_DB_62) \
  _op_(XUSB_XHCI_DB_63) \
  _op_(XUSB_XHCI_DB_64) \
  _op_(XUSB_XHCI_DB_65) \
  _op_(XUSB_XHCI_DB_66) \
  _op_(XUSB_XHCI_DB_67) \
  _op_(XUSB_XHCI_DB_68) \
  _op_(XUSB_XHCI_DB_69) \
  _op_(XUSB_XHCI_DB_70) \
  _op_(XUSB_XHCI_DB_71) \
  _op_(XUSB_XHCI_DB_72) \
  _op_(XUSB_XHCI_DB_73) \
  _op_(XUSB_XHCI_DB_74) \
  _op_(XUSB_XHCI_DB_75) \
  _op_(XUSB_XHCI_DB_76) \
  _op_(XUSB_XHCI_DB_77) \
  _op_(XUSB_XHCI_DB_78) \
  _op_(XUSB_XHCI_DB_79) \
  _op_(XUSB_XHCI_DB_80) \
  _op_(XUSB_XHCI_DB_81) \
  _op_(XUSB_XHCI_DB_82) \
  _op_(XUSB_XHCI_DB_83) \
  _op_(XUSB_XHCI_DB_84) \
  _op_(XUSB_XHCI_DB_85) \
  _op_(XUSB_XHCI_DB_86) \
  _op_(XUSB_XHCI_DB_87) \
  _op_(XUSB_XHCI_DB_88) \
  _op_(XUSB_XHCI_DB_89) \
  _op_(XUSB_XHCI_DB_90) \
  _op_(XUSB_XHCI_DB_91) \
  _op_(XUSB_XHCI_DB_92) \
  _op_(XUSB_XHCI_DB_93) \
  _op_(XUSB_XHCI_DB_94) \
  _op_(XUSB_XHCI_DB_95) \
  _op_(XUSB_XHCI_DB_96) \
  _op_(XUSB_XHCI_DB_97) \
  _op_(XUSB_XHCI_DB_98) \
  _op_(XUSB_XHCI_DB_99) \
  _op_(XUSB_XHCI_DB_100) \
  _op_(XUSB_XHCI_DB_101) \
  _op_(XUSB_XHCI_DB_102) \
  _op_(XUSB_XHCI_DB_103) \
  _op_(XUSB_XHCI_DB_104) \
  _op_(XUSB_XHCI_DB_105) \
  _op_(XUSB_XHCI_DB_106) \
  _op_(XUSB_XHCI_DB_107) \
  _op_(XUSB_XHCI_DB_108) \
  _op_(XUSB_XHCI_DB_109) \
  _op_(XUSB_XHCI_DB_110) \
  _op_(XUSB_XHCI_DB_111) \
  _op_(XUSB_XHCI_DB_112) \
  _op_(XUSB_XHCI_DB_113) \
  _op_(XUSB_XHCI_DB_114) \
  _op_(XUSB_XHCI_DB_115) \
  _op_(XUSB_XHCI_DB_116) \
  _op_(XUSB_XHCI_DB_117) \
  _op_(XUSB_XHCI_DB_118) \
  _op_(XUSB_XHCI_DB_119) \
  _op_(XUSB_XHCI_DB_120) \
  _op_(XUSB_XHCI_DB_121) \
  _op_(XUSB_XHCI_DB_122) \
  _op_(XUSB_XHCI_DB_123) \
  _op_(XUSB_XHCI_DB_124) \
  _op_(XUSB_XHCI_DB_125) \
  _op_(XUSB_XHCI_DB_126) \
  _op_(XUSB_XHCI_DB_127) \
  _op_(XUSB_XHCI_DB_128) \
  _op_(XUSB_XHCI_DB_129) \
  _op_(XUSB_XHCI_DB_130) \
  _op_(XUSB_XHCI_DB_131) \
  _op_(XUSB_XHCI_DB_132) \
  _op_(XUSB_XHCI_DB_133) \
  _op_(XUSB_XHCI_DB_134) \
  _op_(XUSB_XHCI_DB_135) \
  _op_(XUSB_XHCI_DB_136) \
  _op_(XUSB_XHCI_DB_137) \
  _op_(XUSB_XHCI_DB_138) \
  _op_(XUSB_XHCI_DB_139) \
  _op_(XUSB_XHCI_DB_140) \
  _op_(XUSB_XHCI_DB_141) \
  _op_(XUSB_XHCI_DB_142) \
  _op_(XUSB_XHCI_DB_143) \
  _op_(XUSB_XHCI_DB_144) \
  _op_(XUSB_XHCI_DB_145) \
  _op_(XUSB_XHCI_DB_146) \
  _op_(XUSB_XHCI_DB_147) \
  _op_(XUSB_XHCI_DB_148) \
  _op_(XUSB_XHCI_DB_149) \
  _op_(XUSB_XHCI_DB_150) \
  _op_(XUSB_XHCI_DB_151) \
  _op_(XUSB_XHCI_DB_152) \
  _op_(XUSB_XHCI_DB_153) \
  _op_(XUSB_XHCI_DB_154) \
  _op_(XUSB_XHCI_DB_155) \
  _op_(XUSB_XHCI_DB_156) \
  _op_(XUSB_XHCI_DB_157) \
  _op_(XUSB_XHCI_DB_158) \
  _op_(XUSB_XHCI_DB_159) \
  _op_(XUSB_XHCI_DB_160) \
  _op_(XUSB_XHCI_DB_161) \
  _op_(XUSB_XHCI_DB_162) \
  _op_(XUSB_XHCI_DB_163) \
  _op_(XUSB_XHCI_DB_164) \
  _op_(XUSB_XHCI_DB_165) \
  _op_(XUSB_XHCI_DB_166) \
  _op_(XUSB_XHCI_DB_167) \
  _op_(XUSB_XHCI_DB_168) \
  _op_(XUSB_XHCI_DB_169) \
  _op_(XUSB_XHCI_DB_170) \
  _op_(XUSB_XHCI_DB_171) \
  _op_(XUSB_XHCI_DB_172) \
  _op_(XUSB_XHCI_DB_173) \
  _op_(XUSB_XHCI_DB_174) \
  _op_(XUSB_XHCI_DB_175) \
  _op_(XUSB_XHCI_DB_176) \
  _op_(XUSB_XHCI_DB_177) \
  _op_(XUSB_XHCI_DB_178) \
  _op_(XUSB_XHCI_DB_179) \
  _op_(XUSB_XHCI_DB_180) \
  _op_(XUSB_XHCI_DB_181) \
  _op_(XUSB_XHCI_DB_182) \
  _op_(XUSB_XHCI_DB_183) \
  _op_(XUSB_XHCI_DB_184) \
  _op_(XUSB_XHCI_DB_185) \
  _op_(XUSB_XHCI_DB_186) \
  _op_(XUSB_XHCI_DB_187) \
  _op_(XUSB_XHCI_DB_188) \
  _op_(XUSB_XHCI_DB_189) \
  _op_(XUSB_XHCI_DB_190) \
  _op_(XUSB_XHCI_DB_191) \
  _op_(XUSB_XHCI_DB_192) \
  _op_(XUSB_XHCI_DB_193) \
  _op_(XUSB_XHCI_DB_194) \
  _op_(XUSB_XHCI_DB_195) \
  _op_(XUSB_XHCI_DB_196) \
  _op_(XUSB_XHCI_DB_197) \
  _op_(XUSB_XHCI_DB_198) \
  _op_(XUSB_XHCI_DB_199) \
  _op_(XUSB_XHCI_DB_200) \
  _op_(XUSB_XHCI_DB_201) \
  _op_(XUSB_XHCI_DB_202) \
  _op_(XUSB_XHCI_DB_203) \
  _op_(XUSB_XHCI_DB_204) \
  _op_(XUSB_XHCI_DB_205) \
  _op_(XUSB_XHCI_DB_206) \
  _op_(XUSB_XHCI_DB_207) \
  _op_(XUSB_XHCI_DB_208) \
  _op_(XUSB_XHCI_DB_209) \
  _op_(XUSB_XHCI_DB_210) \
  _op_(XUSB_XHCI_DB_211) \
  _op_(XUSB_XHCI_DB_212) \
  _op_(XUSB_XHCI_DB_213) \
  _op_(XUSB_XHCI_DB_214) \
  _op_(XUSB_XHCI_DB_215) \
  _op_(XUSB_XHCI_DB_216) \
  _op_(XUSB_XHCI_DB_217) \
  _op_(XUSB_XHCI_DB_218) \
  _op_(XUSB_XHCI_DB_219) \
  _op_(XUSB_XHCI_DB_220) \
  _op_(XUSB_XHCI_DB_221) \
  _op_(XUSB_XHCI_DB_222) \
  _op_(XUSB_XHCI_DB_223) \
  _op_(XUSB_XHCI_DB_224) \
  _op_(XUSB_XHCI_DB_225) \
  _op_(XUSB_XHCI_DB_226) \
  _op_(XUSB_XHCI_DB_227) \
  _op_(XUSB_XHCI_DB_228) \
  _op_(XUSB_XHCI_DB_229) \
  _op_(XUSB_XHCI_DB_230) \
  _op_(XUSB_XHCI_DB_231) \
  _op_(XUSB_XHCI_DB_232) \
  _op_(XUSB_XHCI_DB_233) \
  _op_(XUSB_XHCI_DB_234) \
  _op_(XUSB_XHCI_DB_235) \
  _op_(XUSB_XHCI_DB_236) \
  _op_(XUSB_XHCI_DB_237) \
  _op_(XUSB_XHCI_DB_238) \
  _op_(XUSB_XHCI_DB_239) \
  _op_(XUSB_XHCI_DB_240) \
  _op_(XUSB_XHCI_DB_241) \
  _op_(XUSB_XHCI_DB_242) \
  _op_(XUSB_XHCI_DB_243) \
  _op_(XUSB_XHCI_DB_244) \
  _op_(XUSB_XHCI_DB_245) \
  _op_(XUSB_XHCI_DB_246) \
  _op_(XUSB_XHCI_DB_247) \
  _op_(XUSB_XHCI_DB_248) \
  _op_(XUSB_XHCI_DB_249) \
  _op_(XUSB_XHCI_DB_250) \
  _op_(XUSB_XHCI_DB_251) \
  _op_(XUSB_XHCI_DB_252) \
  _op_(XUSB_XHCI_DB_253) \
  _op_(XUSB_XHCI_DB_254) \
  _op_(XUSB_XHCI_DB_255) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR1_0) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR1_1) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR1_2) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR1_3) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR1_4) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR1_5) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR1_6) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR1_7) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR2_0) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR2_1) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR2_2) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR2_3) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR2_4) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR2_5) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR2_6) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR2_7) \
  _op_(XUSB_XHCI_MSIX_TBL_DATA_0) \
  _op_(XUSB_XHCI_MSIX_TBL_DATA_1) \
  _op_(XUSB_XHCI_MSIX_TBL_DATA_2) \
  _op_(XUSB_XHCI_MSIX_TBL_DATA_3) \
  _op_(XUSB_XHCI_MSIX_TBL_DATA_4) \
  _op_(XUSB_XHCI_MSIX_TBL_DATA_5) \
  _op_(XUSB_XHCI_MSIX_TBL_DATA_6) \
  _op_(XUSB_XHCI_MSIX_TBL_DATA_7) \
  _op_(XUSB_XHCI_MSIX_TBL_VCTL_0) \
  _op_(XUSB_XHCI_MSIX_TBL_VCTL_1) \
  _op_(XUSB_XHCI_MSIX_TBL_VCTL_2) \
  _op_(XUSB_XHCI_MSIX_TBL_VCTL_3) \
  _op_(XUSB_XHCI_MSIX_TBL_VCTL_4) \
  _op_(XUSB_XHCI_MSIX_TBL_VCTL_5) \
  _op_(XUSB_XHCI_MSIX_TBL_VCTL_6) \
  _op_(XUSB_XHCI_MSIX_TBL_VCTL_7) \
  _op_(XUSB_XHCI_MSIX_PBA_0) \
  _op_(XUSB_XHCI_HCE_CONTROL_0) \
  _op_(XUSB_XHCI_HCE_INPUT_0) \
  _op_(XUSB_XHCI_HCE_OUTPUT_0) \
  _op_(XUSB_XHCI_HCE_STATUS_0) 


#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif

#endif
