Analysis & Synthesis report for VGA_TEST
Wed Dec 01 23:09:00 2021
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for PLL:C|PLL_altpll_0:altpll_0
 14. Source assignments for PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_stdsync_sv6:stdsync2|PLL_altpll_0_dffpipe_l2c:dffpipe3
 15. Port Connectivity Checks: "PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_altpll_bpa2:sd1"
 16. Port Connectivity Checks: "PLL:C|PLL_altpll_0:altpll_0"
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 01 23:09:00 2021    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; VGA_TEST                                 ;
; Top-level Entity Name              ; VGA_TEST                                 ;
; Family                             ; Cyclone IV GX                            ;
; Total logic elements               ; 237                                      ;
;     Total combinational functions  ; 237                                      ;
;     Dedicated logic registers      ; 72                                       ;
; Total registers                    ; 72                                       ;
; Total pins                         ; 36                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total GXB Receiver Channel PCS     ; 0                                        ;
; Total GXB Receiver Channel PMA     ; 0                                        ;
; Total GXB Transmitter Channel PCS  ; 0                                        ;
; Total GXB Transmitter Channel PMA  ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; VGA_TEST           ; VGA_TEST           ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+---------------------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                         ; Library ;
+---------------------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------+---------+
; PLL/PLL/synthesis/PLL.v                     ; yes             ; User Verilog HDL File  ; C:/Users/payan/Desktop/Nueva carpeta (3)/PLL/PLL/synthesis/PLL.v                     ; PLL     ;
; PLL/PLL/synthesis/submodules/PLL_altpll_0.v ; yes             ; User Verilog HDL File  ; C:/Users/payan/Desktop/Nueva carpeta (3)/PLL/PLL/synthesis/submodules/PLL_altpll_0.v ; PLL     ;
; PCG.vhd                                     ; yes             ; User VHDL File         ; C:/Users/payan/Desktop/Nueva carpeta (3)/PCG.vhd                                     ;         ;
; VGA_TEST.vhd                                ; yes             ; User VHDL File         ; C:/Users/payan/Desktop/Nueva carpeta (3)/VGA_TEST.vhd                                ;         ;
; SYNC.vhd                                    ; yes             ; User VHDL File         ; C:/Users/payan/Desktop/Nueva carpeta (3)/SYNC.vhd                                    ;         ;
+---------------------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 36               ;
; DSP block 9-bit elements ; 0                ;
; Total PLLs               ; 1                ;
;     -- PLLs              ; 1                ;
;                          ;                  ;
; Maximum fan-out          ; 74               ;
; Total fan-out            ; 891              ;
; Average fan-out          ; 2.33             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                 ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                ; Library Name ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------+--------------+
; |VGA_TEST                               ; 237 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 36   ; 0            ; |VGA_TEST                                                          ;              ;
;    |PLL:C|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VGA_TEST|PLL:C                                                    ;              ;
;       |PLL_altpll_0:altpll_0|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VGA_TEST|PLL:C|PLL_altpll_0:altpll_0                              ;              ;
;          |PLL_altpll_0_altpll_bpa2:sd1| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VGA_TEST|PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_altpll_bpa2:sd1 ;              ;
;    |SYNC:C1|                            ; 237 (237)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |VGA_TEST|SYNC:C1                                                  ;              ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+--------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File                                                                      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+--------------------------------------------------------------------------------------+
; Altera ; qsys         ; 12.1    ; N/A          ; N/A          ; |VGA_TEST|PLL:C                       ; C:/Users/payan/Desktop/Nueva carpeta (3)/PLL/PLL/synthesis/PLL.v                     ;
; Altera ; altpll       ; 12.1    ; N/A          ; N/A          ; |VGA_TEST|PLL:C|PLL_altpll_0:altpll_0 ; C:/Users/payan/Desktop/Nueva carpeta (3)/PLL/PLL/synthesis/submodules/PLL_altpll_0.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; PLL:C|PLL_altpll_0:altpll_0|prev_reset ; Stuck at GND due to stuck port data_in ;
; SYNC:C1|G[6,7]                         ; Merged with SYNC:C1|G[2]               ;
; SYNC:C1|B[2]                           ; Merged with SYNC:C1|B[0]               ;
; SYNC:C1|R[1..4,6]                      ; Merged with SYNC:C1|B[0]               ;
; SYNC:C1|B[3..7]                        ; Merged with SYNC:C1|B[1]               ;
; SYNC:C1|G[5]                           ; Merged with SYNC:C1|B[1]               ;
; SYNC:C1|G[1,3,4]                       ; Merged with SYNC:C1|G[0]               ;
; SYNC:C1|R[0,5,7]                       ; Merged with SYNC:C1|G[0]               ;
; Total Number of Removed Registers = 21 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 72    ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 55    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; SYNC:C1|SQ_Y1[8]                        ; 3       ;
; SYNC:C1|SQ_Y1[7]                        ; 3       ;
; SYNC:C1|SQ_Y1[6]                        ; 3       ;
; SYNC:C1|SQ_Y1[5]                        ; 3       ;
; SYNC:C1|SQ_Y1[4]                        ; 3       ;
; SYNC:C1|SQ_Y1[2]                        ; 4       ;
; SYNC:C1|SQ_X1[8]                        ; 3       ;
; SYNC:C1|SQ_X1[7]                        ; 3       ;
; SYNC:C1|SQ_X1[6]                        ; 3       ;
; SYNC:C1|SQ_X1[5]                        ; 3       ;
; SYNC:C1|SQ_X1[4]                        ; 3       ;
; SYNC:C1|SQ_X1[2]                        ; 4       ;
; SYNC:C1|SQ_Y2[9]                        ; 3       ;
; SYNC:C1|SQ_Y2[6]                        ; 3       ;
; SYNC:C1|SQ_Y2[4]                        ; 3       ;
; SYNC:C1|SQ_Y2[3]                        ; 3       ;
; SYNC:C1|SQ_X2[9]                        ; 3       ;
; SYNC:C1|SQ_X2[6]                        ; 3       ;
; SYNC:C1|SQ_X2[4]                        ; 3       ;
; SYNC:C1|SQ_X2[3]                        ; 3       ;
; Total number of inverted registers = 20 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |VGA_TEST|SYNC:C1|SQ_X2[0] ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |VGA_TEST|SYNC:C1|SQ_Y2[0] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |VGA_TEST|SYNC:C1|SQ_X1[8] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |VGA_TEST|SYNC:C1|SQ_Y1[7] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------+
; Source assignments for PLL:C|PLL_altpll_0:altpll_0 ;
+----------------+-------+------+--------------------+
; Assignment     ; Value ; From ; To                 ;
+----------------+-------+------+--------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg         ;
+----------------+-------+------+--------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_stdsync_sv6:stdsync2|PLL_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_altpll_bpa2:sd1"                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "PLL:C|PLL_altpll_0:altpll_0" ;
+-----------+--------+----------+-------------------------+
; Port      ; Type   ; Severity ; Details                 ;
+-----------+--------+----------+-------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected  ;
; write     ; Input  ; Info     ; Explicitly unconnected  ;
; address   ; Input  ; Info     ; Explicitly unconnected  ;
; readdata  ; Output ; Info     ; Explicitly unconnected  ;
; writedata ; Input  ; Info     ; Explicitly unconnected  ;
; areset    ; Input  ; Info     ; Explicitly unconnected  ;
; locked    ; Output ; Info     ; Explicitly unconnected  ;
; phasedone ; Output ; Info     ; Explicitly unconnected  ;
+-----------+--------+----------+-------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed Dec 01 23:08:55 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_TEST -c VGA_TEST
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll/synthesis/pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 4 design units, including 4 entities, in source file pll/pll/synthesis/submodules/pll_altpll_0.v
    Info (12023): Found entity 1: PLL_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: PLL_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: PLL_altpll_0_altpll_bpa2
    Info (12023): Found entity 4: PLL_altpll_0
Info (12021): Found 2 design units, including 0 entities, in source file pcg.vhd
    Info (12022): Found design unit 1: ctrl
    Info (12022): Found design unit 2: ctrl-body
Info (12021): Found 2 design units, including 1 entities, in source file vga_test.vhd
    Info (12022): Found design unit 1: VGA_TEST-MAIN
    Info (12023): Found entity 1: VGA_TEST
Info (12021): Found 2 design units, including 1 entities, in source file sync.vhd
    Info (12022): Found design unit 1: SYNC-MAIN
    Info (12023): Found entity 1: SYNC
Info (12127): Elaborating entity "VGA_TEST" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at VGA_TEST.vhd(28): used implicit default value for signal "RESET" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:C"
Info (12128): Elaborating entity "PLL_altpll_0" for hierarchy "PLL:C|PLL_altpll_0:altpll_0"
Info (12128): Elaborating entity "PLL_altpll_0_stdsync_sv6" for hierarchy "PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "PLL_altpll_0_dffpipe_l2c" for hierarchy "PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_stdsync_sv6:stdsync2|PLL_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "PLL_altpll_0_altpll_bpa2" for hierarchy "PLL:C|PLL_altpll_0:altpll_0|PLL_altpll_0_altpll_bpa2:sd1"
Info (12128): Elaborating entity "SYNC" for hierarchy "SYNC:C1"
Warning (10036): Verilog HDL or VHDL warning at SYNC.vhd(36): object "RGB" assigned a value but never read
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 274 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 237 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4686 megabytes
    Info: Processing ended: Wed Dec 01 23:09:00 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


