<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: assert0 test with UVM
rc: 10 (means success: 0)
should_fail: 0
tags: uvm uvm-assertions
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/uvm/src /tmpfs/src/github/sv-tests/tests/chapter-16
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv</a>
defines: 
time_elapsed: 3.920s
ram usage: 120400 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp5xb2kmzq/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_inverter --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/uvm/src -I/tmpfs/src/github/sv-tests/tests/chapter-16 <a href="../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_recorder_defines.svh:81:12: Unused macro argument &#34;TR_HANDLE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_packer_defines.svh:496:8: Unused macro argument &#34;TYPE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_packer_defines.svh:523:8: Unused macro argument &#34;TYPE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_packer_defines.svh:550:8: Unused macro argument &#34;TYPE&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_object_defines.svh:793:8: Unused macro argument &#34;ARG&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_object_defines.svh:793:8: Unused macro argument &#34;FLAG&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_object_defines.svh:797:8: Unused macro argument &#34;ARG&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_object_defines.svh:806:8: Unused macro argument &#34;OP&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:301:8: Unused macro argument &#34;CB&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:301:8: Unused macro argument &#34;OPER&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:302:8: Unused macro argument &#34;CB&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:302:8: Unused macro argument &#34;OBJ&#34;.

[WRN:PP0113] /tmpfs/src/github/sv-tests/third_party/tests/uvm/src/macros/uvm_callback_defines.svh:302:8: Unused macro argument &#34;OPER&#34;.

[WRN:PA0205] 1800.2-2017-1.0/src/uvm_pkg.sv:28: No timescale set for &#34;uvm_pkg&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-12" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:12</a>: No timescale set for &#34;inverter&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-21" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:21</a>: No timescale set for &#34;inverter_if&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-59" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:59</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-12" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:12</a>: Compile module &#34;work@inverter&#34;.

[INF:CP0304] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-21" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:21</a>: Compile interface &#34;work@inverter_if&#34;.

[INF:CP0303] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-59" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:59</a>: Compile module &#34;work@top&#34;.

[INF:CP0302] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-30" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:30</a>: Compile class &#34;work@env&#34;.

[ERR:CP0316] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-9" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:9</a>: Undefined package &#34;uvm_pkg&#34;.

[NTE:CP0309] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-14" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:14</a>: Implicit port type (wire) for &#34;b&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-59" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:59</a>: Top level module &#34;work@top&#34;.

[ERR:EL0528] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-9" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:9</a>: Undefined imported package: &#34;uvm_pkg&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[ERR:CP0328] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-30" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:30</a>: Undefined base class &#34;uvm_env&#34; extended by &#34;work@env&#34;.

[ERR:CP0317] <a href="../../../third_party/tests/uvm/src/macros/uvm_message_defines.svh.html#l-116" target="file-frame">third_party/tests/uvm/src/macros/uvm_message_defines.svh:116</a>: Undefined type &#34;uvm_phase&#34;.

[ERR:EL0514] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-34" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:34</a>: Undefined variable: super.

[ERR:CP0317] <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-45" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:45</a>: Undefined type &#34;uvm_phase&#34;.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 17
[   NOTE] : 6
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_inverter --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_inverter_if of type 601 @ 21
Object: a of type 44 @ 22
Object: b of type 44 @ 23
Object: work_inverter of type 32 @ 12
Object:  of type 8 @ 17
Object:  of type 39 @ 17
Object: a of type 608 @ 17
Object: b of type 608 @ 17
Object: work_top of type 32 @ 59
Object:  of type 24 @ 0
Object: work_top of type 4 @ 66
Object:  of type 3 @ 67
Object:  of type 4001 @ 9
-Info: 	! This expression is unsupported in UHDM: <a href="../../../tests/chapter-16/16.2--assert0-uvm.sv.html#l-9" target="file-frame">tests/chapter-16/16.2--assert0-uvm.sv:9</a>
Object:  of type 4001 @ 9
Object: __BAD_SYMBOL__ of type 19 @ 68
Object: run_test of type 19 @ 70
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 59
Object: dif of type 601 @ 62
Object: a of type 44 @ 22
Object:  of type 115 @ 22
Object:  of type 7 @ 22
Object:  of type 7 @ 22
Object: b of type 44 @ 23
Object: dut of type 32 @ 64
Object: a of type 44 @ 13
Object: b of type 44 @ 14
Object: a of type 36 @ 13
Object: b of type 36 @ 14
-Info: 	! Unhandled net type: 0
Object: dif.a of type 608 @ 64
Object: dif.b of type 608 @ 64
%Warning-PINMISSING: Cell has missing pin: &#39;a&#39;
                     ... Use &#34;/* verilator lint_off PINMISSING */&#34; and lint_on around source to disable this message.
%Warning-PINMISSING: Cell has missing pin: &#39;b&#39;
%Error: Specified --top-module &#39;work_inverter&#39; isn&#39;t at the top level, it&#39;s under another cell &#39;work_top&#39;
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_inverter --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>