0.7
2020.1
May 27 2020
19:59:15
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_V.vhd,1596882585,vhdl,,,,rv32i_v,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/TOP_RISCV.vhd,1596819738,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_V.vhd,,,scalar_core,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/control_path/alu_decoder.vhd,1596636532,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/control_path/control_path.vhd,,,alu_decoder,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/control_path/control_path.vhd,1596876254,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/TOP_RISCV.vhd,,,control_path,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/control_path/ctrl_decoder.vhd,1596878908,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/control_path/control_path.vhd,,,ctrl_decoder,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/control_path/forwarding_unit.vhd,1596636532,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/control_path/control_path.vhd,,,forwarding_unit,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/control_path/hazard_unit.vhd,1596822360,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/control_path/control_path.vhd,,,hazard_unit,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/data_path/data_path.vhd,1596879642,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/TOP_RISCV.vhd,,,data_path,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/data_path/immediate.vhd,1596636532,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/data_path/data_path.vhd,,,immediate,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/data_path/register_bank.vhd,1596636532,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/data_path/data_path.vhd,,,register_bank,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/data_path/scalar_ALU.vhd,1596636532,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/data_path/data_path.vhd,,,alu,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/packages/util_pkg.vhd,1596636532,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/TOP_RISCV.vhd;/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/control_path/alu_decoder.vhd;/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/control_path/control_path.vhd;/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/control_path/forwarding_unit.vhd;/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/data_path/data_path.vhd;/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_scalar_core/design_sources/data_path/scalar_ALU.vhd,,,util_pkg,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/control_path/M_CU_v2.vhd,1596720934,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/vector_core.vhd,,,m_cu,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/control_path/arbiter.vhd,1596814817,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/vector_core.vhd,,,arbiter,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/control_path/packages/instr_fields_constants.vhd,1596966159,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/control_path/vector_control_path.vhd,,,instruction_fields_constants_pkg,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/control_path/vector_control_path.vhd,1596966141,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/vector_core.vhd,,,vector_control_path,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/ALU.vhd,1596636504,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/vector_lane.vhd,,,v_alu,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/BRAM_18KB.vhd,1596820671,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/vector_register_file.vhd,,,bram_18kb,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/VRF_BRAM_addr_generator_v2.vhd,1596636504,vhdl,,,,vrf_bram_addr_generator,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/custom_multiplier/multiplier32_bit.vhd,1596966781,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/ALU.vhd,,,multiplier32_bit,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/packages/BRAM_package.vhd,1596962683,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/control_path/M_CU_v2.vhd;/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/control_path/arbiter.vhd;/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/control_path/vector_control_path.vhd;/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/BRAM_18KB.vhd;/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/custom_multiplier/multiplier32_bit.vhd;/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/vector_lane.vhd;/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/vector_register_file.vhd;/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/vector_core.vhd,,,custom_functions_pkg,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/packages/vector_alu_ops_pkg.vhd,1596966582,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/control_path/vector_control_path.vhd;/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/ALU.vhd;/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/custom_multiplier/multiplier32_bit.vhd,,,vector_alu_ops_pkg,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/vector_lane.vhd,1596716849,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/vector_core.vhd,,,vector_lane,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/vector_register_file.vhd,1596881472,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/data_path/vector_lane.vhd,,,vector_register_file,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_vector_core/design_sources/vector_core.vhd,1596710530,vhdl,/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/RV32I_V.vhd,,,vector_core,,,,,,,,
/home/nikola/Documents/Master/RISCV_VHDL/RV32I-V/processor_tb.sv,1596820885,systemVerilog,,,,processor_tb,,uvm,,,,,,
