<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>ERRCRICR2</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ERRCRICR2, Critical Error Interrupt Configuration Register 2</h1><p>The ERRCRICR2 characteristics are:</p><h2>Purpose</h2>
        <p>Critical Error Interrupt control and configuration register.</p>
      <h2>Configuration</h2><p>This register is present only when (the Critical Error Interrupt is implemented or the implementation does not use the recommended layout for the ERRIRQCR registers) and interrupt configuration registers are implemented. Otherwise, direct accesses to ERRCRICR2 are <span class="arm-defined-word">RES0</span>.</p>
        <p>ERRCRICR2 is implemented only as part of a memory-mapped group of error records.</p>
      <h2>Attributes</h2>
        <p>ERRCRICR2 is a 32-bit register.</p>
      <h2>Field descriptions</h2><h3>When the Critical Error Interrupt is implemented, the implementation uses the recommended layout for the ERRIRQCR registers, and the implementation uses simple interrupts:</h3><table class="regdiagram" id="fieldset_0"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#fieldset_0-31_8">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_7">IRQEN</a></td><td class="lr" colspan="7"><a href="#fieldset_0-6_0">RES0</a></td></tr></tbody></table><h4 id="fieldset_0-31_8">Bits [31:8]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-7_7">IRQEN, bit [7]</h4><div class="field">
      <p>Interrupts enable. Enables generation of interrupts.</p>
    <table class="valuetable"><tr><th>IRQEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Disabled.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Enabled.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On an Error recovery reset, 
      this field resets
       to an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</li></ul></div><h4 id="fieldset_0-6_0">Bits [6:0]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h3>When the implementation uses message-signaled interrupts, the Critical Error Interrupt is implemented, and the implementation uses the recommended layout for the ERRIRQCR registers:</h3><table class="regdiagram" id="fieldset_1"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#fieldset_1-31_8">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_1-7_7-1">IRQEN</a></td><td class="lr" colspan="1"><a href="#fieldset_1-6_6-1">NSMSI</a></td><td class="lr" colspan="2"><a href="#fieldset_1-5_4-1">SH</a></td><td class="lr" colspan="4"><a href="#fieldset_1-3_0-1">MemAttr</a></td></tr></tbody></table><h4 id="fieldset_1-31_8">Bits [31:8]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_1-7_7-1">IRQEN, bit [7]<span class="condition"><br/>When the component supports disabling message signaled interrupts:
                        </span></h4><div class="field">
      <p>Message signaled interrupt enable. Enables generation of message signaled interrupts.</p>
    <table class="valuetable"><tr><th>IRQEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Disabled.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Enabled.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On an Error recovery reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul></div><h4 id="fieldset_1-7_7-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    
      <p>Message signaled interrupts are always enabled.</p>
    </div><h4 id="fieldset_1-6_6-1">NSMSI, bit [6]<span class="condition"><br/>When the component supports configuring the physical address space for message signaled interrupts:
                        </span></h4><div class="field">
      <p>Non-secure message signaled interrupt. Defines the physical address space for message signaled interrupts.</p>
    <table class="valuetable"><tr><th>NSMSI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Secure physical address space.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Non-secure physical address space.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On an Error recovery reset, 
      this field resets
       to an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</li></ul><p>Accessing this field has the following behavior:</p><ul><li>When an access is Non-secure, access to this field
                            is <span class="access_level">RO</span>.
                        </li><li>When an access is Realm, access to this field
                            is <span class="access_level">RO</span>.
                        </li><li>
                  Otherwise,
                  
                  access to this field
                  is <span class="access_level">RW</span>.
                </li></ul></div><h4 id="fieldset_1-6_6-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    <p>Non-secure message signaled interrupt.</p>
<p>The physical address space for message signaled interrupts is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p></div><h4 id="fieldset_1-5_4-1">SH, bits [5:4]<span class="condition"><br/>When the component supports configuring the Shareability domain for message signaled interrupts:
                        </span></h4><div class="field">
      <p>Shareability. Defines the Shareability domain for message signaled interrupts.</p>
    <table class="valuetable"><tr><th>SH</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
          <p>Not shared.</p>
        </td></tr><tr><td class="bitfield">0b10</td><td>
          <p>Outer Shareable.</p>
        </td></tr><tr><td class="bitfield">0b11</td><td>
          <p>Inner Shareable.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>This field is ignored when ERRCRICR2.MemAttr specifies any of the following memory types:</p>
<ul>
<li>Any Device memory type.
</li><li>Normal memory, Inner Non-cacheable, Outer Non-cacheable.
</li></ul>
<p>All Device and Normal Inner Non-cacheable Outer Non-cacheable memory regions are always treated as Outer Shareable.</p><p>The reset behavior of this field is:</p><ul><li>On an Error recovery reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_1-5_4-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    <p>Shareability.</p>
<p>The Shareability domain for message signaled interrupts is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p></div><h4 id="fieldset_1-3_0-1">MemAttr, bits [3:0]<span class="condition"><br/>When the component supports configuring the memory type for message signaled interrupts:
                        </span></h4><div class="field">
      <p>Memory type. Defines the memory type and attributes for message signaled interrupts.</p>
    <table class="valuetable"><tr><th>MemAttr</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Device-nGnRnE memory.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Device-nGnRE memory.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>Device-nGRE memory.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>Device-GRE memory.</p>
        </td></tr><tr><td class="bitfield">0b0101</td><td>
          <p>Normal memory, Inner Non-cacheable, Outer Non-cacheable.</p>
        </td></tr><tr><td class="bitfield">0b0110</td><td>
          <p>Normal memory, Inner Write-Through, Outer Non-cacheable.</p>
        </td></tr><tr><td class="bitfield">0b0111</td><td>
          <p>Normal memory, Inner Write-Back, Outer Non-cacheable.</p>
        </td></tr><tr><td class="bitfield">0b1001</td><td>
          <p>Normal memory, Inner Non-cacheable, Outer Write-Through.</p>
        </td></tr><tr><td class="bitfield">0b1010</td><td>
          <p>Normal memory, Inner Write-Through, Outer Write-Through.</p>
        </td></tr><tr><td class="bitfield">0b1011</td><td>
          <p>Normal memory, Inner Write-Back, Outer Write-Through.</p>
        </td></tr><tr><td class="bitfield">0b1101</td><td>
          <p>Normal memory, Inner Non-cacheable, Outer Write-Back.</p>
        </td></tr><tr><td class="bitfield">0b1110</td><td>
          <p>Normal memory, Inner Write-Through, Outer Write-Back.</p>
        </td></tr><tr><td class="bitfield">0b1111</td><td>
          <p>Normal memory, Inner Write-Back, Outer Write-Back.</p>
        </td></tr></table><p>All other values are reserved.</p>
<div class="note"><span class="note-header">Note</span><p>This is the same format as the VMSAv8-64 stage 2 memory region attributes.</p></div><p>The reset behavior of this field is:</p><ul><li>On an Error recovery reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_1-3_0-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    <p>Memory type.</p>
<p>The memory type used for message signaled interrupts is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p></div><h3>When the implementation does not use the recommended layout for the ERRIRQCR registers:</h3><table class="regdiagram" id="fieldset_2"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_2-31_0">IMPLEMENTATION DEFINED</a></td></tr></tbody></table><h4 id="fieldset_2-31_0">IMPLEMENTATION DEFINED, bits [31:0]</h4><div class="field">
      <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
    </div><h2>Accessing ERRCRICR2</h2>
        <p>If the implementation does not use the recommended layout for the ERRIRQCR registers then accesses to ERRCRICR2 are <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>

      
        <p>This section shows the offset of ERRCRICR2 when FEAT_RASSA_4KB_GRP is implemented.
If FEAT_RASSA_16KB_GRP or FEAT_RASSA_64KB_GRP is implemented, see <span class="xref">'RAS memory-mapped register views'</span> for the offset of ERRCRICR2.</p>
      <h4>ERRCRICR2 can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>RAS</td><td><span class="hexnumber">0xEAC</span></td><td>ERRCRICR2</td></tr></table><p>Accessible as follows:</p><ul><li>When the implementation uses message-signaled interrupts, (an access is Non-secure or an access is Realm), the implementation uses the recommended layout for the ERRIRQCR registers, and ERRCRICR2.NSMSI configures the physical address space for message-signaled interrupts as Secure, accesses to this register are <span class="access_level">RO</span>.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RW</span>.
          </li></ul><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-06-23 17:47:32, 2025-06_rel</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
