<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a200t-sbv484-2</Part>
        <TopModelName>kp_502_7</TopModelName>
        <TargetClockPeriod>14.00</TargetClockPeriod>
        <ClockUncertainty>1.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>11.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>13</Best-caseLatency>
            <Average-caseLatency>533</Average-caseLatency>
            <Worst-caseLatency>1052</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.182 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>7.462 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>14.728 us</Worst-caseRealTimeLatency>
            <Interval-min>14</Interval-min>
            <Interval-max>1053</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>440</DSP>
            <FF>23950</FF>
            <LUT>8323</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>730</BRAM_18K>
            <DSP>740</DSP>
            <FF>269200</FF>
            <LUT>134600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>kp_502_7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>kp_502_7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kp_502_7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>kp_502_7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>kp_502_7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>kp_502_7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>kp_502_7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>kp_502_7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X1_i</name>
            <Object>X1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X1_o</name>
            <Object>X1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1024</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X1_o_ap_vld</name>
            <Object>X1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X2_i</name>
            <Object>X2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X2_o</name>
            <Object>X2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1024</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X2_o_ap_vld</name>
            <Object>X2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D</name>
            <Object>D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1024</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_ap_vld</name>
            <Object>D</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>kp_502_7</ModuleName>
            <BindInstances>mul_256s_256s_256_2_1_U1 mul_254s_254s_254_2_1_U2 sub_ln70_fu_234_p2 sub_ln70_1_fu_270_p2 mul_256s_256s_256_2_1_U4 mul_254s_254s_254_2_1_U5 sub_ln70_2_fu_366_p2 sub_ln70_3_fu_408_p2 mul_256s_256s_256_2_1_U7 mul_254s_254s_254_2_1_U8 sub_ln70_4_fu_508_p2 sub_ln70_5_fu_550_p2 mul_256s_256s_256_2_1_U10 mul_254s_254s_254_2_1_U11 sub_ln70_6_fu_650_p2 sub_ln70_7_fu_703_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kp_502_7</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>14.00</TargetClockPeriod>
                    <ClockUncertainty>1.00</ClockUncertainty>
                    <EstimatedClockPeriod>11.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>533</Average-caseLatency>
                    <Worst-caseLatency>1052</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.182 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.462 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>14.728 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14 ~ 1053</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>440</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>59</UTIL_DSP>
                    <FF>23950</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>8323</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="55" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_256s_256s_256_2_1_U1" SOURCE="G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="mul_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="55" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_254s_254s_254_2_1_U2" SOURCE="G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="mul_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_fu_234_p2" SOURCE="G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="sub_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_1_fu_270_p2" SOURCE="G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="sub_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="55" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_256s_256s_256_2_1_U4" SOURCE="G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="mul_ln70_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="55" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_254s_254s_254_2_1_U5" SOURCE="G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="mul_ln70_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_2_fu_366_p2" SOURCE="G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="sub_ln70_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_3_fu_408_p2" SOURCE="G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="sub_ln70_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="55" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_256s_256s_256_2_1_U7" SOURCE="G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="mul_ln70_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="55" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_254s_254s_254_2_1_U8" SOURCE="G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="mul_ln70_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_4_fu_508_p2" SOURCE="G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="sub_ln70_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_5_fu_550_p2" SOURCE="G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="sub_ln70_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="55" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_256s_256s_256_2_1_U10" SOURCE="G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="mul_ln70_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="55" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_254s_254s_254_2_1_U11" SOURCE="G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="mul_ln70_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_6_fu_650_p2" SOURCE="G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="sub_ln70_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_7_fu_703_p2" SOURCE="G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="sub_ln70_7"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="ap_int&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="port" interface="A" name="A" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="in" srcType="ap_int&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="port" interface="B" name="B" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="2" direction="in" srcType="ap_int&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="port" interface="C" name="C" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X1" index="3" direction="inout" srcType="ap_int&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="port" interface="X1_i" name="X1_i" usage="data" direction="in"/>
                <hwRef type="port" interface="X1_o" name="X1_o" usage="data" direction="out"/>
                <hwRef type="port" interface="X1_o_ap_vld" name="X1_o_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X2" index="4" direction="inout" srcType="ap_int&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="port" interface="X2_i" name="X2_i" usage="data" direction="in"/>
                <hwRef type="port" interface="X2_o" name="X2_o" usage="data" direction="out"/>
                <hwRef type="port" interface="X2_o_ap_vld" name="X2_o_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="D" index="5" direction="inout" srcType="ap_int&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="port" interface="D" name="D" usage="data" direction="out"/>
                <hwRef type="port" interface="D_ap_vld" name="D_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1024">
            <portMaps>
                <portMap portMapName="A">DATA</portMap>
            </portMaps>
            <ports>
                <port>A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1024">
            <portMaps>
                <portMap portMapName="B">DATA</portMap>
            </portMaps>
            <ports>
                <port>B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1024">
            <portMaps>
                <portMap portMapName="C">DATA</portMap>
            </portMaps>
            <ports>
                <port>C</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X1_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="1024">
            <portMaps>
                <portMap portMapName="X1_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>X1_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="X1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X1_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="1024">
            <portMaps>
                <portMap portMapName="X1_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>X1_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="X1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X2_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="1024">
            <portMaps>
                <portMap portMapName="X2_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>X2_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="X2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X2_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="1024">
            <portMaps>
                <portMap portMapName="X2_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>X2_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="X2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="D" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1024">
            <portMaps>
                <portMap portMapName="D">DATA</portMap>
            </portMaps>
            <ports>
                <port>D</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="D"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="A">ap_none, 1024</column>
                    <column name="B">ap_none, 1024</column>
                    <column name="C">ap_none, 1024</column>
                    <column name="D">ap_none, 1024</column>
                    <column name="X1_i">ap_none, 1024</column>
                    <column name="X1_o">ap_none, 1024</column>
                    <column name="X2_i">ap_none, 1024</column>
                    <column name="X2_o">ap_none, 1024</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, ap_int&lt;256&gt;*</column>
                    <column name="B">in, ap_int&lt;256&gt;*</column>
                    <column name="C">in, ap_int&lt;256&gt;*</column>
                    <column name="X1">inout, ap_int&lt;256&gt;*</column>
                    <column name="X2">inout, ap_int&lt;256&gt;*</column>
                    <column name="D">inout, ap_int&lt;256&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="A">A, port</column>
                    <column name="B">B, port</column>
                    <column name="C">C, port</column>
                    <column name="X1">X1_i, port</column>
                    <column name="X1">X1_o, port</column>
                    <column name="X1">X1_o_ap_vld, port</column>
                    <column name="X2">X2_i, port</column>
                    <column name="X2">X2_o, port</column>
                    <column name="X2">X2_o_ap_vld, port</column>
                    <column name="D">D, port</column>
                    <column name="D">D_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="array_reshape" location="./source/kp_502_7.cpp:5" status="valid" parentFunction="kp_502_7" variable="A" isDirective="1" options="variable=A cyclic factor=4 dim=1"/>
        <Pragma type="array_reshape" location="./source/kp_502_7.cpp:5" status="valid" parentFunction="kp_502_7" variable="B" isDirective="1" options="variable=B cyclic factor=4 dim=1"/>
        <Pragma type="array_reshape" location="./source/kp_502_7.cpp:5" status="valid" parentFunction="kp_502_7" variable="C" isDirective="1" options="variable=C cyclic factor=4 dim=1"/>
        <Pragma type="array_reshape" location="./source/kp_502_7.cpp:5" status="valid" parentFunction="kp_502_7" variable="D" isDirective="1" options="variable=D cyclic factor=4 dim=1"/>
        <Pragma type="array_reshape" location="./source/kp_502_7.cpp:5" status="valid" parentFunction="kp_502_7" variable="X1" isDirective="1" options="variable=X1 cyclic factor=4 dim=1"/>
        <Pragma type="array_reshape" location="./source/kp_502_7.cpp:5" status="valid" parentFunction="kp_502_7" variable="X2" isDirective="1" options="variable=X2 cyclic factor=4 dim=1"/>
        <Pragma type="pipeline" location="./source/kp_502_7.cpp:9" status="valid" parentFunction="kp_502_7" variable="" isDirective="1" options="off"/>
        <Pragma type="unroll" location="./source/kp_502_7.cpp:9" status="valid" parentFunction="kp_502_7" variable="" isDirective="1" options="factor=4"/>
    </PragmaReport>
</profile>

