// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Conv1DMac_new_1_HH_
#define _Conv1DMac_new_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "computeS3_mux_646yd2_x_x_x_x.h"
#include "Conv1DMac_new_1_wPgM.h"
#include "Conv1DMac_new_1_wQgW.h"
#include "Conv1DMac_new_1_wRg6.h"
#include "Conv1DMac_new_1_wShg.h"

namespace ap_rtl {

struct Conv1DMac_new_1 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<32> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_signal< sc_lv<8> > ap_var_for_const0;
    sc_signal< sc_lv<8> > ap_var_for_const1;
    sc_signal< sc_lv<8> > ap_var_for_const2;
    sc_signal< sc_lv<8> > ap_var_for_const3;
    sc_signal< sc_lv<8> > ap_var_for_const4;
    sc_signal< sc_lv<8> > ap_var_for_const5;
    sc_signal< sc_lv<8> > ap_var_for_const6;
    sc_signal< sc_lv<8> > ap_var_for_const7;
    sc_signal< sc_lv<8> > ap_var_for_const8;
    sc_signal< sc_lv<8> > ap_var_for_const9;
    sc_signal< sc_lv<8> > ap_var_for_const10;
    sc_signal< sc_lv<8> > ap_var_for_const11;
    sc_signal< sc_lv<8> > ap_var_for_const12;
    sc_signal< sc_lv<8> > ap_var_for_const13;
    sc_signal< sc_lv<8> > ap_var_for_const14;
    sc_signal< sc_lv<8> > ap_var_for_const15;
    sc_signal< sc_lv<8> > ap_var_for_const16;
    sc_signal< sc_lv<8> > ap_var_for_const17;
    sc_signal< sc_lv<8> > ap_var_for_const18;
    sc_signal< sc_lv<8> > ap_var_for_const19;
    sc_signal< sc_lv<8> > ap_var_for_const20;
    sc_signal< sc_lv<8> > ap_var_for_const21;
    sc_signal< sc_lv<8> > ap_var_for_const22;
    sc_signal< sc_lv<8> > ap_var_for_const23;
    sc_signal< sc_lv<8> > ap_var_for_const24;
    sc_signal< sc_lv<8> > ap_var_for_const25;
    sc_signal< sc_lv<8> > ap_var_for_const26;
    sc_signal< sc_lv<8> > ap_var_for_const27;
    sc_signal< sc_lv<8> > ap_var_for_const28;
    sc_signal< sc_lv<8> > ap_var_for_const29;
    sc_signal< sc_lv<8> > ap_var_for_const30;
    sc_signal< sc_lv<8> > ap_var_for_const31;
    sc_signal< sc_lv<8> > ap_var_for_const32;
    sc_signal< sc_lv<8> > ap_var_for_const33;
    sc_signal< sc_lv<8> > ap_var_for_const34;
    sc_signal< sc_lv<8> > ap_var_for_const35;
    sc_signal< sc_lv<8> > ap_var_for_const36;
    sc_signal< sc_lv<8> > ap_var_for_const37;
    sc_signal< sc_lv<8> > ap_var_for_const38;
    sc_signal< sc_lv<8> > ap_var_for_const39;


    // Module declarations
    Conv1DMac_new_1(sc_module_name name);
    SC_HAS_PROCESS(Conv1DMac_new_1);

    ~Conv1DMac_new_1();

    sc_trace_file* mVcdFile;

    Conv1DMac_new_1_wPgM* weights15_m_weights_3_U;
    Conv1DMac_new_1_wQgW* weights15_m_weights_2_U;
    Conv1DMac_new_1_wRg6* weights15_m_weights_1_U;
    Conv1DMac_new_1_wShg* weights15_m_weights_s_U;
    computeS3_mux_646yd2_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>* computeS3_mux_646yd2_x_x_x_x_U121;
    computeS3_mux_646yd2_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>* computeS3_mux_646yd2_x_x_x_x_U122;
    computeS3_mux_646yd2_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>* computeS3_mux_646yd2_x_x_x_x_U123;
    computeS3_mux_646yd2_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>* computeS3_mux_646yd2_x_x_x_x_U124;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<14> > weights15_m_weights_3_address0;
    sc_signal< sc_logic > weights15_m_weights_3_ce0;
    sc_signal< sc_lv<6> > weights15_m_weights_3_q0;
    sc_signal< sc_lv<14> > weights15_m_weights_2_address0;
    sc_signal< sc_logic > weights15_m_weights_2_ce0;
    sc_signal< sc_lv<7> > weights15_m_weights_2_q0;
    sc_signal< sc_lv<14> > weights15_m_weights_1_address0;
    sc_signal< sc_logic > weights15_m_weights_1_ce0;
    sc_signal< sc_lv<6> > weights15_m_weights_1_q0;
    sc_signal< sc_lv<14> > weights15_m_weights_s_address0;
    sc_signal< sc_logic > weights15_m_weights_s_ce0;
    sc_signal< sc_lv<6> > weights15_m_weights_s_q0;
    sc_signal< sc_logic > in_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1505;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1505_pp0_iter1_reg;
    sc_signal< sc_logic > out_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > tmp_250_reg_1532;
    sc_signal< sc_lv<1> > tmp_250_reg_1532_pp0_iter3_reg;
    sc_signal< sc_lv<25> > indvar_flatten3_reg_269;
    sc_signal< sc_lv<16> > indvar_flatten_reg_280;
    sc_signal< sc_lv<7> > nm_reg_291;
    sc_signal< sc_lv<9> > sf_reg_302;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_345_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<25> > indvar_flatten_next1_fu_351_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<6> > nm_t_mid2_fu_445_p3;
    sc_signal< sc_lv<6> > nm_t_mid2_reg_1514;
    sc_signal< sc_lv<6> > nm_t_mid2_reg_1514_pp0_iter1_reg;
    sc_signal< sc_lv<6> > nm_t_mid2_reg_1514_pp0_iter2_reg;
    sc_signal< sc_lv<7> > nm_mid2_fu_453_p3;
    sc_signal< sc_lv<14> > tmp_230_fu_465_p2;
    sc_signal< sc_lv<14> > tmp_230_reg_1527;
    sc_signal< sc_lv<1> > tmp_250_fu_471_p2;
    sc_signal< sc_lv<1> > tmp_250_reg_1532_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_250_reg_1532_pp0_iter2_reg;
    sc_signal< sc_lv<9> > sf_2_fu_477_p2;
    sc_signal< sc_lv<16> > indvar_flatten_next_fu_489_p3;
    sc_signal< sc_lv<7> > tmp_165_reg_1566;
    sc_signal< sc_lv<1> > tmp_1010_reg_1571;
    sc_signal< sc_lv<1> > tmp_236_fu_576_p2;
    sc_signal< sc_lv<1> > tmp_236_reg_1576;
    sc_signal< sc_lv<8> > tmp_168_reg_1581;
    sc_signal< sc_lv<1> > tmp_1013_reg_1586;
    sc_signal< sc_lv<1> > tmp_279_1_fu_646_p2;
    sc_signal< sc_lv<1> > tmp_279_1_reg_1591;
    sc_signal< sc_lv<7> > tmp_170_reg_1596;
    sc_signal< sc_lv<1> > tmp_1016_reg_1601;
    sc_signal< sc_lv<1> > tmp_279_2_fu_716_p2;
    sc_signal< sc_lv<1> > tmp_279_2_reg_1606;
    sc_signal< sc_lv<7> > tmp_173_reg_1611;
    sc_signal< sc_lv<1> > tmp_1019_reg_1616;
    sc_signal< sc_lv<1> > tmp_279_3_fu_786_p2;
    sc_signal< sc_lv<1> > tmp_279_3_reg_1621;
    sc_signal< sc_lv<8> > p_Val2_s_fu_1045_p2;
    sc_signal< sc_lv<8> > p_Val2_s_reg_1626;
    sc_signal< sc_lv<8> > p_Val2_23_1_fu_1184_p2;
    sc_signal< sc_lv<8> > p_Val2_23_1_reg_1631;
    sc_signal< sc_lv<8> > p_Val2_23_2_fu_1323_p2;
    sc_signal< sc_lv<8> > p_Val2_23_2_reg_1636;
    sc_signal< sc_lv<8> > p_Val2_23_3_fu_1462_p2;
    sc_signal< sc_lv<8> > p_Val2_23_3_reg_1641;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<64> > tmp_231_fu_497_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > macRegisters_0_V_8_fu_188;
    sc_signal< sc_lv<8> > macRegisters_0_V_fu_821_p2;
    sc_signal< sc_lv<8> > macRegisters_1_V_8_fu_192;
    sc_signal< sc_lv<8> > macRegisters_1_V_fu_841_p2;
    sc_signal< sc_lv<8> > macRegisters_2_V_8_fu_196;
    sc_signal< sc_lv<8> > macRegisters_2_V_fu_863_p2;
    sc_signal< sc_lv<8> > macRegisters_3_V_8_fu_200;
    sc_signal< sc_lv<8> > macRegisters_3_V_fu_886_p2;
    sc_signal< sc_lv<6> > tmp_fu_333_p1;
    sc_signal< sc_lv<1> > exitcond_flatten3_fu_357_p2;
    sc_signal< sc_lv<14> > tmp_s_fu_337_p3;
    sc_signal< sc_lv<1> > tmp_888_fu_393_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_387_p2;
    sc_signal< sc_lv<7> > nm_mid_fu_363_p3;
    sc_signal< sc_lv<1> > tmp_261_mid_fu_399_p2;
    sc_signal< sc_lv<1> > tmp_865_fu_411_p2;
    sc_signal< sc_lv<7> > nm_2_fu_405_p2;
    sc_signal< sc_lv<6> > tmp_1008_fu_425_p1;
    sc_signal< sc_lv<14> > tmp_260_mid1_fu_429_p3;
    sc_signal< sc_lv<14> > tmp_260_mid_fu_371_p3;
    sc_signal< sc_lv<6> > nm_t_mid_fu_379_p3;
    sc_signal< sc_lv<9> > sf_mid2_fu_417_p3;
    sc_signal< sc_lv<14> > sf_cast1_fu_461_p1;
    sc_signal< sc_lv<14> > tmp_260_mid2_fu_437_p3;
    sc_signal< sc_lv<16> > indvar_flatten_op_fu_483_p2;
    sc_signal< sc_lv<8> > p_08_cast4_fu_504_p0;
    sc_signal< sc_lv<8> > p_08_cast4_cast_fu_508_p0;
    sc_signal< sc_lv<6> > p_Val2_s_190_fu_516_p0;
    sc_signal< sc_lv<8> > p_Val2_s_190_fu_516_p1;
    sc_signal< sc_lv<14> > p_08_cast4_cast_fu_508_p1;
    sc_signal< sc_lv<14> > p_Val2_s_190_fu_516_p2;
    sc_signal< sc_lv<1> > tmp_1011_fu_548_p1;
    sc_signal< sc_lv<1> > tmp_1009_fu_522_p3;
    sc_signal< sc_lv<5> > tmp_234_fu_558_p4;
    sc_signal< sc_lv<1> > tmp_233_fu_552_p2;
    sc_signal< sc_lv<6> > tmp_235_fu_568_p3;
    sc_signal< sc_lv<7> > p_Val2_1_fu_586_p0;
    sc_signal< sc_lv<8> > p_Val2_1_fu_586_p1;
    sc_signal< sc_lv<15> > p_Val2_1_fu_586_p2;
    sc_signal< sc_lv<1> > tmp_1014_fu_618_p1;
    sc_signal< sc_lv<1> > tmp_1012_fu_592_p3;
    sc_signal< sc_lv<5> > tmp_240_fu_628_p4;
    sc_signal< sc_lv<1> > tmp_239_fu_622_p2;
    sc_signal< sc_lv<6> > tmp_241_fu_638_p3;
    sc_signal< sc_lv<6> > p_Val2_2_fu_656_p0;
    sc_signal< sc_lv<8> > p_Val2_2_fu_656_p1;
    sc_signal< sc_lv<14> > p_Val2_2_fu_656_p2;
    sc_signal< sc_lv<1> > tmp_1017_fu_688_p1;
    sc_signal< sc_lv<1> > tmp_1015_fu_662_p3;
    sc_signal< sc_lv<5> > tmp_244_fu_698_p4;
    sc_signal< sc_lv<1> > tmp_243_fu_692_p2;
    sc_signal< sc_lv<6> > tmp_245_fu_708_p3;
    sc_signal< sc_lv<6> > p_Val2_3_fu_726_p0;
    sc_signal< sc_lv<8> > p_Val2_3_fu_726_p1;
    sc_signal< sc_lv<14> > p_Val2_3_fu_726_p2;
    sc_signal< sc_lv<1> > tmp_1020_fu_758_p1;
    sc_signal< sc_lv<1> > tmp_1018_fu_732_p3;
    sc_signal< sc_lv<5> > tmp_248_fu_768_p4;
    sc_signal< sc_lv<1> > tmp_247_fu_762_p2;
    sc_signal< sc_lv<6> > tmp_249_fu_778_p3;
    sc_signal< sc_lv<1> > qb_assign_2_fu_807_p2;
    sc_signal< sc_lv<8> > tmp_237_fu_811_p1;
    sc_signal< sc_lv<8> > tmp_166_fu_804_p1;
    sc_signal< sc_lv<8> > tmp1_fu_815_p2;
    sc_signal< sc_lv<1> > qb_assign_2_1_fu_827_p2;
    sc_signal< sc_lv<8> > tmp_280_1_fu_831_p1;
    sc_signal< sc_lv<8> > tmp2_fu_835_p2;
    sc_signal< sc_lv<1> > qb_assign_2_2_fu_849_p2;
    sc_signal< sc_lv<8> > tmp_280_2_fu_853_p1;
    sc_signal< sc_lv<8> > tmp_171_fu_846_p1;
    sc_signal< sc_lv<8> > tmp3_fu_857_p2;
    sc_signal< sc_lv<1> > qb_assign_2_3_fu_872_p2;
    sc_signal< sc_lv<8> > tmp_280_3_fu_876_p1;
    sc_signal< sc_lv<8> > tmp_174_fu_869_p1;
    sc_signal< sc_lv<8> > tmp4_fu_880_p2;
    sc_signal< sc_lv<8> > tmp_175_fu_912_p66;
    sc_signal< sc_lv<8> > tmp_176_fu_1051_p66;
    sc_signal< sc_lv<8> > tmp_177_fu_1190_p66;
    sc_signal< sc_lv<8> > tmp_178_fu_1329_p66;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<25> ap_const_lv25_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<25> ap_const_lv25_1000000;
    static const sc_lv<25> ap_const_lv25_1;
    static const sc_lv<16> ap_const_lv16_4000;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<9> ap_const_lv9_FF;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<8> ap_const_lv8_8;
    static const sc_lv<8> ap_const_lv8_F9;
    static const sc_lv<8> ap_const_lv8_FB;
    static const sc_lv<8> ap_const_lv8_17;
    static const sc_lv<8> ap_const_lv8_10;
    static const sc_lv<8> ap_const_lv8_FE;
    static const sc_lv<8> ap_const_lv8_F;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<8> ap_const_lv8_F8;
    static const sc_lv<8> ap_const_lv8_F0;
    static const sc_lv<8> ap_const_lv8_2B;
    static const sc_lv<8> ap_const_lv8_9;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_1E;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<8> ap_const_lv8_FD;
    static const sc_lv<8> ap_const_lv8_1C;
    static const sc_lv<8> ap_const_lv8_11;
    static const sc_lv<8> ap_const_lv8_F7;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_F4;
    static const sc_lv<8> ap_const_lv8_F1;
    static const sc_lv<8> ap_const_lv8_F5;
    static const sc_lv<8> ap_const_lv8_1A;
    static const sc_lv<8> ap_const_lv8_E;
    static const sc_lv<8> ap_const_lv8_FC;
    static const sc_lv<8> ap_const_lv8_A;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_22;
    static const sc_lv<8> ap_const_lv8_F6;
    static const sc_lv<8> ap_const_lv8_18;
    static const sc_lv<8> ap_const_lv8_19;
    static const sc_lv<8> ap_const_lv8_21;
    static const sc_lv<8> ap_const_lv8_23;
    static const sc_lv<8> ap_const_lv8_1F;
    static const sc_lv<8> ap_const_lv8_13;
    static const sc_lv<8> ap_const_lv8_14;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const14();
    void thread_ap_var_for_const15();
    void thread_ap_var_for_const16();
    void thread_ap_var_for_const17();
    void thread_ap_var_for_const18();
    void thread_ap_var_for_const19();
    void thread_ap_var_for_const20();
    void thread_ap_var_for_const21();
    void thread_ap_var_for_const22();
    void thread_ap_var_for_const23();
    void thread_ap_var_for_const24();
    void thread_ap_var_for_const25();
    void thread_ap_var_for_const26();
    void thread_ap_var_for_const27();
    void thread_ap_var_for_const28();
    void thread_ap_var_for_const29();
    void thread_ap_var_for_const30();
    void thread_ap_var_for_const31();
    void thread_ap_var_for_const32();
    void thread_ap_var_for_const33();
    void thread_ap_var_for_const34();
    void thread_ap_var_for_const35();
    void thread_ap_var_for_const36();
    void thread_ap_var_for_const37();
    void thread_ap_var_for_const38();
    void thread_ap_var_for_const39();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_exitcond_flatten3_fu_357_p2();
    void thread_exitcond_flatten_fu_345_p2();
    void thread_in_V_V_blk_n();
    void thread_in_V_V_read();
    void thread_indvar_flatten_next1_fu_351_p2();
    void thread_indvar_flatten_next_fu_489_p3();
    void thread_indvar_flatten_op_fu_483_p2();
    void thread_internal_ap_ready();
    void thread_macRegisters_0_V_fu_821_p2();
    void thread_macRegisters_1_V_fu_841_p2();
    void thread_macRegisters_2_V_fu_863_p2();
    void thread_macRegisters_3_V_fu_886_p2();
    void thread_nm_2_fu_405_p2();
    void thread_nm_mid2_fu_453_p3();
    void thread_nm_mid_fu_363_p3();
    void thread_nm_t_mid2_fu_445_p3();
    void thread_nm_t_mid_fu_379_p3();
    void thread_not_exitcond_flatten_fu_387_p2();
    void thread_out_V_V_blk_n();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_p_08_cast4_cast_fu_508_p0();
    void thread_p_08_cast4_cast_fu_508_p1();
    void thread_p_08_cast4_fu_504_p0();
    void thread_p_Val2_1_fu_586_p0();
    void thread_p_Val2_1_fu_586_p1();
    void thread_p_Val2_1_fu_586_p2();
    void thread_p_Val2_23_1_fu_1184_p2();
    void thread_p_Val2_23_2_fu_1323_p2();
    void thread_p_Val2_23_3_fu_1462_p2();
    void thread_p_Val2_2_fu_656_p0();
    void thread_p_Val2_2_fu_656_p1();
    void thread_p_Val2_2_fu_656_p2();
    void thread_p_Val2_3_fu_726_p0();
    void thread_p_Val2_3_fu_726_p1();
    void thread_p_Val2_3_fu_726_p2();
    void thread_p_Val2_s_190_fu_516_p0();
    void thread_p_Val2_s_190_fu_516_p1();
    void thread_p_Val2_s_190_fu_516_p2();
    void thread_p_Val2_s_fu_1045_p2();
    void thread_qb_assign_2_1_fu_827_p2();
    void thread_qb_assign_2_2_fu_849_p2();
    void thread_qb_assign_2_3_fu_872_p2();
    void thread_qb_assign_2_fu_807_p2();
    void thread_real_start();
    void thread_sf_2_fu_477_p2();
    void thread_sf_cast1_fu_461_p1();
    void thread_sf_mid2_fu_417_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp1_fu_815_p2();
    void thread_tmp2_fu_835_p2();
    void thread_tmp3_fu_857_p2();
    void thread_tmp4_fu_880_p2();
    void thread_tmp_1008_fu_425_p1();
    void thread_tmp_1009_fu_522_p3();
    void thread_tmp_1011_fu_548_p1();
    void thread_tmp_1012_fu_592_p3();
    void thread_tmp_1014_fu_618_p1();
    void thread_tmp_1015_fu_662_p3();
    void thread_tmp_1017_fu_688_p1();
    void thread_tmp_1018_fu_732_p3();
    void thread_tmp_1020_fu_758_p1();
    void thread_tmp_166_fu_804_p1();
    void thread_tmp_171_fu_846_p1();
    void thread_tmp_174_fu_869_p1();
    void thread_tmp_230_fu_465_p2();
    void thread_tmp_231_fu_497_p1();
    void thread_tmp_233_fu_552_p2();
    void thread_tmp_234_fu_558_p4();
    void thread_tmp_235_fu_568_p3();
    void thread_tmp_236_fu_576_p2();
    void thread_tmp_237_fu_811_p1();
    void thread_tmp_239_fu_622_p2();
    void thread_tmp_240_fu_628_p4();
    void thread_tmp_241_fu_638_p3();
    void thread_tmp_243_fu_692_p2();
    void thread_tmp_244_fu_698_p4();
    void thread_tmp_245_fu_708_p3();
    void thread_tmp_247_fu_762_p2();
    void thread_tmp_248_fu_768_p4();
    void thread_tmp_249_fu_778_p3();
    void thread_tmp_250_fu_471_p2();
    void thread_tmp_260_mid1_fu_429_p3();
    void thread_tmp_260_mid2_fu_437_p3();
    void thread_tmp_260_mid_fu_371_p3();
    void thread_tmp_261_mid_fu_399_p2();
    void thread_tmp_279_1_fu_646_p2();
    void thread_tmp_279_2_fu_716_p2();
    void thread_tmp_279_3_fu_786_p2();
    void thread_tmp_280_1_fu_831_p1();
    void thread_tmp_280_2_fu_853_p1();
    void thread_tmp_280_3_fu_876_p1();
    void thread_tmp_865_fu_411_p2();
    void thread_tmp_888_fu_393_p2();
    void thread_tmp_fu_333_p1();
    void thread_tmp_s_fu_337_p3();
    void thread_weights15_m_weights_1_address0();
    void thread_weights15_m_weights_1_ce0();
    void thread_weights15_m_weights_2_address0();
    void thread_weights15_m_weights_2_ce0();
    void thread_weights15_m_weights_3_address0();
    void thread_weights15_m_weights_3_ce0();
    void thread_weights15_m_weights_s_address0();
    void thread_weights15_m_weights_s_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
