{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684976367849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684976367854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 08:59:27 2023 " "Processing started: Thu May 25 08:59:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684976367854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976367854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eth_udp_loop -c eth_udp_loop " "Command: quartus_map --read_settings_files=on --write_settings_files=off eth_udp_loop -c eth_udp_loop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976367854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684976368189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684976368189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/sync_fifo_2048x32b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/sync_fifo_2048x32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo_2048x32b " "Found entity 1: sync_fifo_2048x32b" {  } { { "ipcore/sync_fifo_2048x32b.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/sync_fifo_2048x32b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddo_x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddo_x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddo_x4 " "Found entity 1: ddo_x4" {  } { { "ipcore/ddo_x4.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddo_x4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddo_x1.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddo_x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddo_x1 " "Found entity 1: ddo_x1" {  } { { "ipcore/ddo_x1.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddo_x1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddi_x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddi_x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddi_x4 " "Found entity 1: ddi_x4" {  } { { "ipcore/ddi_x4.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddi_x4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddi_x1.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddi_x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddi_x1 " "Found entity 1: ddi_x1" {  } { { "ipcore/ddi_x1.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddi_x1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/001/1_verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/rgmii_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/rgmii_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgmii_tx " "Found entity 1: rgmii_tx" {  } { { "../rtl/gmii_to_rgmii/rgmii_tx.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/rgmii_tx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/001/1_verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/rgmii_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/rgmii_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgmii_rx " "Found entity 1: rgmii_rx" {  } { { "../rtl/gmii_to_rgmii/rgmii_rx.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/rgmii_rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/001/1_verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v 1 1 " "Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 gmii_to_rgmii " "Found entity 1: gmii_to_rgmii" {  } { { "../rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/001/1_verilog/50_eth_udp_loop/rtl/arp/crc32_d8.v 1 1 " "Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/arp/crc32_d8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d8 " "Found entity 1: crc32_d8" {  } { { "../rtl/arp/crc32_d8.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/crc32_d8.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376535 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting a description arp_tx.v(1) " "Verilog HDL syntax error at arp_tx.v(1) near text: \"+\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../rtl/arp/arp_tx.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1684976376536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/001/1_verilog/50_eth_udp_loop/rtl/arp/arp_tx.v 0 0 " "Found 0 design units, including 0 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/arp/arp_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/001/1_verilog/50_eth_udp_loop/rtl/arp/arp_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/arp/arp_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_rx " "Found entity 1: arp_rx" {  } { { "../rtl/arp/arp_rx.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC arp.v(40) " "Verilog HDL Declaration information at arp.v(40): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/arp/arp.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684976376540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP arp.v(41) " "Verilog HDL Declaration information at arp.v(41): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/arp/arp.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684976376540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/001/1_verilog/50_eth_udp_loop/rtl/arp/arp.v 1 1 " "Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/arp/arp.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp " "Found entity 1: arp" {  } { { "../rtl/arp/arp.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC udp_tx.v(30) " "Verilog HDL Declaration information at udp_tx.v(30): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/udp/udp_tx.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684976376542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP udp_tx.v(31) " "Verilog HDL Declaration information at udp_tx.v(31): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/udp/udp_tx.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684976376542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/001/1_verilog/50_eth_udp_loop/rtl/udp/udp_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/udp/udp_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_tx " "Found entity 1: udp_tx" {  } { { "../rtl/udp/udp_tx.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ETH_TYPE eth_type udp_rx.v(49) " "Verilog HDL Declaration information at udp_rx.v(49): object \"ETH_TYPE\" differs only in case from object \"eth_type\" in the same scope" {  } { { "../rtl/udp/udp_rx.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_rx.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684976376543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/001/1_verilog/50_eth_udp_loop/rtl/udp/udp_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/udp/udp_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_rx " "Found entity 1: udp_rx" {  } { { "../rtl/udp/udp_rx.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC udp.v(40) " "Verilog HDL Declaration information at udp.v(40): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/udp/udp.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684976376545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP udp.v(41) " "Verilog HDL Declaration information at udp.v(41): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/udp/udp.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684976376545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/001/1_verilog/50_eth_udp_loop/rtl/udp/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/udp/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "../rtl/udp/udp.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DES_MAC des_mac eth_udp_loop.v(41) " "Verilog HDL Declaration information at eth_udp_loop.v(41): object \"DES_MAC\" differs only in case from object \"des_mac\" in the same scope" {  } { { "../rtl/eth_udp_loop.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684976376547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DES_IP des_ip eth_udp_loop.v(43) " "Verilog HDL Declaration information at eth_udp_loop.v(43): object \"DES_IP\" differs only in case from object \"des_ip\" in the same scope" {  } { { "../rtl/eth_udp_loop.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684976376547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/001/1_verilog/50_eth_udp_loop/rtl/eth_udp_loop.v 1 1 " "Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/eth_udp_loop.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_udp_loop " "Found entity 1: eth_udp_loop" {  } { { "../rtl/eth_udp_loop.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/001/1_verilog/50_eth_udp_loop/rtl/eth_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/eth_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_ctrl " "Found entity 1: eth_ctrl" {  } { { "../rtl/eth_ctrl.v" "" { Text "F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_ctrl.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684976376549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376549 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/001/1_Verilog/50_eth_udp_loop/par/output_files/eth_udp_loop.map.smsg " "Generated suppressed messages file F:/001/1_Verilog/50_eth_udp_loop/par/output_files/eth_udp_loop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376585 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684976376631 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 25 08:59:36 2023 " "Processing ended: Thu May 25 08:59:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684976376631 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684976376631 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684976376631 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976376631 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684976377209 ""}
