// Seed: 978937702
module module_0;
  tri1 id_1 = 1;
  wire id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    output wire id_2,
    input supply1 id_3,
    input supply1 id_4
);
  supply1 id_6;
  module_0(); id_7(
      .id_0(1'h0), .id_1(1 != id_4)
  );
  always @(negedge 1 == 1) begin
    if (id_6 == 1) $display;
  end
  wire id_8;
  assign id_2 = 1'b0 == id_6 ? 1'h0 : ~(1);
endmodule
