

================================================================
== Vivado HLS Report for 'Loop_HConvH_proc6'
================================================================
* Date:           Fri Nov  5 09:19:59 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj_conv
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.66 ns | 5.301 ns |   0.83 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        2|  2070603| 13.320 ns | 13.790 ms |    2|  2070603|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- HConvH_HConvW  |        0|  2070601|         2|          1|          1| 0 ~ 2070601 |    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|     22|        0|      744|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      108|    -|
|Register             |        -|      -|      593|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     22|      593|      852|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_171_p2                   |     *    |      4|  0|  20|          32|          32|
    |mul_ln147_1_fu_301_p2             |     *    |      2|  0|  20|           9|          32|
    |mul_ln147_2_fu_307_p2             |     *    |      2|  0|  20|           9|          32|
    |mul_ln147_3_fu_313_p2             |     *    |      2|  0|  20|          10|          32|
    |mul_ln147_4_fu_319_p2             |     *    |      2|  0|  20|          10|          32|
    |mul_ln147_5_fu_325_p2             |     *    |      2|  0|  20|          10|          32|
    |mul_ln147_6_fu_331_p2             |     *    |      2|  0|  20|           9|          32|
    |mul_ln147_7_fu_337_p2             |     *    |      2|  0|  20|           9|          32|
    |mul_ln147_8_fu_343_p2             |     *    |      2|  0|  20|           7|          32|
    |mul_ln147_fu_295_p2               |     *    |      2|  0|  20|           7|          32|
    |add_ln139_fu_221_p2               |     +    |      0|  0|  64|          64|           1|
    |add_ln147_10_fu_415_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln147_1_fu_367_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln147_2_fu_373_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln147_3_fu_379_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln147_4_fu_438_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln147_5_fu_385_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln147_6_fu_391_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln147_7_fu_397_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln147_8_fu_403_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln147_9_fu_409_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln147_fu_361_p2               |     +    |      0|  0|  32|          32|          32|
    |hconv_V_din                       |     +    |      0|  0|  32|          32|          32|
    |row_fu_432_p2                     |     +    |      0|  0|  11|          11|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln139_fu_216_p2              |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln140_fu_211_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln149_fu_421_p2              |   icmp   |      0|  0|  13|          11|           4|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln140_fu_275_p3            |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     22|  0| 744|         686|         824|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |hconv_V_blk_n            |   9|          2|    1|          2|
    |height_blk_n             |   9|          2|    1|          2|
    |indvar_flatten_reg_141   |   9|          2|   64|        128|
    |real_start               |   9|          2|    1|          2|
    |row_0_i_i_reg_152        |   9|          2|   11|         22|
    |src_V_TDATA_blk_n        |   9|          2|    1|          2|
    |width_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         23|   83|        169|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln147_10_reg_538     |  32|   0|   32|          0|
    |add_ln147_1_reg_528      |  30|   0|   32|          2|
    |add_ln147_3_reg_533      |  32|   0|   32|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |bound_reg_514            |  64|   0|   64|          0|
    |hwin_1_1_i_fu_76         |  32|   0|   32|          0|
    |hwin_1_fu_80             |  32|   0|   32|          0|
    |hwin_2_fu_84             |  32|   0|   32|          0|
    |hwin_3_fu_88             |  32|   0|   32|          0|
    |hwin_4_fu_92             |  32|   0|   32|          0|
    |hwin_5_fu_96             |  32|   0|   32|          0|
    |hwin_6_fu_100            |  32|   0|   32|          0|
    |hwin_7_fu_104            |  32|   0|   32|          0|
    |hwin_8_fu_108            |  32|   0|   32|          0|
    |hwin_9_fu_112            |  32|   0|   32|          0|
    |icmp_ln149_reg_543       |   1|   0|    1|          0|
    |indvar_flatten_reg_141   |  64|   0|   64|          0|
    |row_0_i_i_reg_152        |  11|   0|   11|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |width_read_reg_509       |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 593|   0|  595|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------+-----+-----+------------+-------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|start_out       | out |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|start_write     | out |    1| ap_ctrl_hs | Loop_HConvH_proc6 | return value |
|height_dout     |  in |   32|   ap_fifo  |       height      |    pointer   |
|height_empty_n  |  in |    1|   ap_fifo  |       height      |    pointer   |
|height_read     | out |    1|   ap_fifo  |       height      |    pointer   |
|width_dout      |  in |   32|   ap_fifo  |       width       |    pointer   |
|width_empty_n   |  in |    1|   ap_fifo  |       width       |    pointer   |
|width_read      | out |    1|   ap_fifo  |       width       |    pointer   |
|src_V_TDATA     |  in |   32|    axis    |       src_V       |    pointer   |
|src_V_TVALID    |  in |    1|    axis    |       src_V       |    pointer   |
|src_V_TREADY    | out |    1|    axis    |       src_V       |    pointer   |
|hconv_V_din     | out |   32|   ap_fifo  |      hconv_V      |    pointer   |
|hconv_V_full_n  |  in |    1|   ap_fifo  |      hconv_V      |    pointer   |
|hconv_V_write   | out |    1|   ap_fifo  |      hconv_V      |    pointer   |
+----------------+-----+-----+------------+-------------------+--------------+

