/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [2:0] _04_;
  wire [5:0] _05_;
  wire [9:0] celloutsig_0_0z;
  wire [23:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire [18:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [22:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_3z & in_data[79]);
  assign celloutsig_1_19z = ~(_00_ & celloutsig_1_12z);
  assign celloutsig_0_42z = !(celloutsig_0_31z ? celloutsig_0_23z[2] : celloutsig_0_38z[2]);
  assign celloutsig_0_31z = !(celloutsig_0_8z ? celloutsig_0_28z : celloutsig_0_1z);
  assign celloutsig_0_52z = ~_01_;
  assign celloutsig_1_1z = ~in_data[97];
  assign celloutsig_0_18z = ~celloutsig_0_0z[1];
  assign celloutsig_0_1z = ~in_data[30];
  assign celloutsig_1_12z = ~((celloutsig_1_7z[1] | celloutsig_1_8z[3]) & (celloutsig_1_1z | celloutsig_1_3z));
  assign celloutsig_0_7z = ~((celloutsig_0_4z | celloutsig_0_2z[12]) & (celloutsig_0_1z | celloutsig_0_4z));
  assign celloutsig_1_18z = celloutsig_1_11z | ~(celloutsig_1_8z[0]);
  assign celloutsig_0_28z = celloutsig_0_16z | ~(celloutsig_0_14z[3]);
  assign celloutsig_0_12z = ~(celloutsig_0_8z ^ in_data[93]);
  assign celloutsig_0_3z = ~(celloutsig_0_2z[1] ^ in_data[81]);
  reg [2:0] _20_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _20_ <= 3'h0;
    else _20_ <= { celloutsig_0_2z[4], celloutsig_0_28z, in_data[30] };
  assign { _01_, _03_[1:0] } = _20_;
  reg [2:0] _21_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _21_ <= 3'h0;
    else _21_ <= in_data[98:96];
  assign { _00_, _04_[1:0] } = _21_;
  reg [5:0] _22_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _22_ <= 6'h00;
    else _22_ <= { celloutsig_0_6z[12:8], celloutsig_0_5z };
  assign { _05_[5:3], _02_, _05_[1:0] } = _22_;
  assign celloutsig_0_0z = in_data[84:75] / { 1'h1, in_data[92:84] };
  assign celloutsig_0_38z = { celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_20z } / { 1'h1, celloutsig_0_6z[8:5], in_data[30] };
  assign celloutsig_1_7z = { celloutsig_1_6z[21:18], celloutsig_1_2z } / { 1'h1, celloutsig_1_6z[20:19], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_23z = { celloutsig_0_0z[8:1], celloutsig_0_18z, celloutsig_0_8z } / { 1'h1, celloutsig_0_14z[7:0], celloutsig_0_5z };
  assign celloutsig_0_4z = celloutsig_0_2z[9:4] == celloutsig_0_2z[11:6];
  assign celloutsig_1_3z = { in_data[180], celloutsig_1_2z, celloutsig_1_1z } == { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[189:186] === in_data[144:141];
  assign celloutsig_1_4z = { in_data[167:161], celloutsig_1_2z, celloutsig_1_1z } === in_data[168:160];
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } <= { celloutsig_0_0z[4:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_16z = { celloutsig_0_11z[16:4], celloutsig_0_12z, in_data[30] } <= { celloutsig_0_2z[8:5], celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_1_2z = { in_data[191], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } < { in_data[98:97], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_6z[9:4] % { 1'h1, in_data[137:133] };
  assign celloutsig_0_14z = { in_data[62:61], _05_[5:3], _02_, _05_[1:0], celloutsig_0_12z, celloutsig_0_7z } % { 1'h1, celloutsig_0_6z[7:0], in_data[0] };
  assign celloutsig_0_17z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_12z } % { 1'h1, celloutsig_0_2z[10:0] };
  assign celloutsig_1_6z = { in_data[118:97], celloutsig_1_4z } | { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, _00_, _04_[1:0], celloutsig_1_0z, celloutsig_1_0z, _00_, _04_[1:0], celloutsig_1_0z, _00_, _04_[1:0], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, _00_, _04_[1:0], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_9z[8:0], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z } | { in_data[90:83], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_2z = { in_data[66:55], celloutsig_0_1z } | { in_data[25:23], celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_17z[2], celloutsig_0_16z, in_data[30], celloutsig_0_5z } | celloutsig_0_9z[8:5];
  assign celloutsig_1_11z = | { celloutsig_1_6z[18:13], celloutsig_1_2z };
  assign celloutsig_0_51z = celloutsig_0_17z[9:6] << { celloutsig_0_23z[1:0], celloutsig_0_42z, celloutsig_0_42z };
  assign celloutsig_0_6z = { in_data[32:18], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z } << { in_data[90:74], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z } <<< { celloutsig_0_2z[12:5], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z };
  assign _03_[2] = _01_;
  assign _04_[2] = _00_;
  assign _05_[2] = _02_;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
