#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep  3 12:27:47 2023
# Process ID: 20292
# Current directory: D:/thisyear/cpu_task/cpu_vga_top/cpu
# Command line: vivado.exe D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.xpr
# Log file: D:/thisyear/cpu_task/cpu_vga_top/cpu/vivado.log
# Journal file: D:/thisyear/cpu_task/cpu_vga_top/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.xpr
INFO: [Project 1-313] Project file moved from 'D:/thisyear/cpu_task/cpu_sim/cpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/verilog/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_1 D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci
INFO: [Project 1-386] Moving file 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci' from fileset 'blk_mem_gen_1' to fileset 'sources_1'.
file delete -force D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_1
close [ open D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v w ]
add_files D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v
update_compile_order -fileset sources_1
set_property top cpu_vga_top [current_fileset]
update_compile_order -fileset sources_1
file mkdir D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1
file mkdir D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new
close [ open D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc w ]
add_files -fileset constrs_1 D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:167]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:222]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:304]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 892.672 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:91]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 927.426 ; gain = 55.023
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:91]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 945.355 ; gain = 17.930
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Sep  3 12:39:34 2023] Launched synth_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_1/runme.log
[Sun Sep  3 12:39:34 2023] Launched impl_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_1/runme.log
set_property used_in_synthesis false [get_files  D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v]
set_property used_in_implementation false [get_files  D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Sep  3 12:43:06 2023] Launched impl_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Sep  3 12:45:26 2023] Launched synth_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_1/runme.log
[Sun Sep  3 12:45:26 2023] Launched impl_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Sep  3 12:48:10 2023] Launched synth_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_1/runme.log
[Sun Sep  3 12:48:10 2023] Launched impl_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Sep  3 12:53:08 2023] Launched synth_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_1/runme.log
[Sun Sep  3 12:53:08 2023] Launched impl_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Sep  3 12:59:13 2023] Launched synth_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_1/runme.log
[Sun Sep  3 12:59:13 2023] Launched impl_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_1/runme.log
add_files -norecurse D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.dcp
CRITICAL WARNING: [Project 1-863] The design checkpoint file D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.dcp was generated for a block design or an IP or BD by an out of context synthesis run and should not directly be used as a source in a Vivado flow to refer to an IP source.  As of 2017.1, the DCP from OOC runs will not contain XDC timing constraints because these are expected to be referred to by the IP .xci or .xcix file source. DCP files prior to 2017.1 will contain incorrect constraints because they were generated with default OOC clock period which will not likely match your top level clock constraints when used in the full design context. 
 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Sep  3 13:01:19 2023] Launched synth_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_1/runme.log
[Sun Sep  3 13:01:19 2023] Launched impl_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_1/runme.log
reset_run synth_1
add_files -norecurse D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_ip' is locked:
* Current project part 'xc7k70tfbv676-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'clk_wiz_ip' do not match.
export_ip_user_files -of_objects  [get_files  D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci] -lib_map_path [list {modelsim=D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 13:02:19 2023] Launched synth_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_1/runme.log
[Sun Sep  3 13:02:19 2023] Launched impl_1...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_1/runme.log
WARNING: [Vivado 12-4172] The following IPs are either missing output products or output products are not up-to-date. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [IP_Flow 19-2162] IP 'clk_wiz_ip' is locked:
* Current project part 'xc7k70tfbv676-1' and the part 'xc7a35tcsg324-1' used to customize the IP 'clk_wiz_ip' do not match.
Top: cpu_vga_top
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
WARNING: [Synth 8-2490] overwriting previous definition of module D_E [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module E_M [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module F_D [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module M_W [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module ALU [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-6901] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
WARNING: [Synth 8-2490] overwriting previous definition of module control [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
WARNING: [Synth 8-976] ram_rd has already been declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [Synth 8-2654] second declaration of ram_rd ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
INFO: [Synth 8-994] ram_rd is declared here [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:70]
WARNING: [Synth 8-976] alu_src_e has already been declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [Synth 8-2654] second declaration of alu_src_e ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
INFO: [Synth 8-994] alu_src_e is declared here [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:118]
WARNING: [Synth 8-976] reg_dst_e has already been declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [Synth 8-2654] second declaration of reg_dst_e ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [Synth 8-994] reg_dst_e is declared here [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:114]
WARNING: [Synth 8-2490] overwriting previous definition of module D_E [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module E_M [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module F_D [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module M_W [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module ALU [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module RAM [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
WARNING: [Synth 8-2490] overwriting previous definition of module judge_is_jmp [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2_1_32 [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2_1_5 [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
WARNING: [Synth 8-6901] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
WARNING: [Synth 8-2490] overwriting previous definition of module ROM [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:167]
WARNING: [Synth 8-2490] overwriting previous definition of module pc_plus4 [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
WARNING: [Synth 8-2490] overwriting previous definition of module is_stall [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:222]
WARNING: [Synth 8-2490] overwriting previous definition of module pc_plus [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
WARNING: [Synth 8-2490] overwriting previous definition of module PC [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
WARNING: [Synth 8-2490] overwriting previous definition of module cpu_part [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:304]
WARNING: [Synth 8-2490] overwriting previous definition of module jal_mux_32 [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module jal_mux_5 [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module pre_read [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module regfile [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module signextend [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module vga [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3754.117 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_vga_top' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/thisyear/cpu_task/cpu_vga_top/cpu/.Xil/Vivado-20292-DESKTOP-J9AK86M/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/.Xil/Vivado-20292-DESKTOP-J9AK86M/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
WARNING: [Synth 8-6014] Unused sequential element tmp_memory_reg was removed.  [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:49]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (2#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:33]
INFO: [Synth 8-6157] synthesizing module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pre_read' (3#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [Synth 8-226] default block is never used [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:131]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1_32' (4#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [Synth 8-6155] done synthesizing module 'PC' (5#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [Synth 8-6157] synthesizing module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [Synth 8-6155] done synthesizing module 'pc_plus4' (6#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [Synth 8-6157] synthesizing module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [Synth 8-6155] done synthesizing module 'F_D' (7#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (8#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-6157] synthesizing module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jal_mux_32' (9#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'jal_mux_5' (10#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'src2' does not match port width (5) of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (11#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'signextend' (12#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v:68]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (13#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [Synth 8-226] default block is never used [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:155]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1_5' (14#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (15#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
INFO: [Synth 8-6155] done synthesizing module 'pc_plus' (16#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
WARNING: [Synth 8-689] width (4) of port connection 'select' does not match port width (1) of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
INFO: [Synth 8-6157] synthesizing module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [Synth 8-6155] done synthesizing module 'judge_is_jmp' (17#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [Synth 8-6157] synthesizing module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [Synth 8-6155] done synthesizing module 'D_E' (18#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'reg_dst_e' does not match port width (5) of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
INFO: [Synth 8-6157] synthesizing module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [Synth 8-6155] done synthesizing module 'E_M' (19#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [Synth 8-6157] synthesizing module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [Synth 8-6155] done synthesizing module 'M_W' (20#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
WARNING: [Synth 8-3848] Net inst_sram_wdata in module/entity mycpu_top does not have driver. [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (21#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:33]
WARNING: [Synth 8-7023] instance 'test_cpu' of module 'mycpu_top' has 18 connections declared, but only 17 given [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:94]
INFO: [Synth 8-6157] synthesizing module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_ip' [D:/thisyear/cpu_task/cpu_vga_top/cpu/.Xil/Vivado-20292-DESKTOP-J9AK86M/realtime/clk_wiz_ip_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_ip' (22#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/.Xil/Vivado-20292-DESKTOP-J9AK86M/realtime/clk_wiz_ip_stub.v:5]
WARNING: [Synth 8-7023] instance 'u_clk_wiz' of module 'clk_wiz_ip' has 4 connections declared, but only 3 given [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:44]
INFO: [Synth 8-4471] merging register 'reg_b_reg[3:0]' into 'reg_g_reg[3:0]' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:130]
WARNING: [Synth 8-6014] Unused sequential element reg_b_reg was removed.  [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:130]
INFO: [Synth 8-6155] done synthesizing module 'vga' (23#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [Synth 8-6155] done synthesizing module 'cpu_vga_top' (24#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:24]
WARNING: [Synth 8-3917] design cpu_vga_top has port led driven by constant 1
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[31]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[30]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[29]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[28]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[27]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[26]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[25]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[24]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[23]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[22]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[21]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[20]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[19]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[18]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[17]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[16]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[15]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[14]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[13]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[12]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[11]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[10]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[9]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[8]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[7]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[6]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[5]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[4]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[3]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[2]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[1]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[0]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port int
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_en
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[31]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[30]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[29]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[28]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[27]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[26]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[25]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[24]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[23]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[22]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[21]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[20]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[19]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[18]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[17]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[16]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[15]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[14]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[13]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[12]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[11]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[10]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[9]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3754.117 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3754.117 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3754.117 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'test_rom'
INFO: [Project 1-454] Reading design checkpoint 'd:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.dcp' for cell 'my_vga/u_clk_wiz'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, my_vga/u_clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'my_vga/u_clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_board.xdc] for cell 'my_vga/u_clk_wiz/inst'
Finished Parsing XDC File [d:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_board.xdc] for cell 'my_vga/u_clk_wiz/inst'
Parsing XDC File [d:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xdc] for cell 'my_vga/u_clk_wiz/inst'
Finished Parsing XDC File [d:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xdc] for cell 'my_vga/u_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_vga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_vga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'E7' is not a valid site or package pin name. [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc:1]
CRITICAL WARNING: [Common 17-69] Command failed: 'E5' is not a valid site or package pin name. [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc:2]
CRITICAL WARNING: [Common 17-69] Command failed: 'E6' is not a valid site or package pin name. [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: 'C7' is not a valid site or package pin name. [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc:4]
CRITICAL WARNING: [Common 17-69] Command failed: 'A5' is not a valid site or package pin name. [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc:10]
CRITICAL WARNING: [Common 17-69] Command failed: 'A6' is not a valid site or package pin name. [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc:11]
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc:16]
CRITICAL WARNING: [Common 17-69] Command failed: 'B7' is not a valid site or package pin name. [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc:26]
CRITICAL WARNING: [Common 17-69] Command failed: 'C5' is not a valid site or package pin name. [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc:27]
CRITICAL WARNING: [Common 17-69] Command failed: 'C6' is not a valid site or package pin name. [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc:28]
CRITICAL WARNING: [Common 17-69] Command failed: 'T5' is not a valid site or package pin name. [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc:30]
CRITICAL WARNING: [Common 17-69] Command failed: 'D7' is not a valid site or package pin name. [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc:31]
CRITICAL WARNING: [Common 17-69] Command failed: 'P15' is not a valid site or package pin name. [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc:32]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc:34]
Finished Parsing XDC File [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3754.117 ; gain = 0.000
71 Infos, 107 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3754.117 ; gain = 0.000
set_property package_pin "" [get_ports [list  {green[2]}]]
set_property package_pin "" [get_ports [list  {blue[3]}]]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sources_1\new\cpu_part.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sim_1\new\cpu_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sources_1\new\cpu_vga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sources_1\new\cpu_part.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sim_1\new\cpu_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sources_1\new\cpu_vga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sources_1\new\cpu_part.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sim_1\new\cpu_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sources_1\new\cpu_vga_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sources_1\new\cpu_part.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sim_1\new\cpu_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sources_1\new\vga.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\thisyear\cpu_task\cpu_vga_top\cpu\cpu.srcs\sources_1\new\cpu_vga_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_run synth_2 -flow {Vivado Synthesis 2019} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7k70tfbv676-1
current_run [get_runs synth_2]
set_property part xc7a35tlcsg324-2L [current_project]
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_ip' is locked:
* Current project part 'xc7a35tlcsg324-2L' and the part 'xc7a35tcsg324-1' used to customize the IP 'clk_wiz_ip' do not match.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* Current project part 'xc7a35tlcsg324-2L' and the part 'xc7k70tfbv676-1' used to customize the IP 'blk_mem_gen_0' do not match.
save_constraints -force
reset_run blk_mem_gen_0_synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run blk_mem_gen_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Project 1-576] IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' in run blk_mem_gen_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Sun Sep  3 13:09:01 2023] Launched blk_mem_gen_0_synth_1, synth_2...
Run output will be captured here:
blk_mem_gen_0_synth_1: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/blk_mem_gen_0_synth_1/runme.log
synth_2: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 13:09:01 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
close_design
wait_on_run blk_mem_gen_0_synth_1
[Sun Sep  3 13:09:07 2023] Waiting for blk_mem_gen_0_synth_1 to finish...
[Sun Sep  3 13:09:12 2023] Waiting for blk_mem_gen_0_synth_1 to finish...

*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl

[Sun Sep  3 13:09:12 2023] blk_mem_gen_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
WARNING: [Vivado 12-4172] The following IPs are either missing output products or output products are not up-to-date. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tlcsg324-2L
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [IP_Flow 19-2162] IP 'clk_wiz_ip' is locked:
* Current project part 'xc7a35tlcsg324-2L' and the part 'xc7a35tcsg324-1' used to customize the IP 'clk_wiz_ip' do not match.
Top: cpu_vga_top
INFO: [Device 21-403] Loading part xc7a35tlcsg324-2L
WARNING: [Synth 8-2490] overwriting previous definition of module D_E [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module E_M [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module F_D [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module M_W [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module ALU [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-6901] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
WARNING: [Synth 8-2490] overwriting previous definition of module control [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
WARNING: [Synth 8-976] ram_rd has already been declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [Synth 8-2654] second declaration of ram_rd ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
INFO: [Synth 8-994] ram_rd is declared here [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:70]
WARNING: [Synth 8-976] alu_src_e has already been declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [Synth 8-2654] second declaration of alu_src_e ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
INFO: [Synth 8-994] alu_src_e is declared here [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:118]
WARNING: [Synth 8-976] reg_dst_e has already been declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [Synth 8-2654] second declaration of reg_dst_e ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [Synth 8-994] reg_dst_e is declared here [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:114]
WARNING: [Synth 8-2490] overwriting previous definition of module D_E [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module E_M [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module F_D [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module M_W [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module ALU [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module RAM [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
WARNING: [Synth 8-2490] overwriting previous definition of module judge_is_jmp [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2_1_32 [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2_1_5 [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
WARNING: [Synth 8-6901] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:177]
WARNING: [Synth 8-2490] overwriting previous definition of module ROM [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:167]
WARNING: [Synth 8-2490] overwriting previous definition of module pc_plus4 [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
WARNING: [Synth 8-2490] overwriting previous definition of module is_stall [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:222]
WARNING: [Synth 8-2490] overwriting previous definition of module pc_plus [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
WARNING: [Synth 8-2490] overwriting previous definition of module PC [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
WARNING: [Synth 8-2490] overwriting previous definition of module cpu_part [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:304]
WARNING: [Synth 8-2490] overwriting previous definition of module jal_mux_32 [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module jal_mux_5 [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module pre_read [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module regfile [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module signextend [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module vga [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3754.117 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_vga_top' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/thisyear/cpu_task/cpu_vga_top/cpu/.Xil/Vivado-20292-DESKTOP-J9AK86M/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/.Xil/Vivado-20292-DESKTOP-J9AK86M/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
WARNING: [Synth 8-6014] Unused sequential element tmp_memory_reg was removed.  [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:49]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (2#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:33]
INFO: [Synth 8-6157] synthesizing module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pre_read' (3#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [Synth 8-226] default block is never used [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:131]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1_32' (4#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:120]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [Synth 8-6155] done synthesizing module 'PC' (5#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:277]
INFO: [Synth 8-6157] synthesizing module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [Synth 8-6155] done synthesizing module 'pc_plus4' (6#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:199]
INFO: [Synth 8-6157] synthesizing module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [Synth 8-6155] done synthesizing module 'F_D' (7#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (8#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-6157] synthesizing module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jal_mux_32' (9#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'jal_mux_5' (10#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'src2' does not match port width (5) of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (11#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'signextend' (12#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v:68]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (13#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [Synth 8-226] default block is never used [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:155]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1_5' (14#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:144]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (15#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
INFO: [Synth 8-6155] done synthesizing module 'pc_plus' (16#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:247]
WARNING: [Synth 8-689] width (4) of port connection 'select' does not match port width (1) of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
INFO: [Synth 8-6157] synthesizing module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [Synth 8-6155] done synthesizing module 'judge_is_jmp' (17#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:66]
INFO: [Synth 8-6157] synthesizing module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [Synth 8-6155] done synthesizing module 'D_E' (18#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'reg_dst_e' does not match port width (5) of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
INFO: [Synth 8-6157] synthesizing module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [Synth 8-6155] done synthesizing module 'E_M' (19#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [Synth 8-6157] synthesizing module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [Synth 8-6155] done synthesizing module 'M_W' (20#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
WARNING: [Synth 8-3848] Net inst_sram_wdata in module/entity mycpu_top does not have driver. [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (21#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:33]
WARNING: [Synth 8-7023] instance 'test_cpu' of module 'mycpu_top' has 18 connections declared, but only 17 given [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:94]
INFO: [Synth 8-6157] synthesizing module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_ip' [D:/thisyear/cpu_task/cpu_vga_top/cpu/.Xil/Vivado-20292-DESKTOP-J9AK86M/realtime/clk_wiz_ip_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_ip' (22#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/.Xil/Vivado-20292-DESKTOP-J9AK86M/realtime/clk_wiz_ip_stub.v:5]
WARNING: [Synth 8-7023] instance 'u_clk_wiz' of module 'clk_wiz_ip' has 4 connections declared, but only 3 given [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:44]
INFO: [Synth 8-4471] merging register 'reg_b_reg[3:0]' into 'reg_g_reg[3:0]' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:130]
WARNING: [Synth 8-6014] Unused sequential element reg_b_reg was removed.  [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:130]
INFO: [Synth 8-6155] done synthesizing module 'vga' (23#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [Synth 8-6155] done synthesizing module 'cpu_vga_top' (24#1) [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:24]
WARNING: [Synth 8-3917] design cpu_vga_top has port led driven by constant 1
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[31]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[30]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[29]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[28]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[27]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[26]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[25]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[24]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[23]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[22]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[21]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[20]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[19]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[18]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[17]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[16]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[15]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[14]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[13]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[12]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[11]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[10]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[9]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[8]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[7]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[6]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[5]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[4]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[3]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[2]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[1]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[0]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port int
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_en
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[31]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[30]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[29]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[28]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[27]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[26]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[25]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[24]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[23]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[22]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[21]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[20]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[19]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[18]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[17]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[16]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[15]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[14]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[13]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[12]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[11]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[10]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[9]
WARNING: [Synth 8-3331] design RAM has unconnected port data_sram_addr[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3754.117 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'test_rom'
INFO: [Project 1-454] Reading design checkpoint 'd:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.dcp' for cell 'my_vga/u_clk_wiz'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, my_vga/u_clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'my_vga/u_clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_board.xdc] for cell 'my_vga/u_clk_wiz/inst'
Finished Parsing XDC File [d:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_board.xdc] for cell 'my_vga/u_clk_wiz/inst'
Parsing XDC File [d:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xdc] for cell 'my_vga/u_clk_wiz/inst'
Finished Parsing XDC File [d:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xdc] for cell 'my_vga/u_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_vga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_vga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc]
Finished Parsing XDC File [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/constrs_1/new/cpu_vga_top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3754.117 ; gain = 0.000
71 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3754.117 ; gain = 0.000
close_design
close [ open D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v w ]
add_files D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_ip_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" into library blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_4_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_4_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_4_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'led' is not permitted [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v:32]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3754.117 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3754.117 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3754.117 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3754.117 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3754.117 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3754.117 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3754.117 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3754.117 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3754.117 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3754.117 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3754.117 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3754.117 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3754.117 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3754.117 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3754.117 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3754.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:107]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:108]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:109]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:110]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:111]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:112]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:113]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:114]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:115]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:116]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:117]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:118]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:119]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:120]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:121]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:122]
ERROR: [VRFC 10-2865] module 'vga' ignored due to previous errors [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-311] analyzing module cpu_vga_top
ERROR: [VRFC 10-2865] module 'cpu_vga_top' ignored due to previous errors [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:24]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:107]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:108]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:109]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:110]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:111]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:112]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:113]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:114]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:115]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:116]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:117]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:118]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:119]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:120]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:121]
ERROR: [VRFC 10-2989] 'num' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:122]
ERROR: [VRFC 10-2865] module 'vga' ignored due to previous errors [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-311] analyzing module cpu_vga_top
ERROR: [VRFC 10-2865] module 'cpu_vga_top' ignored due to previous errors [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:24]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3754.117 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3754.117 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3754.117 ; gain = 0.000
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 14:27:09 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 14:27:09 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 14:31:38 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 14:31:38 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3782.348 ; gain = 15.895
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sun Sep  3 14:40:34 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 14:44:02 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 14:44:02 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 14:49:05 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 14:49:05 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 14:54:56 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 14:54:56 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 14:56:07 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 14:56:07 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
ERROR: [VRFC 10-2989] 'rst' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:61]
ERROR: [VRFC 10-2865] module 'cpu_vga_top' ignored due to previous errors [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
ERROR: [VRFC 10-2989] 'rst' is not declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:61]
ERROR: [VRFC 10-2865] module 'cpu_vga_top' ignored due to previous errors [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 4887.848 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4887.848 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4887.848 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 4887.848 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4887.848 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 4887.848 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4887.848 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 4887.848 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4887.848 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 4887.848 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 15:18:30 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 15:18:30 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
open_hw_manager
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 15:23:10 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 15:23:10 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4887.848 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 4887.848 ; gain = 0.000
WARNING: [Wavedata 42-489] Can't add object "/cpu_tb/test/my_vga/a" to the wave window because it has 786432 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4887.848 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 15:31:47 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 15:31:47 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 15:38:55 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 15:38:55 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sun Sep  3 15:44:00 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 15:44:57 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 15:44:57 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 15:49:46 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 15:49:46 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 15:54:03 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 15:54:03 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 4887.848 ; gain = 0.000
WARNING: [Wavedata 42-489] Can't add object "/cpu_tb/test/my_vga/a" to the wave window because it has 786432 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 4887.848 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 16:00:34 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 16:00:34 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 16:05:03 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 16:05:03 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 4887.848 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4887.848 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:01:34 . Memory (MB): peak = 4887.848 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4887.848 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4887.848 ; gain = 0.000
run 10 s
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4887.848 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 4887.848 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4887.848 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 4887.848 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4887.848 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4887.848 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 4887.848 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 4887.848 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4887.848 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4887.848 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4887.848 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4887.848 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 4887.848 ; gain = 0.000
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 16:22:43 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 16:22:43 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 4887.848 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4887.848 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/verilog/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/final_testBubbleSort.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3380] identifier 'memory' is used before its declaration [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:181]
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module jal_mux_32
INFO: [VRFC 10-311] analyzing module jal_mux_5
INFO: [VRFC 10-311] analyzing module pre_read
INFO: [VRFC 10-311] analyzing module mycpu_top
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:142]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:70]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:124]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:148]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:171]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:203]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:226]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:251]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:281]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_part.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module cpu_vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_mux_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_32' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:1]
INFO: [VRFC 10-311] analyzing module jal_mux_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'jal_mux_5' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/jal_mux.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_read
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pre_read' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/pre_read.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
WARNING: [VRFC 10-3609] overwriting previous definition of module 'vga' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/vga.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4887.848 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be6eca65b3854253914c85369c0e33f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:287]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:425]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:439]
WARNING: [VRFC 10-5021] port 'int' is not connected on this instance [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu_vga_top.v:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'select' [D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/cpu.v:398]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.pre_read
Compiling module xil_defaultlib.mux2_1_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.pc_plus4
Compiling module xil_defaultlib.F_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.jal_mux_32
Compiling module xil_defaultlib.jal_mux_5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux2_1_5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.pc_plus
Compiling module xil_defaultlib.judge_is_jmp
Compiling module xil_defaultlib.D_E
Compiling module xil_defaultlib.E_M
Compiling module xil_defaultlib.M_W
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.cpu_vga_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.test.test_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 4887.848 ; gain = 0.000
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 16:31:13 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 16:31:13 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_hw_manager
close [ open D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/slow_clk.v w ]
add_files D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/new/slow_clk.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 16:45:33 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 16:45:33 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.sim/sim_1/behav/xsim/simulate.log"
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4887.848 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 16:50:03 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 16:50:03 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
reset_run impl_2
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci

[Sun Sep  3 16:51:30 2023] Launched synth_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/synth_2/runme.log
[Sun Sep  3 16:51:30 2023] Launched impl_2...
Run output will be captured here: D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4887.848 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/thisyear/cpu_task/cpu_vga_top/cpu/cpu.runs/impl_2/cpu_vga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  3 16:55:24 2023...
