// Seed: 1421299023
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  assign module_1.id_13 = 0;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_15;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output wand id_2,
    input wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wand id_6,
    input tri id_7,
    input uwire id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wor id_11,
    output uwire id_12,
    output supply0 id_13,
    input supply0 id_14,
    output supply1 id_15
    , id_22,
    output wand id_16,
    input uwire id_17,
    output supply0 id_18,
    input tri1 id_19,
    input tri0 id_20
);
  logic id_23;
  ;
  wire id_24 = id_17;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_22,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_22,
      id_23,
      id_22,
      id_23,
      id_24
  );
  assign id_16 = 1 ? -1 : id_22;
endmodule
