/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [10:0] _05_;
  wire [9:0] _06_;
  wire [4:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [18:0] celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  wire [7:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire [18:0] celloutsig_0_43z;
  wire [23:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [11:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [12:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_95z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [14:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = in_data[64] ? in_data[11] : in_data[79];
  assign celloutsig_0_23z = celloutsig_0_15z ? celloutsig_0_8z[3] : celloutsig_0_3z;
  assign celloutsig_0_34z = ~(_01_ & celloutsig_0_21z[5]);
  assign celloutsig_0_35z = ~(_02_ & celloutsig_0_15z);
  assign celloutsig_0_3z = ~(celloutsig_0_2z & celloutsig_0_2z);
  assign celloutsig_0_5z = ~(in_data[59] & celloutsig_0_4z[7]);
  assign celloutsig_0_7z = ~(celloutsig_0_1z & celloutsig_0_5z);
  assign celloutsig_0_10z = ~(celloutsig_0_0z & celloutsig_0_7z);
  assign celloutsig_1_18z = ~(celloutsig_1_1z & celloutsig_1_9z[9]);
  assign celloutsig_0_13z = ~(celloutsig_0_7z & celloutsig_0_2z);
  assign celloutsig_0_16z = ~(_04_ & celloutsig_0_15z);
  assign celloutsig_0_22z = ~(in_data[77] & celloutsig_0_15z);
  assign celloutsig_0_31z = !(celloutsig_0_25z[3] ? celloutsig_0_6z[3] : celloutsig_0_27z[6]);
  assign celloutsig_1_2z = !(in_data[138] ? in_data[113] : celloutsig_1_1z);
  assign celloutsig_1_19z = !(in_data[122] ? in_data[159] : in_data[190]);
  assign celloutsig_0_26z = !(celloutsig_0_1z ? celloutsig_0_2z : celloutsig_0_22z);
  assign celloutsig_0_2z = !(celloutsig_0_0z ? in_data[80] : celloutsig_0_0z);
  assign celloutsig_0_15z = ~(celloutsig_0_2z | celloutsig_0_8z[3]);
  assign celloutsig_0_33z = ~((celloutsig_0_1z | celloutsig_0_14z) & celloutsig_0_20z[1]);
  assign celloutsig_1_4z = ~((in_data[101] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_11z = celloutsig_0_4z[3] | ~(in_data[39]);
  reg [8:0] _29_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _29_ <= 9'h000;
    else _29_ <= { celloutsig_0_73z[10:5], celloutsig_0_73z[12:10] };
  assign out_data[40:32] = _29_;
  reg [9:0] _30_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _30_ <= 10'h000;
    else _30_ <= { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign { _06_[9:6], _00_, _06_[4], _03_, _06_[2:0] } = _30_;
  reg [3:0] _31_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _31_ <= 4'h0;
    else _31_ <= { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _01_, _04_, _05_[1:0] } = _31_;
  reg [4:0] _32_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _32_ <= 5'h00;
    else _32_ <= { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign { _07_[4:2], _02_, _07_[0] } = _32_;
  assign celloutsig_0_56z = { celloutsig_0_21z[7:1], celloutsig_0_46z } & celloutsig_0_45z[22:15];
  assign celloutsig_0_95z = { celloutsig_0_39z[3:2], celloutsig_0_0z } & { celloutsig_0_73z[0], celloutsig_0_32z, celloutsig_0_23z };
  assign celloutsig_0_45z = { celloutsig_0_25z[7:0], celloutsig_0_37z, celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_37z } / { 1'h1, celloutsig_0_43z[16:4], celloutsig_0_38z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_8z[3], celloutsig_0_8z[3], celloutsig_0_8z[1:0] } == { celloutsig_0_4z[7:0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_8z[3], celloutsig_0_8z[3], celloutsig_0_8z[1:0], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z } == { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_6z, _01_, _04_, _05_[1:0], celloutsig_0_1z };
  assign celloutsig_0_24z = { _07_[3:2], _02_, _07_[0] } == { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_22z };
  assign celloutsig_0_46z = { celloutsig_0_27z[5:4], celloutsig_0_22z, celloutsig_0_34z } || { celloutsig_0_21z[7:5], celloutsig_0_16z };
  assign celloutsig_1_3z = { in_data[146:140], celloutsig_1_2z, celloutsig_1_0z } || { in_data[190:183], celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[157:143], celloutsig_1_0z, celloutsig_1_2z } || { in_data[169:158], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_29z = { celloutsig_0_20z[3:1], celloutsig_0_10z, celloutsig_0_8z[3], celloutsig_0_8z[3], celloutsig_0_8z[1:0] } || { celloutsig_0_27z[4:1], _01_, _04_, _05_[1:0] };
  assign celloutsig_0_37z = { celloutsig_0_6z[3:1], celloutsig_0_34z, celloutsig_0_35z, celloutsig_0_14z } % { 1'h1, celloutsig_0_6z[3:0], celloutsig_0_18z };
  assign celloutsig_0_6z = { celloutsig_0_4z[11:8], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z } % { 1'h1, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_9z = in_data[110:96] * { _06_[8:7], celloutsig_1_6z, _06_[9:6], _00_, _06_[4], _03_, _06_[2:0] };
  assign celloutsig_0_21z = { celloutsig_0_19z[2], celloutsig_0_6z } * { celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_40z = celloutsig_0_9z ? { celloutsig_0_38z[6:0], celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_2z, celloutsig_0_35z } : { celloutsig_0_6z[4:3], celloutsig_0_13z, celloutsig_0_10z, _07_[4:2], _02_, _07_[0], celloutsig_0_1z, celloutsig_0_30z };
  assign celloutsig_1_1z = { in_data[186:180], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } !== in_data[161:151];
  assign celloutsig_0_36z = ~ { celloutsig_0_4z[10:8], celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_24z };
  assign celloutsig_0_25z = ~ in_data[85:77];
  assign celloutsig_0_27z = ~ { in_data[63:58], celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_39z = { celloutsig_0_4z[7:5], celloutsig_0_18z, celloutsig_0_15z } | celloutsig_0_6z[6:2];
  assign celloutsig_0_4z = { in_data[76:67], celloutsig_0_2z, celloutsig_0_3z } | { in_data[61:55], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_20z = { _04_, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_7z } | { celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_38z = { celloutsig_0_36z[12:6], celloutsig_0_9z } <<< { celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_13z };
  assign celloutsig_0_43z = { celloutsig_0_40z[9:5], celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_40z, celloutsig_0_5z } <<< { celloutsig_0_4z[4:3], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_38z, celloutsig_0_34z };
  assign celloutsig_1_6z = in_data[191:189] <<< { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_0z = ~((in_data[0] & in_data[29]) | in_data[36]);
  assign celloutsig_0_32z = ~((celloutsig_0_24z & celloutsig_0_11z) | celloutsig_0_14z);
  assign celloutsig_1_0z = ~((in_data[128] & in_data[163]) | in_data[152]);
  assign celloutsig_0_18z = ~((celloutsig_0_7z & celloutsig_0_9z) | _04_);
  assign celloutsig_0_30z = ~((celloutsig_0_13z & celloutsig_0_9z) | celloutsig_0_3z);
  assign { celloutsig_0_8z[3], celloutsig_0_8z[1:0] } = ~ { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_0_19z[1], celloutsig_0_19z[2] } = ~ { celloutsig_0_16z, celloutsig_0_15z };
  assign { celloutsig_0_73z[8:5], celloutsig_0_73z[12:9], celloutsig_0_73z[0] } = ~ { celloutsig_0_56z, celloutsig_0_3z };
  assign _05_[10:2] = { celloutsig_0_43z[8:2], _01_, _04_ };
  assign { _06_[5], _06_[3] } = { _00_, _03_ };
  assign _07_[1] = _02_;
  assign celloutsig_0_19z[0] = celloutsig_0_19z[1];
  assign celloutsig_0_73z[4:1] = celloutsig_0_73z[12:9];
  assign celloutsig_0_8z[2] = celloutsig_0_8z[3];
  assign { out_data[128], out_data[96], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z };
endmodule
