â‰ˆwb_stage 
mem_stage 
ex_stage id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
4195603 0
wb_stage 
mem_stage 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
addi instr correctly recognised
print0 0
if_stage latch is empty and free
inst.fetch occurs
10486547 4
wb_stage 
mem_stage 
ex_stage some execution occurs
4
when it returns zero as alu result : reg value 10
id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
addi instr correctly recognised
print10 0
if_stage latch is empty and free
inst.fetch occurs
6628387 8
wb_stage 
mem_stage 
no mem op
4 10 
ex_stage some execution occurs
10
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
print6 10
if_stage latch is empty and free
inst.fetch occurs
8725123 12
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
10 6 
ex_stage some execution occurs
12
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
print6 6
if_stage latch is empty and free
inst.fetch occurs
5407667 16
wb_stage 
to be written
write_here from reg
mem_stage 
to be written in mem
12 6 
ex_stage some execution occurs
12
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction5407667
register values of add instr : 5 5 7
print5 6
if_stage latch is empty and free
inst.fetch occurs
1278995 20
wb_stage 
not to be written
mem_stage 
to be read from mem
12 5 
ex_stage id_stage
does not fetch from prev latch
print0 5
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from mem
mem_stage 
ex_stage some execution occurs
20
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
addi instr correctly recognised
print7 0
if_stage latch is empty and free
inst.fetch occurs
8726051 24
wb_stage 
mem_stage 
no mem op
20 7 
ex_stage some execution occurs
21
when it returns zero as alu result : reg value 8
id_stage
id_Stage no stall
fetches from prev latch
print8 7
if_stage latch is empty and free
inst.fetch occurs
12919939 28
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
21 8 
ex_stage some execution occurs
16
when it returns zero as alu result : reg value 8
id_stage
id_Stage no stall
fetches from prev latch
print8 8
if_stage latch is empty and free
inst.fetch occurs
6587827 32
wb_stage 
to be written
write_here from reg
mem_stage 
to be written in mem
16 8 
ex_stage some execution occurs
16
when it returns zero as alu result : reg value 9
id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction6587827
register values of add instr : 9 6 11
print9 8
if_stage latch is empty and free
inst.fetch occurs
9765987 36
wb_stage 
not to be written
mem_stage 
to be read from mem
16 9 
ex_stage id_stage
does not fetch from prev latch
print0 9
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from mem
mem_stage 
ex_stage some execution occurs
31
when it returns zero as alu result : reg value 11
id_stage
id_Stage no stall
fetches from prev latch
print11 0
if_stage latch is empty and free
inst.fetch occurs
5576291 40
wb_stage 
mem_stage 
no mem op
31 11 
ex_stage some execution occurs
4294967279
when it returns zero as alu result : reg value 11
id_stage
id_Stage no stall
fetches from prev latch
print11 11
if_stage latch is empty and free
inst.fetch occurs
16777455 44
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
4294967279 11 
ex_stage some execution occurs
4294967290
when it returns zero as alu result : reg value 11
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
10650419 52
wb_stage 
not to be written
mem_stage 
no mem op
4294967290 11 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction10650419
register values of add instr : 5 10 6
print0 11
if_stage latch is empty and free
inst.fetch occurs
197379 56
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
14
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
print6 0
if_stage latch is empty and free
inst.fetch occurs
1213075 60
wb_stage 
mem_stage 
no mem op
14 6 
ex_stage some execution occurs
14
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
addi instr correctly recognised
print6 6
if_stage latch is empty and free
inst.fetch occurs
4280283247 64
wb_stage 
to be written
write_here from reg
mem_stage 
to be read from mem
14 6 
ex_stage some execution occurs
11
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
print5 6
if_stage latch is empty and free
wb_stage 
to be written
write_here from mem
mem_stage 
no mem op
11 5 
ex_stage some execution occurs
68
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
32871 48
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
68 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
if_stage latch is empty and free
inst.fetch occurs
10650419 52
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
52
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
4195603 0
wb_stage 
mem_stage 
no mem op
52 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
addi instr correctly recognised
print0 0
if_stage latch is empty and free
inst.fetch occurs
10486547 4
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
4
when it returns zero as alu result : reg value 10
id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
addi instr correctly recognised
print10 0
if_stage latch is empty and free
inst.fetch occurs
6628387 8
wb_stage 
mem_stage 
no mem op
4 10 
ex_stage some execution occurs
10
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
print6 10
if_stage latch is empty and free
inst.fetch occurs
8725123 12
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
10 6 
ex_stage some execution occurs
12
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
print6 6
if_stage latch is empty and free
inst.fetch occurs
5407667 16
wb_stage 
to be written
write_here from reg
mem_stage 
to be written in mem
12 6 
ex_stage some execution occurs
12
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction5407667
register values of add instr : 5 5 7
print5 6
if_stage latch is empty and free
inst.fetch occurs
1278995 20
wb_stage 
not to be written
mem_stage 
to be read from mem
12 5 
ex_stage id_stage
does not fetch from prev latch
print0 5
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from mem
mem_stage 
ex_stage some execution occurs
20
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
addi instr correctly recognised
print7 0
if_stage latch is empty and free
inst.fetch occurs
8726051 24
wb_stage 
mem_stage 
no mem op
20 7 
ex_stage some execution occurs
21
when it returns zero as alu result : reg value 8
id_stage
id_Stage no stall
fetches from prev latch
print8 7
if_stage latch is empty and free
inst.fetch occurs
12919939 28
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
21 8 
ex_stage some execution occurs
16
when it returns zero as alu result : reg value 8
id_stage
id_Stage no stall
fetches from prev latch
print8 8
if_stage latch is empty and free
inst.fetch occurs
6587827 32
wb_stage 
to be written
write_here from reg
mem_stage 
to be written in mem
16 8 
ex_stage some execution occurs
16
when it returns zero as alu result : reg value 9
id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction6587827
register values of add instr : 9 6 11
print9 8
if_stage latch is empty and free
inst.fetch occurs
9765987 36
wb_stage 
not to be written
mem_stage 
to be read from mem
16 9 
ex_stage id_stage
does not fetch from prev latch
print0 9
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from mem
mem_stage 
ex_stage some execution occurs
31
when it returns zero as alu result : reg value 11
id_stage
id_Stage no stall
fetches from prev latch
print11 0
if_stage latch is empty and free
inst.fetch occurs
5576291 40
wb_stage 
mem_stage 
no mem op
31 11 
ex_stage some execution occurs
4294967279
when it returns zero as alu result : reg value 11
id_stage
id_Stage no stall
fetches from prev latch
print11 11
if_stage latch is empty and free
inst.fetch occurs
16777455 44
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
4294967279 11 
ex_stage some execution occurs
4294967290
when it returns zero as alu result : reg value 11
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
10650419 52
wb_stage 
not to be written
mem_stage 
no mem op
4294967290 11 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction10650419
register values of add instr : 5 10 6
print0 11
if_stage latch is empty and free
inst.fetch occurs
197379 56
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
14
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
print6 0
if_stage latch is empty and free
inst.fetch occurs
1213075 60
wb_stage 
mem_stage 
no mem op
14 6 
ex_stage some execution occurs
14
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
addi instr correctly recognised
print6 6
if_stage latch is empty and free
inst.fetch occurs
4280283247 64
wb_stage 
to be written
write_here from reg
mem_stage 
to be read from mem
14 6 
ex_stage some execution occurs
11
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
print5 6
if_stage latch is empty and free
wb_stage 
to be written
write_here from mem
mem_stage 
no mem op
11 5 
ex_stage some execution occurs
68
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
32871 48
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
68 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
if_stage latch is empty and free
inst.fetch occurs
10650419 52
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
52
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
4195603 0
wb_stage 
mem_stage 
no mem op
52 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
addi instr correctly recognised
print0 0
if_stage latch is empty and free
inst.fetch occurs
10486547 4
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
4
when it returns zero as alu result : reg value 10
id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
addi instr correctly recognised
print10 0
if_stage latch is empty and free
inst.fetch occurs
6628387 8
wb_stage 
mem_stage 
no mem op
4 10 
ex_stage some execution occurs
10
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
print6 10
if_stage latch is empty and free
inst.fetch occurs
8725123 12
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
10 6 
ex_stage some execution occurs
12
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
print6 6
if_stage latch is empty and free
inst.fetch occurs
5407667 16
wb_stage 
to be written
write_here from reg
mem_stage 
to be written in mem
12 6 
ex_stage some execution occurs
12
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction5407667
register values of add instr : 5 5 7
print5 6
if_stage latch is empty and free
inst.fetch occurs
1278995 20
wb_stage 
not to be written
mem_stage 
to be read from mem
12 5 
ex_stage id_stage
does not fetch from prev latch
print0 5
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from mem
mem_stage 
ex_stage some execution occurs
20
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
addi instr correctly recognised
print7 0
if_stage latch is empty and free
inst.fetch occurs
8726051 24

Final state of registers:
x 0:        0	x 1:        0	x 2:        0	x 3:        0
x 4:        0	x 5:       10	x 6:       10	x 7:       20
x 8:       21	x 9:       21	x10:        4	x11:       31
x12:        0	x13:        0	x14:        0	x15:        0
x16:        0	x17:        0	x18:        0	x19:        0
x20:        0	x21:        0	x22:        0	x23:        0
x24:        0	x25:        0	x26:        0	x27:        0
x28:        0	x29:        0	x30:        0	x31:        0
addi x10 x0 4       |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |
addi x6 x0 10       |-   |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |
sw x6 8 x10         |-   |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |
lw x5 8 x10         |-   |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |
add x7 x5 x5        |-   |    |    |    |IF  |ID  |-   |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |-   |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |-   |EX  |
addi x8 x7 1        |-   |    |    |    |    |IF  |-   |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |-   |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |-   |ID  |
sw x8 12 x10        |-   |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |
lw x9 12 x10        |-   |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
add x11 x9 x6       |-   |    |    |    |    |    |    |    |    |IF  |ID  |-   |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |-   |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |
beq x10 x9 8        |-   |    |    |    |    |    |    |    |    |    |IF  |-   |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |-   |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |
bne x10 x5 12       |-   |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |
jal x1 16           |-   |    |    |    |    |    |    |    |    |    |    |    |    |IF  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
jalr x0 x1 0        |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |
add x6 x5 x10       |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |IF  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |IF  |-   |    |    |    |    |    |    |    |
lb x6 0 x6          |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |
addi x5 x5 1        |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |
jal x0 -16          |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |    |    |    |    |
