{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 530 -defaultsOSRD
preplace port uart_clk -pg 1 -y 230 -defaultsOSRD
preplace port GPIO_0 -pg 1 -y 420 -defaultsOSRD
preplace port cout_pit -pg 1 -y 350 -defaultsOSRD
preplace port cout_rol -pg 1 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 550 -defaultsOSRD
preplace port UART_0_0 -pg 1 -y 570 -defaultsOSRD
preplace port uart_x -pg 1 -y 190 -defaultsOSRD
preplace port uart_y -pg 1 -y 210 -defaultsOSRD
preplace inst zybo_tx_top_0 -pg 1 -lvl 5 -y 210 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 420 -defaultsOSRD
preplace inst axi_register_1_0 -pg 1 -lvl 3 -y 200 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 390 -defaultsOSRD
preplace inst pwm_generator2_0 -pg 1 -lvl 5 -y 70 -defaultsOSRD
preplace inst pwm_generator2_1 -pg 1 -lvl 5 -y 350 -defaultsOSRD
preplace inst top_0 -pg 1 -lvl 4 -y 130 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -y 330 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -y 590 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 3 3 NJ 530 NJ 530 NJ
preplace netloc axi_register_1_0_vga_pit_position 1 3 2 NJ 240 N
preplace netloc axi_register_1_0_ideal_pit_poistion 1 3 1 N
preplace netloc processing_system7_0_UART_0 1 3 3 NJ 570 NJ 570 NJ
preplace netloc axi_register_1_0_next_pit_position 1 3 1 1110
preplace netloc processing_system7_0_M_AXI_GP0 1 1 3 380 250 650J 330 1080
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 360 530 680
preplace netloc pwm_generator2_1_cout 1 5 1 N
preplace netloc pwm_generator2_0_cout 1 5 1 1660
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 4 10 220 NJ 220 660J 320 1090
preplace netloc axi_register_1_0_vga_rol_position 1 3 2 1080J 230 1420
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 N
preplace netloc zybo_tx_top_0_uart_x 1 5 1 N
preplace netloc top_0_rol_pwm 1 4 1 1390
preplace netloc axi_register_1_0_ideal_rol_position 1 3 1 N
preplace netloc zybo_tx_top_0_uart_clk 1 5 1 N
preplace netloc zybo_tx_top_0_uart_y 1 5 1 N
preplace netloc processing_system7_0_FIXED_IO 1 3 3 NJ 550 NJ 550 NJ
preplace netloc top_0_pit_pwm 1 4 1 1390
preplace netloc axi_gpio_0_GPIO 1 3 3 NJ 420 NJ 420 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 20 240 370 240 670 310 1100 260 1400
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 640
preplace netloc axi_register_1_0_rst_cout 1 3 2 1090 250 1410
preplace netloc axi_register_1_0_next_rol_position 1 3 1 1080
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 1 1 N
levelinfo -pg 1 -10 190 510 880 1250 1540 1680 -top 0 -bot 720
",
}
{
   da_axi4_cnt: "2",
   da_board_cnt: "1",
   da_ps7_cnt: "1",
}
