{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449107626208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 32-bit " "Running Quartus II 32-bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449107626209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  3 01:53:45 2015 " "Processing started: Thu Dec  3 01:53:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449107626209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449107626209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ce281final -c ce281final --generate_symbol=/home/imalerich/dev/ce281final/next_state.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off ce281final -c ce281final --generate_symbol=/home/imalerich/dev/ce281final/next_state.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449107626210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y3 Y3 next_state.v(2) " "Verilog HDL Declaration information at next_state.v(2): object \"y3\" differs only in case from object \"Y3\" in the same scope" {  } { { "next_state.v" "" { Text "/home/imalerich/dev/ce281final/next_state.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449107626416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y2 Y2 next_state.v(2) " "Verilog HDL Declaration information at next_state.v(2): object \"y2\" differs only in case from object \"Y2\" in the same scope" {  } { { "next_state.v" "" { Text "/home/imalerich/dev/ce281final/next_state.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449107626416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y1 Y1 next_state.v(2) " "Verilog HDL Declaration information at next_state.v(2): object \"y1\" differs only in case from object \"Y1\" in the same scope" {  } { { "next_state.v" "" { Text "/home/imalerich/dev/ce281final/next_state.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449107626416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y0 Y0 next_state.v(2) " "Verilog HDL Declaration information at next_state.v(2): object \"y0\" differs only in case from object \"Y0\" in the same scope" {  } { { "next_state.v" "" { Text "/home/imalerich/dev/ce281final/next_state.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449107626416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449107626422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  3 01:53:46 2015 " "Processing ended: Thu Dec  3 01:53:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449107626422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449107626422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449107626422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449107626422 ""}
