--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml seq_mult.twx seq_mult.ncd -o seq_mult.twr seq_mult.pcf

Design file:              seq_mult.ncd
Physical constraint file: seq_mult.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a_in<0>     |    1.342(R)|    0.187(R)|clk_BUFGP         |   0.000|
a_in<1>     |    1.129(R)|    0.357(R)|clk_BUFGP         |   0.000|
a_in<2>     |    0.524(R)|    0.840(R)|clk_BUFGP         |   0.000|
a_in<3>     |    0.732(R)|    0.674(R)|clk_BUFGP         |   0.000|
a_in<4>     |    0.992(R)|    0.466(R)|clk_BUFGP         |   0.000|
a_in<5>     |    0.822(R)|    0.603(R)|clk_BUFGP         |   0.000|
a_in<6>     |    0.841(R)|    0.588(R)|clk_BUFGP         |   0.000|
a_in<7>     |    0.949(R)|    0.501(R)|clk_BUFGP         |   0.000|
b_in<0>     |    3.289(R)|    0.382(R)|clk_BUFGP         |   0.000|
b_in<1>     |    0.342(R)|    0.984(R)|clk_BUFGP         |   0.000|
b_in<2>     |    0.339(R)|    0.987(R)|clk_BUFGP         |   0.000|
b_in<3>     |    0.747(R)|    0.663(R)|clk_BUFGP         |   0.000|
b_in<4>     |    0.649(R)|    0.742(R)|clk_BUFGP         |   0.000|
b_in<5>     |    0.812(R)|    0.611(R)|clk_BUFGP         |   0.000|
b_in<6>     |    0.576(R)|    0.799(R)|clk_BUFGP         |   0.000|
b_in<7>     |    0.664(R)|    0.726(R)|clk_BUFGP         |   0.000|
start       |    4.546(R)|    0.682(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
r<0>        |    7.940(R)|clk_BUFGP         |   0.000|
r<1>        |    7.650(R)|clk_BUFGP         |   0.000|
r<2>        |    8.099(R)|clk_BUFGP         |   0.000|
r<3>        |    8.170(R)|clk_BUFGP         |   0.000|
r<4>        |    7.998(R)|clk_BUFGP         |   0.000|
r<5>        |    8.117(R)|clk_BUFGP         |   0.000|
r<6>        |    7.740(R)|clk_BUFGP         |   0.000|
r<7>        |    8.125(R)|clk_BUFGP         |   0.000|
r<8>        |    8.963(R)|clk_BUFGP         |   0.000|
r<9>        |    8.577(R)|clk_BUFGP         |   0.000|
r<10>       |    8.843(R)|clk_BUFGP         |   0.000|
r<11>       |    7.956(R)|clk_BUFGP         |   0.000|
r<12>       |    8.341(R)|clk_BUFGP         |   0.000|
r<13>       |    8.291(R)|clk_BUFGP         |   0.000|
r<14>       |    8.648(R)|clk_BUFGP         |   0.000|
r<15>       |    8.781(R)|clk_BUFGP         |   0.000|
ready       |   10.408(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.395|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 04 22:20:41 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4529 MB



