#Build: Fabric Compiler 2021.1-SP7, Build 86875, Dec 07 11:14 2021
#Install: D:\pango\PDS_2021.1-SP7-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-N5UE933
Generated by Fabric Compiler (version 2021.1-SP7 build 86875) at Tue Nov  8 16:12:15 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3001: Combinational loops are found in the netlist, following timing arcs are set to false path.
    u_Top_Project/u_algorithm_down/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N33[0]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/GetMax_u/N33[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[1]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N32.lt_0/gateop/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N33[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N33[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[3]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N33[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N33[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[2]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N33[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/GetMax_u/N33[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[5]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_down/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N33[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/GetMax_u/N33[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[4]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N33[6]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N33[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[7]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N33[6]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N33[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N30[0]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N30[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N29.lt_0/gateop_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N30[2]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N30[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[11]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N30[2]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N30[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[10]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N30[4]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/GetMax_u/N30[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N30[4]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/GetMax_u/N30[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N30[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N30[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[15]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_down/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N30[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N30[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N27[0]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N27[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N26.lt_0/gateop_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N27[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N27[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[19]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N27[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N27[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[18]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N27[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N27[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[21]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N27[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N27[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[20]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N27[6]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N27[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[23]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/GetMax_u/N27[6]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/GetMax_u/N27[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N40[22]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N33[0]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_left/GetMax_u/N33[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[1]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N33[0]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_left/GetMax_u/N33[0]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[0]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_left/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N33[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/GetMax_u/N33[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[3]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N33[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/GetMax_u/N33[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[2]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N33[4]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N33[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[5]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N33[4]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N33[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N33[6]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_left/GetMax_u/N33[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[7]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N33[6]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_left/GetMax_u/N33[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N33[0]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N33[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N33[0]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N33[0]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[0]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N33[2]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N33[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[3]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N33[2]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N33[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[2]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N33[4]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N33[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[5]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N33[4]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N33[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[4]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N33[6]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N33[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[7]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N33[6]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N33[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[6]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N36[0]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N36[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N36[0]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_up/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[1]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N40[1]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[1]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[2]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/GetMax_u/N40[2]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[2]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[3]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N40[3]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[3]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[4]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[4]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[5]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_up/GetMax_u/N40[5]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[5]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N40[6]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[6]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[7]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N40[7]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[7]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N30[0]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/GetMax_u/N30[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N30[0]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/GetMax_u/N30[0]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[8]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N30[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/GetMax_u/N30[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[11]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N30[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/GetMax_u/N30[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N30[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_left/GetMax_u/N30[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N30[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_left/GetMax_u/N30[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N30[6]/LUT6D_inst/I2
    u_Top_Project/u_algorithm_left/GetMax_u/N30[6]/LUT6D_inst/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N30[6]/LUT6D_inst/I2
    u_Top_Project/u_algorithm_left/GetMax_u/N30[6]/LUT6D_inst/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N30[0]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N30[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[9]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N30[0]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N30[0]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[8]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N30[2]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N30[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[11]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N30[2]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N30[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[10]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N30[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N30[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[13]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N30[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N30[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[12]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N30[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N30[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[15]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N30[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N30[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[14]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N36[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N36[8]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N36[8]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[9]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N40[9]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[9]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[10]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[10]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[11]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_up/GetMax_u/N40[11]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[11]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[12]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N40[12]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[12]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_up/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[13]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[13]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N40[14]/LUT6_inst_perm/L6 --> CLKROUTE_335/M
    u_Top_Project/u_algorithm_up/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[14]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[15]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N40[15]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[15]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N27[0]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/GetMax_u/N27[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[17]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N27[0]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/GetMax_u/N27[0]/LUT6D_inst_perm/L6 --> CLKROUTE_333/M
    u_Top_Project/u_algorithm_left/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N27[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/GetMax_u/N27[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N27[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/GetMax_u/N27[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[18]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N27[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/GetMax_u/N27[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[21]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N27[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/GetMax_u/N27[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[20]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_left/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N27[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N27[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[23]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/GetMax_u/N27[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_left/GetMax_u/N27[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/GetMax_u/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N27[0]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N27[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[17]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N27[0]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N27[0]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[16]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N27[2]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N27[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[19]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N27[2]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N27[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N27[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N27[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[21]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N27[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N27[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[20]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N27[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N27[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N27[6]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_right/GetMax_uuuu/N27[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/GetMax_uuuu/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N36[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N36[16]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N36[16]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_up/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[17]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[17]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N40[18]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[18]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[19]/LUT6_inst_perm/L6 --> CLKROUTE_387/M
    u_Top_Project/u_algorithm_up/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[19]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[20]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/GetMax_u/N40[20]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[21]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[21]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[21]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[22]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/GetMax_u/N40[22]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/GetMax_u/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[23]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/GetMax_u/N40[23]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/GetMax_u/N40[23]/LUT6_inst_perm/I0
C: STA-3001: Combinational loops are found in the netlist, following timing arcs are set to false path.
    u_Top_Project/u_algorithm_down/GetMax_u/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N33[0]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/GetMax_u/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N30[0]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/GetMax_u/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/GetMax_u/N27[0]/LUT6D_inst_perm/I1
Check timing ...
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[3]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[3]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[7]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[7]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[11]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[11]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[12]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[12]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ws' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ws_B' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7 <build 86875>)
| Date         : Tue Nov  8 16:12:36 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared               207          14  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)     97          38  {sys_pll_m0/u_gpll/gpll_inst/CLKOUT0}
 vin_clk_Inferred         1000.000     {0 500}        Declared              7256          58  {vin_clk}
 DebugCore_JCLK           50.000       {0 25}         Declared               155           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    200.000 MHz     310.655 MHz          5.000          3.219          1.781
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     327.332 MHz         20.000          3.055         16.945
 vin_clk_Inferred             1.000 MHz      72.129 MHz       1000.000         13.864        493.068
 DebugCore_JCLK              20.000 MHz     153.280 MHz         50.000          6.524         43.476
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.781       0.000              0           1039
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.945       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           493.068       0.000              0          46926
 DebugCore_JCLK         DebugCore_JCLK              23.795       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              22.305       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           47.113       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.186       0.000              0           1039
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.259       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.341       0.000              0          46926
 DebugCore_JCLK         DebugCore_JCLK               0.348       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              23.527       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.553       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                     -0.286      -0.709              5            183
 sys_clk                sys_clk                      3.272       0.000              0             24
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.205       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred           997.146       0.000              0            526
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      2.102       0.000              0            183
 sys_clk                sys_clk                      0.442       0.000              0             24
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.520       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred             0.393       0.000              0            526
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             2.300       0.000              0            207
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.040       0.000              0           7256
 DebugCore_JCLK                                     24.040       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      3.064       0.000              0           1039
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.126       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           495.605       0.000              0          46926
 DebugCore_JCLK         DebugCore_JCLK              24.241       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              23.430       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           48.097       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.131       0.000              0           1039
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.171       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.227       0.000              0          46926
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              24.100       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.554       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      1.544       0.000              0            183
 sys_clk                sys_clk                      3.985       0.000              0             24
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.821       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred           998.125       0.000              0            526
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      1.353       0.000              0            183
 sys_clk                sys_clk                      0.313       0.000              0             24
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.364       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred             0.266       0.000              0            526
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             2.300       0.000              0            207
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.430       0.000              0           7256
 DebugCore_JCLK                                     24.430       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.056
  Launch Clock Delay      :  3.566
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.462       3.566         _N3269           
 CLMA_267_600/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_perm/CLK

 CLMA_267_600/Q0                   tco                   0.203       3.769 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=100)      0.417       4.186         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/rd_addr [5]
 CLMA_267_618/Y3                   td                    0.212       4.398 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N114_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.577       4.975         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rbin [3]
 CLMA_267_606/COUT                 td                    0.302       5.277 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.277         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/_N1082
 CLMA_267_612/COUT                 td                    0.085       5.362 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.362         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/_N1086
 CLMA_267_618/Y1                   td                    0.135       5.497 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.268       5.765         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rbnext [8]
 CLMA_261_618/Y2                   td                    0.096       5.861 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/L6
                                   net (fanout=1)        0.581       6.442         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMA_261_601/COUT                 td                    0.153       6.595 r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.595         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_261_607/CIN                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   6.595         Logic Levels: 6  
                                                                                   Logic: 1.186ns(39.155%), Route: 1.843ns(60.845%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       7.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.392       8.056         _N3269           
 CLMA_261_607/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.481       8.537                          
 clock uncertainty                                      -0.050       8.487                          

 Setup time                                             -0.111       8.376                          

 Data required time                                                  8.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.376                          
 Data arrival time                                                   6.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.781                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.030
  Launch Clock Delay      :  3.540
  Clock Pessimism Removal :  0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.436       3.540         _N3268           
 CLMA_195_420/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_195_420/Q1                   tco                   0.203       3.743 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=100)      0.405       4.148         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/rd_addr [4]
 CLMA_195_426/Y3                   td                    0.179       4.327 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N124_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.398       4.725         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbin [3]
 CLMA_195_421/COUT                 td                    0.386       5.111 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.111         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N596
 CLMA_195_427/Y1                   td                    0.135       5.246 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.396       5.642         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbnext [8]
 CLMA_201_426/Y2                   td                    0.224       5.866 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.441       6.307         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMA_195_414/COUT                 td                    0.153       6.460 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.460         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_195_420/CIN                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.460         Logic Levels: 5  
                                                                                   Logic: 1.280ns(43.836%), Route: 1.640ns(56.164%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       7.419         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.366       8.030         _N3268           
 CLMA_195_420/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.509       8.539                          
 clock uncertainty                                      -0.050       8.489                          

 Setup time                                             -0.111       8.378                          

 Data required time                                                  8.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.378                          
 Data arrival time                                                   6.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.918                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.046
  Launch Clock Delay      :  3.557
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.453       3.557         _N3269           
 CLMA_267_546/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_267_546/Q0                   tco                   0.203       3.760 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=99)       0.459       4.219         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/rd_addr [2]
 CLMA_261_558/Y1                   td                    0.179       4.398 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N114_5/gateop_perm/Y
                                   net (fanout=2)        0.544       4.942         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMA_261_547/COUT                 td                    0.224       5.166 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.166         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1106
 CLMA_261_553/Y3                   td                    0.214       5.380 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/Y
                                   net (fanout=2)        0.394       5.774         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbnext [6]
 CLMA_267_552/Y1                   td                    0.108       5.882 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.397       6.279         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rgnext [6]
 CLMA_261_540/COUT                 td                    0.153       6.432 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.432         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_261_546/CIN                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.432         Logic Levels: 5  
                                                                                   Logic: 1.081ns(37.600%), Route: 1.794ns(62.400%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       7.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.382       8.046         _N3269           
 CLMA_261_546/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.481       8.527                          
 clock uncertainty                                      -0.050       8.477                          

 Setup time                                             -0.111       8.366                          

 Data required time                                                  8.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.366                          
 Data arrival time                                                   6.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.934                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[3]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.556
  Launch Clock Delay      :  3.046
  Clock Pessimism Removal :  -0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       2.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.382       3.046         _N3269           
 CLMA_261_547/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK

 CLMA_261_547/Q0                   tco                   0.158       3.204 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.276         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [3]
 CLMA_261_547/M3                                                           f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[3]/opit_0_inv/D

 Data arrival time                                                   3.276         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.452       3.556         _N3269           
 CLMA_261_547/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[3]/opit_0_inv/CLK
 clock pessimism                                        -0.509       3.047                          
 clock uncertainty                                       0.000       3.047                          

 Hold time                                               0.043       3.090                          

 Data required time                                                  3.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.090                          
 Data arrival time                                                   3.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/I2
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.566
  Launch Clock Delay      :  3.054
  Clock Pessimism Removal :  -0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       2.419         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_871/CLKOUT
                                   net (fanout=11)       0.390       3.054         _N3270           
 CLMA_261_612/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/CLK

 CLMA_261_612/Q2                   tco                   0.158       3.212 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/Q
                                   net (fanout=1)        0.157       3.369         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rwptr2 [8]
 CLMA_261_607/A2                                                           f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/I2

 Data arrival time                                                   3.369         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.159%), Route: 0.157ns(49.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.462       3.566         _N3269           
 CLMA_261_607/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                        -0.311       3.255                          
 clock uncertainty                                       0.000       3.255                          

 Hold time                                              -0.093       3.162                          

 Data required time                                                  3.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.162                          
 Data arrival time                                                   3.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.541
  Launch Clock Delay      :  3.030
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       2.419         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.366       3.030         _N3268           
 CLMA_195_481/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/CLK

 CLMA_195_481/Q0                   tco                   0.158       3.188 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/Q
                                   net (fanout=1)        0.160       3.348         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [6]
 CLMS_189_481/M3                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/D

 Data arrival time                                                   3.348         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.686%), Route: 0.160ns(50.314%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.437       3.541         _N3268           
 CLMS_189_481/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/CLK
 clock pessimism                                        -0.481       3.060                          
 clock uncertainty                                       0.000       3.060                          

 Hold time                                               0.044       3.104                          

 Data required time                                                  3.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.104                          
 Data arrival time                                                   3.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  4.096
  Clock Pessimism Removal :  0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.478       4.096         _N3271           
 CLMA_21_858/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_21_858/Q3                    tco                   0.203       4.299 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.421       4.720         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [15]
 CLMA_21_853/Y3                    td                    0.212       4.932 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.419       5.351         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52407
 CLMA_21_859/Y0                    td                    0.096       5.447 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Y
                                   net (fanout=2)        0.269       5.716         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52409
 CLMA_21_865/Y0                    td                    0.096       5.812 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.555       6.367         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_840/CECO                  td                    0.136       6.503 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.503         _N2366           
 CLMA_21_846/CECO                  td                    0.136       6.639 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.639         _N2365           
 CLMA_21_852/CECO                  td                    0.136       6.775 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.775         _N2364           
 CLMA_21_858/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.775         Logic Levels: 6  
                                                                                   Logic: 1.015ns(37.887%), Route: 1.664ns(62.113%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.408      23.486         _N3271           
 CLMA_21_858/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.610      24.096                          
 clock uncertainty                                      -0.150      23.946                          

 Setup time                                             -0.226      23.720                          

 Data required time                                                 23.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.720                          
 Data arrival time                                                   6.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.945                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.485
  Launch Clock Delay      :  4.096
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.478       4.096         _N3271           
 CLMA_21_858/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_21_858/Q3                    tco                   0.203       4.299 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.421       4.720         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [15]
 CLMA_21_853/Y3                    td                    0.212       4.932 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.419       5.351         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52407
 CLMA_21_859/Y0                    td                    0.096       5.447 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Y
                                   net (fanout=2)        0.269       5.716         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52409
 CLMA_21_865/Y0                    td                    0.096       5.812 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.555       6.367         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_840/CECO                  td                    0.136       6.503 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.503         _N2366           
 CLMA_21_846/CECO                  td                    0.136       6.639 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.639         _N2365           
 CLMA_21_852/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.639         Logic Levels: 5  
                                                                                   Logic: 0.879ns(34.565%), Route: 1.664ns(65.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.407      23.485         _N3271           
 CLMA_21_852/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.581      24.066                          
 clock uncertainty                                      -0.150      23.916                          

 Setup time                                             -0.226      23.690                          

 Data required time                                                 23.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.690                          
 Data arrival time                                                   6.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.051                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.484
  Launch Clock Delay      :  4.096
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.478       4.096         _N3271           
 CLMA_21_858/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_21_858/Q3                    tco                   0.203       4.299 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.421       4.720         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [15]
 CLMA_21_853/Y3                    td                    0.212       4.932 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.419       5.351         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52407
 CLMA_21_859/Y0                    td                    0.096       5.447 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Y
                                   net (fanout=2)        0.269       5.716         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52409
 CLMA_21_865/Y0                    td                    0.096       5.812 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.555       6.367         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_840/CECO                  td                    0.136       6.503 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.503         _N2366           
 CLMA_21_846/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.503         Logic Levels: 4  
                                                                                   Logic: 0.743ns(30.868%), Route: 1.664ns(69.132%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.406      23.484         _N3271           
 CLMA_21_846/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.581      24.065                          
 clock uncertainty                                      -0.150      23.915                          

 Setup time                                             -0.226      23.689                          

 Data required time                                                 23.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.689                          
 Data arrival time                                                   6.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.186                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.100
  Launch Clock Delay      :  3.490
  Clock Pessimism Removal :  -0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.412       3.490         _N3271           
 CLMA_21_883/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK

 CLMA_21_883/Q2                    tco                   0.158       3.648 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.087       3.735         i2c_config_m0/sda_padoen_o
 CLMA_21_883/B5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.735         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.490%), Route: 0.087ns(35.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.482       4.100         _N3271           
 CLMA_21_883/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.609       3.491                          
 clock uncertainty                                       0.000       3.491                          

 Hold time                                              -0.015       3.476                          

 Data required time                                                  3.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.476                          
 Data arrival time                                                   3.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_0/opit_0_inv/CLK
Endpoint    : i2c_config_m0/lut_index[0]/opit_0_inv_AQ_perm/I4
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.092
  Launch Clock Delay      :  3.482
  Clock Pessimism Removal :  -0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.404       3.482         _N3271           
 CLMA_27_840/CLK                                                           r       i2c_config_m0/state_0/opit_0_inv/CLK

 CLMA_27_840/Q1                    tco                   0.158       3.640 f       i2c_config_m0/state_0/opit_0_inv/Q
                                   net (fanout=13)       0.090       3.730         i2c_config_m0/state_0
 CLMS_27_841/A4                                                            f       i2c_config_m0/lut_index[0]/opit_0_inv_AQ_perm/I4

 Data arrival time                                                   3.730         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.710%), Route: 0.090ns(36.290%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.474       4.092         _N3271           
 CLMS_27_841/CLK                                                           r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.581       3.511                          
 clock uncertainty                                       0.000       3.511                          

 Hold time                                              -0.040       3.471                          

 Data required time                                                  3.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.471                          
 Data arrival time                                                   3.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.095
  Launch Clock Delay      :  3.485
  Clock Pessimism Removal :  -0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.407       3.485         _N3271           
 CLMS_27_859/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK

 CLMS_27_859/Q0                    tco                   0.158       3.643 f       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=16)       0.089       3.732         i2c_config_m0/i2c_master_top_m0/state [0]
 CLMS_27_859/D5                                                            f       i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.732         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.968%), Route: 0.089ns(36.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.477       4.095         _N3271           
 CLMS_27_859/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.609       3.486                          
 clock uncertainty                                       0.000       3.486                          

 Hold time                                              -0.015       3.471                          

 Data required time                                                  3.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.471                          
 Data arrival time                                                   3.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_max[38][8]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.888
  Launch Clock Delay      :  3.471
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.451       3.471         _N3274           
 CLMA_243_558/CLK                                                          r       vin_hs_d2/opit_0_inv/CLK

 CLMA_243_558/Q0                   tco                   0.203       3.674 r       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=67)       1.688       5.362         nt_vout_hs       
 CLMA_243_702/CR1                  td                    0.211       5.573 r       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5036)     2.712       8.285         u_Top_Project/u_algorithm_down/N1834
 CLMA_75_312/CR3                   td                    0.125       8.410 r       CLKROUTE_841/CR  
                                   net (fanout=1)        0.367       8.777         _N3245           
 CLMA_75_312/Y2                    td                    0.074       8.851 r       u_Top_Project/u_algorithm_left/N1482/LUT6_inst_perm/L6
                                   net (fanout=24)       1.070       9.921         u_Top_Project/u_algorithm_left/N1482
 CLMA_159_372/CE                                                           r       u_Top_Project/u_algorithm_left/RGB_hor_up_max[38][8]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   9.921         Logic Levels: 3  
                                                                                   Logic: 0.613ns(9.504%), Route: 5.837ns(90.496%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_875/CLKOUT
                                   net (fanout=1483)     0.374     502.888         _N3275           
 CLMA_159_372/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_max[38][8]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.377     503.265                          
 clock uncertainty                                      -0.050     503.215                          

 Setup time                                             -0.226     502.989                          

 Data required time                                                502.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.989                          
 Data arrival time                                                   9.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       493.068                          
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_max[38][10]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.888
  Launch Clock Delay      :  3.471
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.451       3.471         _N3274           
 CLMA_243_558/CLK                                                          r       vin_hs_d2/opit_0_inv/CLK

 CLMA_243_558/Q0                   tco                   0.203       3.674 r       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=67)       1.688       5.362         nt_vout_hs       
 CLMA_243_702/CR1                  td                    0.211       5.573 r       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5036)     2.712       8.285         u_Top_Project/u_algorithm_down/N1834
 CLMA_75_312/CR3                   td                    0.125       8.410 r       CLKROUTE_841/CR  
                                   net (fanout=1)        0.367       8.777         _N3245           
 CLMA_75_312/Y2                    td                    0.074       8.851 r       u_Top_Project/u_algorithm_left/N1482/LUT6_inst_perm/L6
                                   net (fanout=24)       1.070       9.921         u_Top_Project/u_algorithm_left/N1482
 CLMA_159_372/CE                                                           r       u_Top_Project/u_algorithm_left/RGB_hor_up_max[38][10]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   9.921         Logic Levels: 3  
                                                                                   Logic: 0.613ns(9.504%), Route: 5.837ns(90.496%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_875/CLKOUT
                                   net (fanout=1483)     0.374     502.888         _N3275           
 CLMA_159_372/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_max[38][10]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.377     503.265                          
 clock uncertainty                                      -0.050     503.215                          

 Setup time                                             -0.226     502.989                          

 Data required time                                                502.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.989                          
 Data arrival time                                                   9.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       493.068                          
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_max[38][12]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.471
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.451       3.471         _N3274           
 CLMA_243_558/CLK                                                          r       vin_hs_d2/opit_0_inv/CLK

 CLMA_243_558/Q0                   tco                   0.203       3.674 r       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=67)       1.688       5.362         nt_vout_hs       
 CLMA_243_702/CR1                  td                    0.211       5.573 r       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5036)     2.712       8.285         u_Top_Project/u_algorithm_down/N1834
 CLMA_75_312/CR3                   td                    0.125       8.410 r       CLKROUTE_841/CR  
                                   net (fanout=1)        0.367       8.777         _N3245           
 CLMA_75_312/Y2                    td                    0.074       8.851 r       u_Top_Project/u_algorithm_left/N1482/LUT6_inst_perm/L6
                                   net (fanout=24)       1.049       9.900         u_Top_Project/u_algorithm_left/N1482
 CLMA_183_354/CE                                                           r       u_Top_Project/u_algorithm_left/RGB_hor_up_max[38][12]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   9.900         Logic Levels: 3  
                                                                                   Logic: 0.613ns(9.535%), Route: 5.816ns(90.465%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_875/CLKOUT
                                   net (fanout=1483)     0.373     502.887         _N3275           
 CLMA_183_354/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_max[38][12]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.377     503.264                          
 clock uncertainty                                      -0.050     503.214                          

 Setup time                                             -0.226     502.988                          

 Data required time                                                502.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.988                          
 Data arrival time                                                   9.900                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       493.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.352
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  -0.477

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.361     502.875         _N3274           
 CLMS_225_499/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK

 CLMS_225_499/Q1                   tco                   0.159     503.034 f       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.140     503.174         u_Top_Project/u_algorithm_right/count_ver [1]
 CLMS_225_499/B3                                                           f       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 503.174         Logic Levels: 0  
                                                                                   Logic: 0.159ns(53.177%), Route: 0.140ns(46.823%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.430     503.352         _N3274           
 CLMS_225_499/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.477     502.875                          
 clock uncertainty                                       0.000     502.875                          

 Hold time                                              -0.042     502.833                          

 Data required time                                                502.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.833                          
 Data arrival time                                                 503.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][40]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][39]/opit_0/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.464
  Launch Clock Delay      :  2.971
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515       2.352         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.374       2.971         _N3272           
 CLMA_267_714/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][40]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_267_714/CR3                  tco                   0.172       3.143 f       u_CORES/u_debug_core_0/data_pipe[4][40]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.242       3.385         u_CORES/u_debug_core_0/data_pipe[4] [39]
 CLMA_261_702/M3                                                           f       u_CORES/u_debug_core_0/DATA_ff[0][39]/opit_0/D

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.172ns(41.546%), Route: 0.242ns(58.454%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.444       3.464         _N3272           
 CLMA_261_702/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][39]/opit_0/CLK
 clock pessimism                                        -0.464       3.000                          
 clock uncertainty                                       0.000       3.000                          

 Hold time                                               0.043       3.043                          

 Data required time                                                  3.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.043                          
 Data arrival time                                                   3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.458
  Launch Clock Delay      :  2.967
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515       2.352         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.370       2.967         _N3272           
 CLMA_261_726/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv/CLK

 CLMA_261_726/Q3                   tco                   0.158       3.125 f       u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv/Q
                                   net (fanout=2)        0.260       3.385         u_CORES/u_debug_core_0/TRIG0_ff[1] [7]
 CLMA_267_744/M3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/D

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.799%), Route: 0.260ns(62.201%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.438       3.458         _N3272           
 CLMA_267_744/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/CLK
 clock pessimism                                        -0.464       2.994                          
 clock uncertainty                                       0.000       2.994                          

 Hold time                                               0.044       3.038                          

 Data required time                                                  3.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.038                          
 Data arrival time                                                   3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  4.018
  Clock Pessimism Removal :  0.834

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.527       2.527         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.695 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.297         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.584 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.434       4.018         _N3267           
 CLMA_219_720/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK

 CLMA_219_720/Q0                   tco                   0.203       4.221 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.648       4.869         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_231_702/D2                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   4.869         Logic Levels: 0  
                                                                                   Logic: 0.203ns(23.854%), Route: 0.648ns(76.146%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.847      26.847         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.990 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      27.505         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      27.750 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.363      28.113         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.834      28.947                          
 clock uncertainty                                      -0.050      28.897                          

 Setup time                                             -0.233      28.664                          

 Data required time                                                 28.664                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.664                          
 Data arrival time                                                   4.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.795                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  4.018
  Clock Pessimism Removal :  0.834

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.527       2.527         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.695 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.297         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.584 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.434       4.018         _N3267           
 CLMA_219_720/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_219_720/Q1                   tco                   0.203       4.221 r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.573       4.794         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_231_702/D0                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   4.794         Logic Levels: 0  
                                                                                   Logic: 0.203ns(26.160%), Route: 0.573ns(73.840%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.847      26.847         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.990 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      27.505         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      27.750 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.363      28.113         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.834      28.947                          
 clock uncertainty                                      -0.050      28.897                          

 Setup time                                             -0.266      28.631                          

 Data required time                                                 28.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.631                          
 Data arrival time                                                   4.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  4.018
  Clock Pessimism Removal :  0.834

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.527       2.527         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.695 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.297         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.584 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.434       4.018         _N3267           
 CLMA_219_720/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_219_720/CR1                  tco                   0.251       4.269 r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.572       4.841         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_231_702/A3                                                           r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3

 Data arrival time                                                   4.841         Logic Levels: 0  
                                                                                   Logic: 0.251ns(30.498%), Route: 0.572ns(69.502%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.847      26.847         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.990 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      27.505         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      27.750 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.363      28.113         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.834      28.947                          
 clock uncertainty                                      -0.050      28.897                          

 Setup time                                             -0.166      28.731                          

 Data required time                                                 28.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.731                          
 Data arrival time                                                   4.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.890                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.019
  Launch Clock Delay      :  3.243
  Clock Pessimism Removal :  -0.775

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.975       1.975         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.118 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.633         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245       2.878 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.365       3.243         _N3267           
 CLMA_225_720/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK

 CLMA_225_720/CR0                  tco                   0.173       3.416 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/Q
                                   net (fanout=3)        0.140       3.556         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [2]
 CLMA_225_720/B4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.556         Logic Levels: 0  
                                                                                   Logic: 0.173ns(55.272%), Route: 0.140ns(44.728%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.527       2.527         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.695 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.297         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.584 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.435       4.019         _N3267           
 CLMA_225_720/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.775       3.244                          
 clock uncertainty                                       0.000       3.244                          

 Hold time                                              -0.036       3.208                          

 Data required time                                                  3.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.208                          
 Data arrival time                                                   3.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.023
  Launch Clock Delay      :  3.247
  Clock Pessimism Removal :  -0.775

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.975       1.975         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.118 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.633         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245       2.878 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.369       3.247         _N3267           
 CLMA_231_703/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK

 CLMA_231_703/CR0                  tco                   0.173       3.420 f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.140       3.560         u_CORES/u_jtag_hub/shift_data [1]
 CLMA_231_703/B3                                                           f       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L6Q_perm/I3

 Data arrival time                                                   3.560         Logic Levels: 0  
                                                                                   Logic: 0.173ns(55.272%), Route: 0.140ns(44.728%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.527       2.527         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.695 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.297         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.584 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.439       4.023         _N3267           
 CLMA_231_703/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.775       3.248                          
 clock uncertainty                                       0.000       3.248                          

 Hold time                                              -0.043       3.205                          

 Data required time                                                  3.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.205                          
 Data arrival time                                                   3.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.023
  Launch Clock Delay      :  3.247
  Clock Pessimism Removal :  -0.775

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.975       1.975         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.118 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.633         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245       2.878 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.369       3.247         _N3267           
 CLMA_249_720/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_249_720/CR0                  tco                   0.173       3.420 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=3)        0.144       3.564         u_CORES/u_debug_core_0/ram_radr [6]
 CLMA_249_720/C4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.564         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.574%), Route: 0.144ns(45.426%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.527       2.527         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.695 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.297         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.584 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.439       4.023         _N3267           
 CLMA_249_720/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.775       3.248                          
 clock uncertainty                                       0.000       3.248                          

 Hold time                                              -0.040       3.208                          

 Data required time                                                  3.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.208                          
 Data arrival time                                                   3.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.445  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.247
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.307      26.307         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.475 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.077         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287      27.364 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.438      27.802         _N3266           
 CLMS_225_703/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_225_703/Q0                   tco                   0.203      28.005 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.597      28.602         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_243_702/Y0                   td                    0.096      28.698 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.723      29.421         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_249_733/Y1                   td                    0.108      29.529 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.372      29.901         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_249_745/Y1                   td                    0.108      30.009 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.286      30.295         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_744/Y2                   td                    0.074      30.369 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.373      30.742         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_261_732/A3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  30.742         Logic Levels: 4  
                                                                                   Logic: 0.589ns(20.034%), Route: 2.351ns(79.966%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.975      51.975         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.118 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      52.633         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      52.878 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.369      53.247         _N3267           
 CLMA_261_732/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.247                          
 clock uncertainty                                      -0.050      53.197                          

 Setup time                                             -0.150      53.047                          

 Data required time                                                 53.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.047                          
 Data arrival time                                                  30.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.444  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.246
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.307      26.307         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.475 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.077         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287      27.364 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.438      27.802         _N3266           
 CLMS_225_703/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_225_703/Q0                   tco                   0.203      28.005 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.597      28.602         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_243_702/Y0                   td                    0.096      28.698 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.723      29.421         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_249_733/Y1                   td                    0.108      29.529 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.372      29.901         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_249_745/Y1                   td                    0.108      30.009 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.286      30.295         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_744/Y2                   td                    0.074      30.369 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.271      30.640         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_261_738/C2                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                  30.640         Logic Levels: 4  
                                                                                   Logic: 0.589ns(20.754%), Route: 2.249ns(79.246%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.975      51.975         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.118 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      52.633         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      52.878 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.368      53.246         _N3267           
 CLMA_261_738/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.246                          
 clock uncertainty                                      -0.050      53.196                          

 Setup time                                             -0.223      52.973                          

 Data required time                                                 52.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.973                          
 Data arrival time                                                  30.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6QL5_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.445  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.247
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.307      26.307         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.475 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.077         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287      27.364 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.438      27.802         _N3266           
 CLMS_225_703/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_225_703/Q0                   tco                   0.203      28.005 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.597      28.602         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_243_702/Y0                   td                    0.096      28.698 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.723      29.421         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_249_733/Y1                   td                    0.108      29.529 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.372      29.901         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_249_745/Y1                   td                    0.108      30.009 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.286      30.295         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_744/Y2                   td                    0.074      30.369 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.373      30.742         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_261_732/C5                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6QL5_perm/I5

 Data arrival time                                                  30.742         Logic Levels: 4  
                                                                                   Logic: 0.589ns(20.034%), Route: 2.351ns(79.966%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.975      51.975         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.118 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      52.633         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      52.878 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.369      53.247         _N3267           
 CLMA_261_732/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6QL5_perm/CLK
 clock pessimism                                         0.000      53.247                          
 clock uncertainty                                      -0.050      53.197                          

 Setup time                                             -0.118      53.079                          

 Data required time                                                 53.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.079                          
 Data arrival time                                                  30.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.786  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.025
  Launch Clock Delay      :  2.239
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.968      25.968         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.111 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.626         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245      26.871 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.368      27.239         _N3266           
 CLMA_231_708/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_231_708/Q0                   tco                   0.158      27.397 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.248      27.645         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_231_691/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.645         Logic Levels: 0  
                                                                                   Logic: 0.158ns(38.916%), Route: 0.248ns(61.084%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.527       2.527         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.695 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.297         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.584 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.441       4.025         _N3267           
 CLMA_231_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.025                          
 clock uncertainty                                       0.050       4.075                          

 Hold time                                               0.043       4.118                          

 Data required time                                                  4.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.118                          
 Data arrival time                                                  27.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.779  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  2.243
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.968      25.968         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.111 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.626         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245      26.871 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.372      27.243         _N3266           
 CLMA_243_702/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_243_702/Q3                   tco                   0.158      27.401 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.252      27.653         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_243_721/C5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.653         Logic Levels: 0  
                                                                                   Logic: 0.158ns(38.537%), Route: 0.252ns(61.463%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.527       2.527         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.695 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.297         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.584 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.438       4.022         _N3267           
 CLMS_243_721/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.050       4.072                          

 Hold time                                              -0.020       4.052                          

 Data required time                                                  4.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.052                          
 Data arrival time                                                  27.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.783  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  2.239
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.968      25.968         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.111 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.626         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245      26.871 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.368      27.239         _N3266           
 CLMS_225_703/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_225_703/Q3                   tco                   0.158      27.397 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.284      27.681         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_243_721/B5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.681         Logic Levels: 0  
                                                                                   Logic: 0.158ns(35.747%), Route: 0.284ns(64.253%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.527       2.527         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.695 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.297         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.584 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.438       4.022         _N3267           
 CLMS_243_721/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.050       4.072                          

 Hold time                                              -0.015       4.057                          

 Data required time                                                  4.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.057                          
 Data arrival time                                                  27.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.774  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.243
  Launch Clock Delay      :  4.017
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.528      77.528         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.696 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      78.298         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287      78.585 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.432      79.017         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_231_702/Q0                   tco                   0.204      79.221 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=2)        0.723      79.944         u_CORES/id_o [3] 
 CLMA_243_702/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  79.944         Logic Levels: 0  
                                                                                   Logic: 0.204ns(22.006%), Route: 0.723ns(77.994%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.968     125.968         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.111 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.626         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245     126.871 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.372     127.243         _N3266           
 CLMA_243_702/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.243                          
 clock uncertainty                                      -0.050     127.193                          

 Setup time                                             -0.136     127.057                          

 Data required time                                                127.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.057                          
 Data arrival time                                                  79.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.778  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.239
  Launch Clock Delay      :  4.017
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.528      77.528         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.696 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      78.298         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287      78.585 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.432      79.017         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_702/Q3                   tco                   0.204      79.221 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.523      79.744         u_CORES/conf_sel [0]
 CLMA_231_708/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  79.744         Logic Levels: 0  
                                                                                   Logic: 0.204ns(28.061%), Route: 0.523ns(71.939%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.968     125.968         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.111 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.626         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245     126.871 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.368     127.239         _N3266           
 CLMA_231_708/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.239                          
 clock uncertainty                                      -0.050     127.189                          

 Setup time                                             -0.226     126.963                          

 Data required time                                                126.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.963                          
 Data arrival time                                                  79.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.778  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.239
  Launch Clock Delay      :  4.017
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.528      77.528         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.696 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      78.298         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287      78.585 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.432      79.017         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_231_702/CR0                  tco                   0.227      79.244 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        0.526      79.770         u_CORES/id_o [2] 
 CLMS_225_703/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  79.770         Logic Levels: 0  
                                                                                   Logic: 0.227ns(30.146%), Route: 0.526ns(69.854%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.968     125.968         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.111 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.626         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245     126.871 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.368     127.239         _N3266           
 CLMS_225_703/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.239                          
 clock uncertainty                                      -0.050     127.189                          

 Setup time                                             -0.136     127.053                          

 Data required time                                                127.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.053                          
 Data arrival time                                                  79.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.802
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.847     126.847         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.990 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     127.505         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245     127.750 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.363     128.113         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_231_702/CR1                  tco                   0.175     128.288 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.160     128.448         u_CORES/id_o [0] 
 CLMS_225_703/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 128.448         Logic Levels: 0  
                                                                                   Logic: 0.175ns(52.239%), Route: 0.160ns(47.761%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.307     126.307         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.475 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.077         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287     127.364 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.438     127.802         _N3266           
 CLMS_225_703/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.802                          
 clock uncertainty                                       0.050     127.852                          

 Hold time                                               0.043     127.895                          

 Data required time                                                127.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.895                          
 Data arrival time                                                 128.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.553                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.805
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.847     126.847         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.990 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     127.505         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245     127.750 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.363     128.113         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_231_702/CR1                  tco                   0.175     128.288 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.182     128.470         u_CORES/id_o [0] 
 CLMA_243_702/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.470         Logic Levels: 0  
                                                                                   Logic: 0.175ns(49.020%), Route: 0.182ns(50.980%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.307     126.307         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.475 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.077         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287     127.364 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.441     127.805         _N3266           
 CLMA_243_702/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.805                          
 clock uncertainty                                       0.050     127.855                          

 Hold time                                               0.043     127.898                          

 Data required time                                                127.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.898                          
 Data arrival time                                                 128.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.804
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.847     126.847         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.990 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     127.505         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245     127.750 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.363     128.113         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_231_702/Q2                   tco                   0.159     128.272 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.160     128.432         u_CORES/id_o [1] 
 CLMA_231_696/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.432         Logic Levels: 0  
                                                                                   Logic: 0.159ns(49.843%), Route: 0.160ns(50.157%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.307     126.307         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.475 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.077         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287     127.364 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.440     127.804         _N3266           
 CLMA_231_696/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.804                          
 clock uncertainty                                       0.050     127.854                          

 Hold time                                              -0.049     127.805                          

 Data required time                                                127.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.805                          
 Data arrival time                                                 128.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.627                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/RGB_data[2]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.901  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.025
  Launch Clock Delay      :  4.100
  Clock Pessimism Removal :  0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.482       4.100         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.185       4.285 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     3.380       7.665         sys_rst_n        
 CLMA_201_402/RSCO                 td                    0.094       7.759 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[18][17]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       7.759         _N81             
 CLMA_201_408/RSCO                 td                    0.075       7.834 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[6]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       7.834         _N80             
 CLMA_201_414/RSCO                 td                    0.075       7.909 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       7.909         _N79             
 CLMA_201_420/RSCO                 td                    0.075       7.984 r       u_Top_Project/u_Left_Down_FIFO_control/count_RGB[2]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       7.984         _N78             
 CLMA_201_426/RSCO                 td                    0.075       8.059 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_LUT6DQL5_perm/RSCO
                                   net (fanout=1)        0.000       8.059         _N77             
 CLMA_201_432/RSCO                 td                    0.075       8.134 r       u_Top_Project/u_Left_Down_FIFO_control/count_RGB[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       8.134         _N76             
 CLMA_201_438/RSCO                 td                    0.075       8.209 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[17]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       8.209         _N75             
 CLMA_201_444/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[2]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   8.209         Logic Levels: 7  
                                                                                   Logic: 0.729ns(17.742%), Route: 3.380ns(82.258%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       7.419         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.361       8.025         _N3268           
 CLMA_201_444/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[2]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                         0.174       8.199                          
 clock uncertainty                                      -0.050       8.149                          

 Recovery time                                          -0.226       7.923                          

 Data required time                                                  7.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.923                          
 Data arrival time                                                   8.209                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.286                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/RGB_data[17]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.900  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.026
  Launch Clock Delay      :  4.100
  Clock Pessimism Removal :  0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.482       4.100         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.185       4.285 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     3.380       7.665         sys_rst_n        
 CLMA_201_402/RSCO                 td                    0.094       7.759 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[18][17]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       7.759         _N81             
 CLMA_201_408/RSCO                 td                    0.075       7.834 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[6]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       7.834         _N80             
 CLMA_201_414/RSCO                 td                    0.075       7.909 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       7.909         _N79             
 CLMA_201_420/RSCO                 td                    0.075       7.984 r       u_Top_Project/u_Left_Down_FIFO_control/count_RGB[2]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       7.984         _N78             
 CLMA_201_426/RSCO                 td                    0.075       8.059 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_LUT6DQL5_perm/RSCO
                                   net (fanout=1)        0.000       8.059         _N77             
 CLMA_201_432/RSCO                 td                    0.075       8.134 r       u_Top_Project/u_Left_Down_FIFO_control/count_RGB[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       8.134         _N76             
 CLMA_201_438/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[17]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   8.134         Logic Levels: 6  
                                                                                   Logic: 0.654ns(16.212%), Route: 3.380ns(83.788%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       7.419         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.362       8.026         _N3268           
 CLMA_201_438/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[17]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                         0.174       8.200                          
 clock uncertainty                                      -0.050       8.150                          

 Recovery time                                          -0.226       7.924                          

 Data required time                                                  7.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.924                          
 Data arrival time                                                   8.134                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.210                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/count_RGB[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.899  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.027
  Launch Clock Delay      :  4.100
  Clock Pessimism Removal :  0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.482       4.100         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.185       4.285 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     3.380       7.665         sys_rst_n        
 CLMA_201_402/RSCO                 td                    0.094       7.759 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[18][17]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       7.759         _N81             
 CLMA_201_408/RSCO                 td                    0.075       7.834 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[6]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       7.834         _N80             
 CLMA_201_414/RSCO                 td                    0.075       7.909 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       7.909         _N79             
 CLMA_201_420/RSCO                 td                    0.075       7.984 r       u_Top_Project/u_Left_Down_FIFO_control/count_RGB[2]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       7.984         _N78             
 CLMA_201_426/RSCO                 td                    0.075       8.059 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_LUT6DQL5_perm/RSCO
                                   net (fanout=1)        0.000       8.059         _N77             
 CLMA_201_432/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/count_RGB[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.059         Logic Levels: 5  
                                                                                   Logic: 0.579ns(14.625%), Route: 3.380ns(85.375%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       7.419         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.363       8.027         _N3268           
 CLMA_201_432/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/count_RGB[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.174       8.201                          
 clock uncertainty                                      -0.050       8.151                          

 Recovery time                                          -0.226       7.925                          

 Data required time                                                  7.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.925                          
 Data arrival time                                                   8.059                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.134                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[15]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.566
  Launch Clock Delay      :  3.490
  Clock Pessimism Removal :  -0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.412       3.490         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.158       3.648 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     1.832       5.480         sys_rst_n        
 CLMA_273_594/RS                                                           f       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[15]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   5.480         Logic Levels: 0  
                                                                                   Logic: 0.158ns(7.940%), Route: 1.832ns(92.060%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.462       3.566         _N3269           
 CLMA_273_594/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[15]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.174       3.392                          
 clock uncertainty                                       0.050       3.442                          

 Removal time                                           -0.064       3.378                          

 Data required time                                                  3.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.378                          
 Data arrival time                                                   5.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.102                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[17]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.566
  Launch Clock Delay      :  3.490
  Clock Pessimism Removal :  -0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.412       3.490         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.158       3.648 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     1.832       5.480         sys_rst_n        
 CLMA_273_595/RS                                                           f       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[17]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   5.480         Logic Levels: 0  
                                                                                   Logic: 0.158ns(7.940%), Route: 1.832ns(92.060%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.462       3.566         _N3269           
 CLMA_273_595/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[17]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.174       3.392                          
 clock uncertainty                                       0.050       3.442                          

 Removal time                                           -0.064       3.378                          

 Data required time                                                  3.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.378                          
 Data arrival time                                                   5.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.102                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[1]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.562
  Launch Clock Delay      :  3.490
  Clock Pessimism Removal :  -0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.412       3.490         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.158       3.648 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     1.853       5.501         sys_rst_n        
 CLMA_249_594/RS                                                           f       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[1]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   5.501         Logic Levels: 0  
                                                                                   Logic: 0.158ns(7.857%), Route: 1.853ns(92.143%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.458       3.562         _N3269           
 CLMA_249_594/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[1]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.174       3.388                          
 clock uncertainty                                       0.050       3.438                          

 Removal time                                           -0.064       3.374                          

 Data required time                                                  3.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.374                          
 Data arrival time                                                   5.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.028
  Launch Clock Delay      :  3.540
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.436       3.540         _N3268           
 CLMA_195_420/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_195_420/CR2                  tco                   0.249       3.789 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=15)       1.131       4.920         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_183_444/RS                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   4.920         Logic Levels: 0  
                                                                                   Logic: 0.249ns(18.043%), Route: 1.131ns(81.957%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       7.419         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.364       8.028         _N3268           
 CLMA_183_444/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                         0.440       8.468                          
 clock uncertainty                                      -0.050       8.418                          

 Recovery time                                          -0.226       8.192                          

 Data required time                                                  8.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.192                          
 Data arrival time                                                   4.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[4]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.025
  Launch Clock Delay      :  3.540
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.436       3.540         _N3268           
 CLMA_195_420/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_195_420/CR2                  tco                   0.249       3.789 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=15)       1.030       4.819         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_195_451/RS                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[4]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   4.819         Logic Levels: 0  
                                                                                   Logic: 0.249ns(19.468%), Route: 1.030ns(80.532%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       7.419         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.361       8.025         _N3268           
 CLMA_195_451/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[4]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.481       8.506                          
 clock uncertainty                                      -0.050       8.456                          

 Recovery time                                          -0.226       8.230                          

 Data required time                                                  8.230                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.230                          
 Data arrival time                                                   4.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.028
  Launch Clock Delay      :  3.540
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.436       3.540         _N3268           
 CLMA_195_420/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_195_420/CR2                  tco                   0.202       3.742 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=15)       0.978       4.720         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_195_426/RSCO                 td                    0.094       4.814 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.814         _N65             
 CLMA_195_432/RSCI                                                         r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.814         Logic Levels: 1  
                                                                                   Logic: 0.296ns(23.234%), Route: 0.978ns(76.766%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       7.419         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.364       8.028         _N3268           
 CLMA_195_432/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.481       8.509                          
 clock uncertainty                                      -0.050       8.459                          

 Recovery time                                          -0.226       8.233                          

 Data required time                                                  8.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.233                          
 Data arrival time                                                   4.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.559
  Launch Clock Delay      :  3.047
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       2.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.383       3.047         _N3269           
 CLMA_261_552/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_552/CR2                  tco                   0.173       3.220 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=15)       0.236       3.456         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMS_267_559/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.456         Logic Levels: 0  
                                                                                   Logic: 0.173ns(42.298%), Route: 0.236ns(57.702%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.455       3.559         _N3269           
 CLMS_267_559/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.481       3.078                          
 clock uncertainty                                       0.000       3.078                          

 Removal time                                           -0.064       3.014                          

 Data required time                                                  3.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.014                          
 Data arrival time                                                   3.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.559
  Launch Clock Delay      :  3.047
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       2.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.383       3.047         _N3269           
 CLMA_261_552/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_552/CR2                  tco                   0.173       3.220 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=15)       0.236       3.456         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMS_267_559/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.456         Logic Levels: 0  
                                                                                   Logic: 0.173ns(42.298%), Route: 0.236ns(57.702%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.455       3.559         _N3269           
 CLMS_267_559/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.481       3.078                          
 clock uncertainty                                       0.000       3.078                          

 Removal time                                           -0.064       3.014                          

 Data required time                                                  3.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.014                          
 Data arrival time                                                   3.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[6]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.559
  Launch Clock Delay      :  3.047
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515       2.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.383       3.047         _N3269           
 CLMA_261_552/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_552/CR2                  tco                   0.173       3.220 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=15)       0.236       3.456         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMS_267_559/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[6]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.456         Logic Levels: 0  
                                                                                   Logic: 0.173ns(42.298%), Route: 0.236ns(57.702%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.455       3.559         _N3269           
 CLMS_267_559/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.481       3.078                          
 clock uncertainty                                       0.000       3.078                          

 Removal time                                           -0.064       3.014                          

 Data required time                                                  3.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.014                          
 Data arrival time                                                   3.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.442                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  4.100
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.482       4.100         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.185       4.285 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     0.882       5.167         sys_rst_n        
 CLMS_27_841/RSCO                  td                    0.094       5.261 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.261         _N33             
 CLMS_27_847/RSCO                  td                    0.075       5.336 r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       5.336         _N32             
 CLMS_27_853/RSCO                  td                    0.075       5.411 r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=3)        0.000       5.411         _N31             
 CLMS_27_859/RSCO                  td                    0.075       5.486 r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.486         _N30             
 CLMS_27_865/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.486         Logic Levels: 4  
                                                                                   Logic: 0.504ns(36.364%), Route: 0.882ns(63.636%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.408      23.486         _N3271           
 CLMS_27_865/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.581      24.067                          
 clock uncertainty                                      -0.150      23.917                          

 Recovery time                                          -0.226      23.691                          

 Data required time                                                 23.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.691                          
 Data arrival time                                                   5.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.205                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  4.100
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.482       4.100         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.185       4.285 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     0.882       5.167         sys_rst_n        
 CLMS_27_841/RSCO                  td                    0.094       5.261 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.261         _N33             
 CLMS_27_847/RSCO                  td                    0.075       5.336 r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       5.336         _N32             
 CLMS_27_853/RSCO                  td                    0.075       5.411 r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=3)        0.000       5.411         _N31             
 CLMS_27_859/RSCO                  td                    0.075       5.486 r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.486         _N30             
 CLMS_27_865/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.486         Logic Levels: 4  
                                                                                   Logic: 0.504ns(36.364%), Route: 0.882ns(63.636%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.408      23.486         _N3271           
 CLMS_27_865/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.581      24.067                          
 clock uncertainty                                      -0.150      23.917                          

 Recovery time                                          -0.226      23.691                          

 Data required time                                                 23.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.691                          
 Data arrival time                                                   5.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.205                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/stop/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  4.100
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.482       4.100         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.185       4.285 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     0.882       5.167         sys_rst_n        
 CLMS_27_841/RSCO                  td                    0.094       5.261 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.261         _N33             
 CLMS_27_847/RSCO                  td                    0.075       5.336 r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       5.336         _N32             
 CLMS_27_853/RSCO                  td                    0.075       5.411 r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=3)        0.000       5.411         _N31             
 CLMS_27_859/RSCO                  td                    0.075       5.486 r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.486         _N30             
 CLMS_27_865/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/stop/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.486         Logic Levels: 4  
                                                                                   Logic: 0.504ns(36.364%), Route: 0.882ns(63.636%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.408      23.486         _N3271           
 CLMS_27_865/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/stop/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.581      24.067                          
 clock uncertainty                                      -0.150      23.917                          

 Recovery time                                          -0.226      23.691                          

 Data required time                                                 23.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.691                          
 Data arrival time                                                   5.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.205                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.097
  Launch Clock Delay      :  3.490
  Clock Pessimism Removal :  -0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.412       3.490         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.158       3.648 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     0.324       3.972         sys_rst_n        
 CLMA_27_870/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.972         Logic Levels: 0  
                                                                                   Logic: 0.158ns(32.780%), Route: 0.324ns(67.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.479       4.097         _N3271           
 CLMA_27_870/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.581       3.516                          
 clock uncertainty                                       0.000       3.516                          

 Removal time                                           -0.064       3.452                          

 Data required time                                                  3.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.452                          
 Data arrival time                                                   3.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.520                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.095
  Launch Clock Delay      :  3.490
  Clock Pessimism Removal :  -0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.412       3.490         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.158       3.648 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     0.376       4.024         sys_rst_n        
 CLMA_21_853/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.024         Logic Levels: 0  
                                                                                   Logic: 0.158ns(29.588%), Route: 0.376ns(70.412%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.477       4.095         _N3271           
 CLMA_21_853/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.540       3.555                          
 clock uncertainty                                       0.000       3.555                          

 Removal time                                           -0.064       3.491                          

 Data required time                                                  3.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.491                          
 Data arrival time                                                   4.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.098
  Launch Clock Delay      :  3.490
  Clock Pessimism Removal :  -0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.412       3.490         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.158       3.648 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     0.342       3.990         sys_rst_n        
 CLMS_27_877/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.990         Logic Levels: 0  
                                                                                   Logic: 0.158ns(31.600%), Route: 0.342ns(68.400%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.480       4.098         _N3271           
 CLMS_27_877/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.581       3.517                          
 clock uncertainty                                       0.000       3.517                          

 Removal time                                           -0.064       3.453                          

 Data required time                                                  3.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.453                          
 Data arrival time                                                   3.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.955
  Launch Clock Delay      :  3.475
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_515/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_874/CLKOUT
                                   net (fanout=2432)     0.455       3.475         _N3273           
 CLMA_165_648/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_165_648/Q3                   tco                   0.185       3.660 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      1.548       5.208         u_CORES/u_debug_core_0/resetn
 CLMS_285_715/RSCO                 td                    0.094       5.302 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.302         _N2305           
 CLMS_285_721/RSCO                 td                    0.075       5.377 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=3)        0.000       5.377         _N2304           
 CLMS_285_727/RSCO                 td                    0.075       5.452 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.452         _N2303           
 CLMS_285_733/RSCO                 td                    0.075       5.527 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.527         _N2302           
 CLMS_285_739/RSCO                 td                    0.075       5.602 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[69]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.602         _N2301           
 CLMS_285_745/RSCO                 td                    0.075       5.677 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[31]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       5.677         _N2300           
 CLMS_285_751/RSCO                 td                    0.075       5.752 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[28]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.752         _N2299           
 CLMS_285_757/RSCO                 td                    0.075       5.827 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[81]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.827         _N2298           
 CLMS_285_769/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/RS

 Data arrival time                                                   5.827         Logic Levels: 8  
                                                                                   Logic: 0.804ns(34.184%), Route: 1.548ns(65.816%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515    1002.352         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.358    1002.955         _N3272           
 CLMS_285_769/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.249                          
 clock uncertainty                                      -0.050    1003.199                          

 Recovery time                                          -0.226    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   5.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.959
  Launch Clock Delay      :  3.475
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_515/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_874/CLKOUT
                                   net (fanout=2432)     0.455       3.475         _N3273           
 CLMA_165_648/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_165_648/Q3                   tco                   0.185       3.660 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      1.751       5.411         u_CORES/u_debug_core_0/resetn
 CLMS_243_733/RSCO                 td                    0.094       5.505 r       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.505         _N2331           
 CLMS_243_739/RSCO                 td                    0.075       5.580 r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=5)        0.000       5.580         _N2330           
 CLMS_243_745/RSCO                 td                    0.075       5.655 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.655         _N2329           
 CLMS_243_751/RSCO                 td                    0.075       5.730 r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.730         _N2328           
 CLMS_243_757/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   5.730         Logic Levels: 4  
                                                                                   Logic: 0.504ns(22.350%), Route: 1.751ns(77.650%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515    1002.352         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.362    1002.959         _N3272           
 CLMS_243_757/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.294    1003.253                          
 clock uncertainty                                      -0.050    1003.203                          

 Recovery time                                          -0.226    1002.977                          

 Data required time                                               1002.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.977                          
 Data arrival time                                                   5.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.959
  Launch Clock Delay      :  3.475
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_515/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_874/CLKOUT
                                   net (fanout=2432)     0.455       3.475         _N3273           
 CLMA_165_648/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_165_648/Q3                   tco                   0.185       3.660 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      1.751       5.411         u_CORES/u_debug_core_0/resetn
 CLMS_243_733/RSCO                 td                    0.094       5.505 r       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.505         _N2331           
 CLMS_243_739/RSCO                 td                    0.075       5.580 r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=5)        0.000       5.580         _N2330           
 CLMS_243_745/RSCO                 td                    0.075       5.655 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.655         _N2329           
 CLMS_243_751/RSCO                 td                    0.075       5.730 r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.730         _N2328           
 CLMS_243_757/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   5.730         Logic Levels: 4  
                                                                                   Logic: 0.504ns(22.350%), Route: 1.751ns(77.650%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515    1002.352         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.362    1002.959         _N3272           
 CLMS_243_757/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.294    1003.253                          
 clock uncertainty                                      -0.050    1003.203                          

 Recovery time                                          -0.226    1002.977                          

 Data required time                                               1002.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.977                          
 Data arrival time                                                   5.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/GetMax_uuuu/max_RGB[0]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.354
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  -0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.361     502.875         _N3274           
 CLMA_231_493/CLK                                                          f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_231_493/Q1                   tco                   0.159     503.034 f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=73)       0.242     503.276         u_Top_Project/u_algorithm_right/resetn_GetMax
 CLMS_243_493/RS                                                           f       u_Top_Project/u_algorithm_right/GetMax_uuuu/max_RGB[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.276         Logic Levels: 0  
                                                                                   Logic: 0.159ns(39.651%), Route: 0.242ns(60.349%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.432     503.354         _N3274           
 CLMS_243_493/CLK                                                          f       u_Top_Project/u_algorithm_right/GetMax_uuuu/max_RGB[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.408     502.946                          
 clock uncertainty                                       0.000     502.946                          

 Removal time                                           -0.063     502.883                          

 Data required time                                                502.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.883                          
 Data arrival time                                                 503.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.393                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/GetMax_uuuu/max_RGB[11]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.354
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  -0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.361     502.875         _N3274           
 CLMA_231_493/CLK                                                          f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_231_493/Q1                   tco                   0.159     503.034 f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=73)       0.242     503.276         u_Top_Project/u_algorithm_right/resetn_GetMax
 CLMS_243_493/RS                                                           f       u_Top_Project/u_algorithm_right/GetMax_uuuu/max_RGB[11]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.276         Logic Levels: 0  
                                                                                   Logic: 0.159ns(39.651%), Route: 0.242ns(60.349%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.432     503.354         _N3274           
 CLMS_243_493/CLK                                                          f       u_Top_Project/u_algorithm_right/GetMax_uuuu/max_RGB[11]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.408     502.946                          
 clock uncertainty                                       0.000     502.946                          

 Removal time                                           -0.063     502.883                          

 Data required time                                                502.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.883                          
 Data arrival time                                                 503.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.393                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/GetMax_uuuu/max_RGB[12]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.354
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  -0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.361     502.875         _N3274           
 CLMA_231_493/CLK                                                          f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_231_493/Q1                   tco                   0.159     503.034 f       u_Top_Project/u_algorithm_right/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=73)       0.242     503.276         u_Top_Project/u_algorithm_right/resetn_GetMax
 CLMS_243_493/RS                                                           f       u_Top_Project/u_algorithm_right/GetMax_uuuu/max_RGB[12]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.276         Logic Levels: 0  
                                                                                   Logic: 0.159ns(39.651%), Route: 0.242ns(60.349%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.432     503.354         _N3274           
 CLMS_243_493/CLK                                                          f       u_Top_Project/u_algorithm_right/GetMax_uuuu/max_RGB[12]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.408     502.946                          
 clock uncertainty                                       0.000     502.946                          

 Removal time                                           -0.063     502.883                          

 Data required time                                                502.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.883                          
 Data arrival time                                                 503.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.393                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws_B (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.458       3.562         _N3269           
 CLMA_273_570/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_273_570/Q2                   tco                   0.203       3.765 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.780       4.545         u_Top_Project/u_RGB_control_Top_B/ws_Send_24Bit
 CLMA_249_516/Y1                   td                    0.224       4.769 r       u_Top_Project/u_RGB_control_Top_B/current_state_2/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        2.608       7.377         nt_ws_B          
 IOLHR_16_258/DO_P                 td                    1.172       8.549 r       ws_B_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       8.549         ws_B_obuf/ntO    
 IOBD_0_258/PAD                    td                    2.410      10.959 r       ws_B_obuf/opit_0/O
                                   net (fanout=1)        0.116      11.075         ws_B             
 W25                                                                       r       ws_B (port)      

 Data arrival time                                                  11.075         Logic Levels: 3  
                                                                                   Logic: 4.009ns(53.361%), Route: 3.504ns(46.639%)
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : ws (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       2.817         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.436       3.540         _N3268           
 CLMA_195_420/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_195_420/CR2                  tco                   0.249       3.789 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=15)       0.755       4.544         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_195_445/Y0                   td                    0.229       4.773 r       u_Top_Project/u_RGB_control_Top_A/current_state_2/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        2.039       6.812         nt_ws            
 IOLHR_16_282/DO_P                 td                    1.172       7.984 r       ws_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       7.984         ws_obuf/ntO      
 IOBD_0_282/PAD                    td                    2.410      10.394 r       ws_obuf/opit_0/O 
                                   net (fanout=1)        0.119      10.513         ws               
 V26                                                                       r       ws (port)        

 Data arrival time                                                  10.513         Logic Levels: 3  
                                                                                   Logic: 4.060ns(58.225%), Route: 2.913ns(41.775%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d2[18]/opit_0_inv/CLK
Endpoint    : vout_data[18] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_515/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_874/CLKOUT
                                   net (fanout=2432)     0.443       3.463         _N3273           
 CLMA_159_792/CLK                                                          r       vin_data_d2[18]/opit_0_inv/CLK

 CLMA_159_792/Q3                   tco                   0.185       3.648 f       vin_data_d2[18]/opit_0_inv/Q
                                   net (fanout=18)       2.863       6.511         nt_vout_data[18] 
 IOLHR_16_342/DO_P                 td                    1.172       7.683 f       vout_data_obuf[18]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.683         vout_data_obuf[18]/ntO
 IOBD_0_342/PAD                    td                    2.100       9.783 f       vout_data_obuf[18]/opit_0/O
                                   net (fanout=1)        0.123       9.906         vout_data[18]    
 R26                                                                       f       vout_data[18] (port)

 Data arrival time                                                   9.906         Logic Levels: 2  
                                                                                   Logic: 3.457ns(53.655%), Route: 2.986ns(46.345%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs (port)
Endpoint    : vin_vs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H26                                                     0.000       0.000 f       vin_vs (port)    
                                   net (fanout=1)        0.155       0.155         vin_vs           
 IOBD_0_648/DIN                    td                    0.646       0.801 f       vin_vs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.801         vin_vs_ibuf/ntD  
 IOLHR_16_648/DI_TO_CLK            td                    0.091       0.892 f       vin_vs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.229       1.121         nt_vin_vs        
 CLMA_21_649/M3                                                            f       vin_vs_d0/opit_0_inv/D

 Data arrival time                                                   1.121         Logic Levels: 2  
                                                                                   Logic: 0.737ns(65.745%), Route: 0.384ns(34.255%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : sys_reset_n_u0/syn_rst_n_d0/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.646       0.772 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.772         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.091       0.863 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6)        0.394       1.257         nt_rst_n         
 CLMA_27_888/RS                                                            f       sys_reset_n_u0/syn_rst_n_d0/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.257         Logic Levels: 2  
                                                                                   Logic: 0.737ns(58.632%), Route: 0.520ns(41.368%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.646       0.772 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.772         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.091       0.863 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6)        0.394       1.257         nt_rst_n         
 CLMS_27_889/RS                                                            f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.257         Logic Levels: 2  
                                                                                   Logic: 0.737ns(58.632%), Route: 0.520ns(41.368%)
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.032
  Launch Clock Delay      :  2.385
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.320       2.385         _N3269           
 CLMA_267_600/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_perm/CLK

 CLMA_267_600/Q0                   tco                   0.125       2.510 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=100)      0.243       2.753         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/rd_addr [5]
 CLMA_267_618/Y3                   td                    0.125       2.878 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N114_5/LUT6_inst_perm/L6
                                   net (fanout=2)        0.326       3.204         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rbin [3]
 CLMA_267_606/COUT                 td                    0.201       3.405 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.405         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/_N1082
 CLMA_267_612/COUT                 td                    0.056       3.461 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.461         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/_N1086
 CLMA_267_618/Y1                   td                    0.087       3.548 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.160       3.708         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rbnext [8]
 CLMA_261_618/Y2                   td                    0.066       3.774 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/L6
                                   net (fanout=1)        0.332       4.106         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMA_261_601/COUT                 td                    0.102       4.208 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.208         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_261_607/CIN                                                          f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   4.208         Logic Levels: 6  
                                                                                   Logic: 0.762ns(41.799%), Route: 1.061ns(58.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       6.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.271       7.032         _N3269           
 CLMA_261_607/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.337       7.369                          
 clock uncertainty                                      -0.050       7.319                          

 Setup time                                             -0.047       7.272                          

 Data required time                                                  7.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.272                          
 Data arrival time                                                   4.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.064                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.007
  Launch Clock Delay      :  2.358
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.293       2.358         _N3268           
 CLMA_189_474/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/CLK

 CLMA_189_474/Q1                   tco                   0.125       2.483 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.240       2.723         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rptr [7]
 CLMA_189_486/Y1                   td                    0.201       2.924 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N119_2/gateop_perm/Y
                                   net (fanout=2)        0.240       3.164         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMA_195_480/COUT                 td                    0.198       3.362 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.362         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2162
 CLMA_195_486/COUT                 td                    0.056       3.418 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.418         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2166
 CLMA_195_492/Y1                   td                    0.087       3.505 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.279       3.784         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbnext [8]
 CLMA_189_474/Y1                   td                    0.070       3.854 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/L6
                                   net (fanout=1)        0.076       3.930         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rgnext [7]
 CLMS_189_475/COUT                 td                    0.152       4.082 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.082         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMS_189_481/CIN                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.082         Logic Levels: 6  
                                                                                   Logic: 0.889ns(51.566%), Route: 0.835ns(48.434%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       6.566         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.246       7.007         _N3268           
 CLMS_189_481/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337       7.344                          
 clock uncertainty                                      -0.050       7.294                          

 Setup time                                             -0.057       7.237                          

 Data required time                                                  7.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.237                          
 Data arrival time                                                   4.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.006
  Launch Clock Delay      :  2.358
  Clock Pessimism Removal :  0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.293       2.358         _N3268           
 CLMA_195_420/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_195_420/Q1                   tco                   0.119       2.477 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[4]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=100)      0.245       2.722         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/rd_addr [4]
 CLMA_195_426/Y3                   td                    0.100       2.822 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N124_1/LUT6_inst_perm/L6
                                   net (fanout=2)        0.242       3.064         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbin [3]
 CLMA_195_421/Y3                   td                    0.283       3.347 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/Y
                                   net (fanout=2)        0.246       3.593         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbnext [6]
 CLMA_195_427/Y3                   td                    0.070       3.663 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.240       3.903         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rgnext [5]
 CLMA_195_414/COUT                 td                    0.197       4.100 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.100         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMA_195_420/CIN                                                          f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.100         Logic Levels: 4  
                                                                                   Logic: 0.769ns(44.145%), Route: 0.973ns(55.855%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       6.566         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.245       7.006         _N3268           
 CLMA_195_420/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.352       7.358                          
 clock uncertainty                                      -0.050       7.308                          

 Setup time                                             -0.047       7.261                          

 Data required time                                                  7.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.261                          
 Data arrival time                                                   4.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/I2
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.146  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.385
  Launch Clock Delay      :  2.030
  Clock Pessimism Removal :  -0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.566         ntclkbufg_2      
 HCKB_213_535/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_871/CLKOUT
                                   net (fanout=11)       0.269       2.030         _N3270           
 CLMA_261_612/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/CLK

 CLMA_261_612/Q2                   tco                   0.109       2.139 f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/Q
                                   net (fanout=1)        0.112       2.251         u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/rwptr2 [8]
 CLMA_261_607/A2                                                           f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/I2

 Data arrival time                                                   2.251         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.320       2.385         _N3269           
 CLMA_261_607/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                        -0.209       2.176                          
 clock uncertainty                                       0.000       2.176                          

 Hold time                                              -0.056       2.120                          

 Data required time                                                  2.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.120                          
 Data arrival time                                                   2.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.131                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[3]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.374
  Launch Clock Delay      :  2.022
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.261       2.022         _N3269           
 CLMA_261_547/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK

 CLMA_261_547/Q0                   tco                   0.103       2.125 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.056       2.181         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [3]
 CLMA_261_547/M3                                                           r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[3]/opit_0_inv/D

 Data arrival time                                                   2.181         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.309       2.374         _N3269           
 CLMA_261_547/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[3]/opit_0_inv/CLK
 clock pessimism                                        -0.352       2.022                          
 clock uncertainty                                       0.000       2.022                          

 Hold time                                               0.026       2.048                          

 Data required time                                                  2.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.048                          
 Data arrival time                                                   2.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.133                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[5]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.358
  Launch Clock Delay      :  2.006
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.566         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.245       2.006         _N3268           
 CLMS_189_475/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/CLK

 CLMS_189_475/Q3                   tco                   0.103       2.109 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/Q
                                   net (fanout=1)        0.055       2.164         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [5]
 CLMA_189_474/M1                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[5]/opit_0_inv/D

 Data arrival time                                                   2.164         Logic Levels: 0  
                                                                                   Logic: 0.103ns(65.190%), Route: 0.055ns(34.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.293       2.358         _N3268           
 CLMA_189_474/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[5]/opit_0_inv/CLK
 clock pessimism                                        -0.337       2.021                          
 clock uncertainty                                       0.000       2.021                          

 Hold time                                              -0.025       1.996                          

 Data required time                                                  1.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.996                          
 Data arrival time                                                   2.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.168                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.326
  Launch Clock Delay      :  2.766
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.337       2.766         _N3271           
 CLMA_21_858/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_21_858/Q3                    tco                   0.125       2.891 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.246       3.137         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [15]
 CLMA_21_853/Y3                    td                    0.125       3.262 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.246       3.508         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52407
 CLMA_21_859/Y0                    td                    0.066       3.574 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Y
                                   net (fanout=2)        0.160       3.734         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52409
 CLMA_21_865/Y0                    td                    0.055       3.789 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.321       4.110         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_840/CECO                  td                    0.088       4.198 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.198         _N2366           
 CLMA_21_846/CECO                  td                    0.088       4.286 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.286         _N2365           
 CLMA_21_852/CECO                  td                    0.088       4.374 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.374         _N2364           
 CLMA_21_858/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.374         Logic Levels: 6  
                                                                                   Logic: 0.635ns(39.490%), Route: 0.973ns(60.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.289      22.326         _N3271           
 CLMA_21_858/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.440      22.766                          
 clock uncertainty                                      -0.150      22.616                          

 Setup time                                             -0.116      22.500                          

 Data required time                                                 22.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.500                          
 Data arrival time                                                   4.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.126                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.325
  Launch Clock Delay      :  2.766
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.337       2.766         _N3271           
 CLMA_21_858/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_21_858/Q3                    tco                   0.125       2.891 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.246       3.137         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [15]
 CLMA_21_853/Y3                    td                    0.125       3.262 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.246       3.508         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52407
 CLMA_21_859/Y0                    td                    0.066       3.574 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Y
                                   net (fanout=2)        0.160       3.734         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52409
 CLMA_21_865/Y0                    td                    0.055       3.789 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.321       4.110         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_840/CECO                  td                    0.088       4.198 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.198         _N2366           
 CLMA_21_846/CECO                  td                    0.088       4.286 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.286         _N2365           
 CLMA_21_852/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.286         Logic Levels: 5  
                                                                                   Logic: 0.547ns(35.987%), Route: 0.973ns(64.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.288      22.325         _N3271           
 CLMA_21_852/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.425      22.750                          
 clock uncertainty                                      -0.150      22.600                          

 Setup time                                             -0.116      22.484                          

 Data required time                                                 22.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.484                          
 Data arrival time                                                   4.286                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.198                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.323
  Launch Clock Delay      :  2.766
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.337       2.766         _N3271           
 CLMA_21_858/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_21_858/Q3                    tco                   0.125       2.891 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.246       3.137         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [15]
 CLMA_21_853/Y3                    td                    0.125       3.262 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.246       3.508         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52407
 CLMA_21_859/Y0                    td                    0.066       3.574 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Y
                                   net (fanout=2)        0.160       3.734         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52409
 CLMA_21_865/Y0                    td                    0.055       3.789 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.321       4.110         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_840/CECO                  td                    0.088       4.198 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.198         _N2366           
 CLMA_21_846/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.198         Logic Levels: 4  
                                                                                   Logic: 0.459ns(32.053%), Route: 0.973ns(67.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.286      22.323         _N3271           
 CLMA_21_846/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.425      22.748                          
 clock uncertainty                                      -0.150      22.598                          

 Setup time                                             -0.116      22.482                          

 Data required time                                                 22.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.482                          
 Data arrival time                                                   4.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.284                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_0/opit_0_inv/CLK
Endpoint    : i2c_config_m0/lut_index[0]/opit_0_inv_AQ_perm/I4
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.762
  Launch Clock Delay      :  2.321
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.284       2.321         _N3271           
 CLMA_27_840/CLK                                                           r       i2c_config_m0/state_0/opit_0_inv/CLK

 CLMA_27_840/Q1                    tco                   0.103       2.424 r       i2c_config_m0/state_0/opit_0_inv/Q
                                   net (fanout=13)       0.060       2.484         i2c_config_m0/state_0
 CLMS_27_841/A4                                                            r       i2c_config_m0/lut_index[0]/opit_0_inv_AQ_perm/I4

 Data arrival time                                                   2.484         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.190%), Route: 0.060ns(36.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.333       2.762         _N3271           
 CLMS_27_841/CLK                                                           r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.425       2.337                          
 clock uncertainty                                       0.000       2.337                          

 Hold time                                              -0.024       2.313                          

 Data required time                                                  2.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.313                          
 Data arrival time                                                   2.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.770
  Launch Clock Delay      :  2.330
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.293       2.330         _N3271           
 CLMA_21_883/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK

 CLMA_21_883/Q2                    tco                   0.103       2.433 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.057       2.490         i2c_config_m0/sda_padoen_o
 CLMA_21_883/B5                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.490         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.341       2.770         _N3271           
 CLMA_21_883/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.440       2.330                          
 clock uncertainty                                       0.000       2.330                          

 Hold time                                              -0.012       2.318                          

 Data required time                                                  2.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.318                          
 Data arrival time                                                   2.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.765
  Launch Clock Delay      :  2.325
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.288       2.325         _N3271           
 CLMS_27_859/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK

 CLMS_27_859/Q0                    tco                   0.103       2.428 r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=16)       0.059       2.487         i2c_config_m0/i2c_master_top_m0/state [0]
 CLMS_27_859/D5                                                            r       i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.487         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.580%), Route: 0.059ns(36.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.336       2.765         _N3271           
 CLMS_27_859/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.440       2.325                          
 clock uncertainty                                       0.000       2.325                          

 Hold time                                              -0.011       2.314                          

 Data required time                                                  2.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.314                          
 Data arrival time                                                   2.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_max[38][8]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.016
  Launch Clock Delay      :  2.365
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.308       2.365         _N3274           
 CLMA_243_558/CLK                                                          r       vin_hs_d2/opit_0_inv/CLK

 CLMA_243_558/Q0                   tco                   0.125       2.490 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=67)       1.089       3.579         nt_vout_hs       
 CLMA_243_702/CR1                  td                    0.131       3.710 f       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5036)     1.754       5.464         u_Top_Project/u_algorithm_down/N1834
 CLMA_75_312/CR3                   td                    0.068       5.532 f       CLKROUTE_841/CR  
                                   net (fanout=1)        0.215       5.747         _N3245           
 CLMA_75_312/Y2                    td                    0.039       5.786 f       u_Top_Project/u_algorithm_left/N1482/LUT6_inst_perm/L6
                                   net (fanout=24)       0.711       6.497         u_Top_Project/u_algorithm_left/N1482
 CLMA_159_372/CE                                                           f       u_Top_Project/u_algorithm_left/RGB_hor_up_max[38][8]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.497         Logic Levels: 3  
                                                                                   Logic: 0.363ns(8.785%), Route: 3.769ns(91.215%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_875/CLKOUT
                                   net (fanout=1483)     0.262     502.016         _N3275           
 CLMA_159_372/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_max[38][8]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.224                          
 clock uncertainty                                      -0.050     502.174                          

 Setup time                                             -0.072     502.102                          

 Data required time                                                502.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.102                          
 Data arrival time                                                   6.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.605                          
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_max[38][10]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.016
  Launch Clock Delay      :  2.365
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.308       2.365         _N3274           
 CLMA_243_558/CLK                                                          r       vin_hs_d2/opit_0_inv/CLK

 CLMA_243_558/Q0                   tco                   0.125       2.490 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=67)       1.089       3.579         nt_vout_hs       
 CLMA_243_702/CR1                  td                    0.131       3.710 f       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5036)     1.754       5.464         u_Top_Project/u_algorithm_down/N1834
 CLMA_75_312/CR3                   td                    0.068       5.532 f       CLKROUTE_841/CR  
                                   net (fanout=1)        0.215       5.747         _N3245           
 CLMA_75_312/Y2                    td                    0.039       5.786 f       u_Top_Project/u_algorithm_left/N1482/LUT6_inst_perm/L6
                                   net (fanout=24)       0.711       6.497         u_Top_Project/u_algorithm_left/N1482
 CLMA_159_372/CE                                                           f       u_Top_Project/u_algorithm_left/RGB_hor_up_max[38][10]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.497         Logic Levels: 3  
                                                                                   Logic: 0.363ns(8.785%), Route: 3.769ns(91.215%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_875/CLKOUT
                                   net (fanout=1483)     0.262     502.016         _N3275           
 CLMA_159_372/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_max[38][10]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.224                          
 clock uncertainty                                      -0.050     502.174                          

 Setup time                                             -0.072     502.102                          

 Data required time                                                502.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.102                          
 Data arrival time                                                   6.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.605                          
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_max[40][18]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.135  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.022
  Launch Clock Delay      :  2.365
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.308       2.365         _N3274           
 CLMA_243_558/CLK                                                          r       vin_hs_d2/opit_0_inv/CLK

 CLMA_243_558/Q0                   tco                   0.125       2.490 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=67)       1.089       3.579         nt_vout_hs       
 CLMA_243_702/CR1                  td                    0.131       3.710 f       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5036)     1.734       5.444         u_Top_Project/u_algorithm_down/N1834
 CLMS_63_319/Y1                    td                    0.104       5.548 r       u_Top_Project/u_algorithm_left/N1452/LUT6_inst_perm/L6
                                   net (fanout=22)       0.812       6.360         u_Top_Project/u_algorithm_left/N1452
 CLMA_165_324/CECO                 td                    0.088       6.448 r       u_Top_Project/u_algorithm_left/RGB_hor_up_max[40][23]/opit_0_inv_L6Q_perm/CECO
                                   net (fanout=2)        0.000       6.448         _N2392           
 CLMA_165_330/CECI                                                         r       u_Top_Project/u_algorithm_left/RGB_hor_up_max[40][18]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.448         Logic Levels: 3  
                                                                                   Logic: 0.448ns(10.972%), Route: 3.635ns(89.028%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_875/CLKOUT
                                   net (fanout=1483)     0.268     502.022         _N3275           
 CLMA_165_330/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_max[40][18]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.230                          
 clock uncertainty                                      -0.050     502.180                          

 Setup time                                             -0.116     502.064                          

 Data required time                                                502.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.064                          
 Data arrival time                                                   6.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.616                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.346
  Launch Clock Delay      :  2.002
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.248     502.002         _N3274           
 CLMS_225_499/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK

 CLMS_225_499/Q1                   tco                   0.104     502.106 r       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.109     502.215         u_Top_Project/u_algorithm_right/count_ver [1]
 CLMS_225_499/B3                                                           r       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 502.215         Logic Levels: 0  
                                                                                   Logic: 0.104ns(48.826%), Route: 0.109ns(51.174%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.295     502.346         _N3274           
 CLMS_225_499/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.344     502.002                          
 clock uncertainty                                       0.000     502.002                          

 Hold time                                              -0.014     501.988                          

 Data required time                                                501.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.988                          
 Data arrival time                                                 502.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][29]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.362
  Launch Clock Delay      :  2.015
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328       1.564         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.256       2.015         _N3272           
 CLMA_261_684/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][29]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_261_684/CR1                  tco                   0.123       2.138 r       u_CORES/u_debug_core_0/data_pipe[0][29]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.109       2.247         u_CORES/u_debug_core_0/data_pipe[0] [28]
 CLMA_261_684/C4                                                           r       u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   2.247         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.017%), Route: 0.109ns(46.983%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.305       2.362         _N3272           
 CLMA_261_684/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.346       2.016                          
 clock uncertainty                                       0.000       2.016                          

 Hold time                                              -0.018       1.998                          

 Data required time                                                  1.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.998                          
 Data arrival time                                                   2.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][47]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_36k/DB1[0]
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.358
  Launch Clock Delay      :  2.010
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328       1.564         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.251       2.010         _N3272           
 CLMA_261_715/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][47]/opit_0/CLK

 CLMA_261_715/Q0                   tco                   0.109       2.119 f       u_CORES/u_debug_core_0/DATA_ff[0][47]/opit_0/Q
                                   net (fanout=1)        0.189       2.308         u_CORES/u_debug_core_0/DATA_ff[0] [47]
 DRM_256_702/DB1[0]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_36k/DB1[0]

 Data arrival time                                                   2.308         Logic Levels: 0  
                                                                                   Logic: 0.109ns(36.577%), Route: 0.189ns(63.423%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.301       2.358         _N3272           
 DRM_256_702/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.298       2.060                          
 clock uncertainty                                       0.000       2.060                          

 Hold time                                              -0.002       2.058                          

 Data required time                                                  2.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.058                          
 Data arrival time                                                   2.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.178
  Launch Clock Delay      :  2.558
  Clock Pessimism Removal :  0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.649 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.034         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.267 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.291       2.558         _N3267           
 CLMA_219_720/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK

 CLMA_219_720/Q0                   tco                   0.125       2.683 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.418       3.101         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_231_702/D2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   3.101         Logic Levels: 0  
                                                                                   Logic: 0.125ns(23.020%), Route: 0.418ns(76.980%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.308      26.308         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.405 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.733         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      26.928 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.250      27.178         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.339      27.517                          
 clock uncertainty                                      -0.050      27.467                          

 Setup time                                             -0.125      27.342                          

 Data required time                                                 27.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.342                          
 Data arrival time                                                   3.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.178
  Launch Clock Delay      :  2.558
  Clock Pessimism Removal :  0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.649 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.034         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.267 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.291       2.558         _N3267           
 CLMA_219_720/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_219_720/Q1                   tco                   0.125       2.683 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.341       3.024         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_231_702/D0                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   3.024         Logic Levels: 0  
                                                                                   Logic: 0.125ns(26.824%), Route: 0.341ns(73.176%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.308      26.308         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.405 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.733         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      26.928 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.250      27.178         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.339      27.517                          
 clock uncertainty                                      -0.050      27.467                          

 Setup time                                             -0.149      27.318                          

 Data required time                                                 27.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.318                          
 Data arrival time                                                   3.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.294                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.178
  Launch Clock Delay      :  2.558
  Clock Pessimism Removal :  0.339

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.649 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.034         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.267 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.291       2.558         _N3267           
 CLMA_219_720/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_219_720/CR1                  tco                   0.142       2.700 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.366       3.066         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_231_702/A3                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3

 Data arrival time                                                   3.066         Logic Levels: 0  
                                                                                   Logic: 0.142ns(27.953%), Route: 0.366ns(72.047%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.308      26.308         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.405 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.733         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      26.928 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.250      27.178         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.339      27.517                          
 clock uncertainty                                      -0.050      27.467                          

 Setup time                                             -0.097      27.370                          

 Data required time                                                 27.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.370                          
 Data arrival time                                                   3.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.570
  Launch Clock Delay      :  2.122
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.249       1.249         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.346 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.674         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195       1.869 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.253       2.122         _N3267           
 CLMA_285_726/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_285_726/Q0                   tco                   0.109       2.231 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.112       2.343         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [44]
 CLMA_291_726/B2                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                   2.343         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.649 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.034         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.267 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.303       2.570         _N3267           
 CLMA_291_726/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.431       2.139                          
 clock uncertainty                                       0.000       2.139                          

 Hold time                                              -0.048       2.091                          

 Data required time                                                  2.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.091                          
 Data arrival time                                                   2.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.559
  Launch Clock Delay      :  2.113
  Clock Pessimism Removal :  -0.446

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.249       1.249         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.346 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.674         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195       1.869 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.244       2.113         _N3267           
 CLMA_225_720/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK

 CLMA_225_720/CR0                  tco                   0.123       2.236 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/Q
                                   net (fanout=3)        0.101       2.337         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [2]
 CLMA_225_720/B4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.337         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.911%), Route: 0.101ns(45.089%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.649 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.034         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.267 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.292       2.559         _N3267           
 CLMA_225_720/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.446       2.113                          
 clock uncertainty                                       0.000       2.113                          

 Hold time                                              -0.028       2.085                          

 Data required time                                                  2.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.085                          
 Data arrival time                                                   2.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.559
  Launch Clock Delay      :  2.113
  Clock Pessimism Removal :  -0.446

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.249       1.249         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.346 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.674         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195       1.869 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.244       2.113         _N3267           
 CLMA_225_720/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK

 CLMA_225_720/CR1                  tco                   0.123       2.236 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/Q
                                   net (fanout=3)        0.057       2.293         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [1]
 CLMA_225_720/A1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   2.293         Logic Levels: 0  
                                                                                   Logic: 0.123ns(68.333%), Route: 0.057ns(31.667%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.649 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.034         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.267 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.292       2.559         _N3267           
 CLMA_225_720/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.446       2.113                          
 clock uncertainty                                       0.000       2.113                          

 Hold time                                              -0.072       2.041                          

 Data required time                                                  2.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.041                          
 Data arrival time                                                   2.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.117
  Launch Clock Delay      :  1.786
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.758      25.758         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.873 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.258         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233      26.491 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.295      26.786         _N3266           
 CLMS_225_703/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_225_703/Q0                   tco                   0.125      26.911 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.331      27.242         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_243_702/Y0                   td                    0.066      27.308 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.414      27.722         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_249_733/Y1                   td                    0.070      27.792 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.234      28.026         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_249_745/Y1                   td                    0.070      28.096 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.186      28.282         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_744/Y2                   td                    0.039      28.321 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.234      28.555         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_261_732/A3                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  28.555         Logic Levels: 4  
                                                                                   Logic: 0.370ns(20.916%), Route: 1.399ns(79.084%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.249      51.249         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.346 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.674         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      51.869 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.248      52.117         _N3267           
 CLMA_261_732/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.117                          
 clock uncertainty                                      -0.050      52.067                          

 Setup time                                             -0.082      51.985                          

 Data required time                                                 51.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.985                          
 Data arrival time                                                  28.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6QL5_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.117
  Launch Clock Delay      :  1.786
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.758      25.758         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.873 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.258         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233      26.491 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.295      26.786         _N3266           
 CLMS_225_703/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_225_703/Q0                   tco                   0.125      26.911 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.331      27.242         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_243_702/Y0                   td                    0.066      27.308 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.414      27.722         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_249_733/Y1                   td                    0.070      27.792 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.234      28.026         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_249_745/Y1                   td                    0.070      28.096 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.186      28.282         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_744/Y2                   td                    0.039      28.321 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.234      28.555         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_261_732/C5                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6QL5_perm/I5

 Data arrival time                                                  28.555         Logic Levels: 4  
                                                                                   Logic: 0.370ns(20.916%), Route: 1.399ns(79.084%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.249      51.249         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.346 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.674         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      51.869 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.248      52.117         _N3267           
 CLMA_261_732/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6QL5_perm/CLK
 clock pessimism                                         0.000      52.117                          
 clock uncertainty                                      -0.050      52.067                          

 Setup time                                             -0.052      52.015                          

 Data required time                                                 52.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.015                          
 Data arrival time                                                  28.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.460                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.116
  Launch Clock Delay      :  1.786
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.758      25.758         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.873 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.258         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233      26.491 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.295      26.786         _N3266           
 CLMS_225_703/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_225_703/Q0                   tco                   0.125      26.911 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.331      27.242         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_243_702/Y0                   td                    0.066      27.308 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.414      27.722         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_249_733/Y1                   td                    0.070      27.792 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_32/LUT6_inst_perm/L6
                                   net (fanout=1)        0.234      28.026         u_CORES/u_debug_core_0/u_rd_addr_gen/_N283
 CLMA_249_745/Y1                   td                    0.070      28.096 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_19_2/LUT6_inst_perm/L6
                                   net (fanout=1)        0.186      28.282         u_CORES/u_debug_core_0/u_rd_addr_gen/_N3879
 CLMA_261_744/Y2                   td                    0.040      28.322 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/LUT6_inst_perm/L6
                                   net (fanout=7)        0.155      28.477         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235
 CLMA_261_738/C2                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                  28.477         Logic Levels: 4  
                                                                                   Logic: 0.371ns(21.940%), Route: 1.320ns(78.060%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.249      51.249         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.346 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      51.674         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      51.869 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.247      52.116         _N3267           
 CLMA_261_738/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.116                          
 clock uncertainty                                      -0.050      52.066                          

 Setup time                                             -0.120      51.946                          

 Data required time                                                 51.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.946                          
 Data arrival time                                                  28.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.565
  Launch Clock Delay      :  1.455
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.588      25.588         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.685 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.013         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195      26.208 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.247      26.455         _N3266           
 CLMA_231_708/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_231_708/Q0                   tco                   0.109      26.564 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.178      26.742         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_231_691/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  26.742         Logic Levels: 0  
                                                                                   Logic: 0.109ns(37.979%), Route: 0.178ns(62.021%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.649 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.034         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.267 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.298       2.565         _N3267           
 CLMA_231_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.565                          
 clock uncertainty                                       0.050       2.615                          

 Hold time                                               0.027       2.642                          

 Data required time                                                  2.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.642                          
 Data arrival time                                                  26.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.562
  Launch Clock Delay      :  1.458
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.588      25.588         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.685 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.013         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195      26.208 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.250      26.458         _N3266           
 CLMA_243_702/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_243_702/Q3                   tco                   0.109      26.567 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.177      26.744         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_243_721/C5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.744         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.112%), Route: 0.177ns(61.888%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.649 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.034         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.267 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.295       2.562         _N3267           
 CLMS_243_721/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.562                          
 clock uncertainty                                       0.050       2.612                          

 Hold time                                              -0.010       2.602                          

 Data required time                                                  2.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.602                          
 Data arrival time                                                  26.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.562
  Launch Clock Delay      :  1.458
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.588      25.588         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.685 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.013         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195      26.208 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.250      26.458         _N3266           
 CLMA_243_702/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_243_702/Q0                   tco                   0.109      26.567 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=9)        0.178      26.745         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_243_721/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  26.745         Logic Levels: 0  
                                                                                   Logic: 0.109ns(37.979%), Route: 0.178ns(62.021%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.534       1.534         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.649 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.034         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.267 r       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.295       2.562         _N3267           
 CLMS_243_721/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       2.562                          
 clock uncertainty                                       0.050       2.612                          

 Hold time                                              -0.027       2.585                          

 Data required time                                                  2.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.585                          
 Data arrival time                                                  26.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.160                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.458
  Launch Clock Delay      :  2.686
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.656      76.656         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.771 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      77.156         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233      77.389 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.297      77.686         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_231_702/Q0                   tco                   0.125      77.811 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=2)        0.426      78.237         u_CORES/id_o [3] 
 CLMA_243_702/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  78.237         Logic Levels: 0  
                                                                                   Logic: 0.125ns(22.686%), Route: 0.426ns(77.314%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.588     125.588         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.685 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.013         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195     126.208 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.250     126.458         _N3266           
 CLMA_243_702/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.458                          
 clock uncertainty                                      -0.050     126.408                          

 Setup time                                             -0.074     126.334                          

 Data required time                                                126.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.334                          
 Data arrival time                                                  78.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.097                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.455
  Launch Clock Delay      :  2.686
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.656      76.656         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.771 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      77.156         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233      77.389 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.297      77.686         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_231_702/Q3                   tco                   0.120      77.806 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.292      78.098         u_CORES/conf_sel [0]
 CLMA_231_708/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  78.098         Logic Levels: 0  
                                                                                   Logic: 0.120ns(29.126%), Route: 0.292ns(70.874%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.588     125.588         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.685 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.013         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195     126.208 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.247     126.455         _N3266           
 CLMA_231_708/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.455                          
 clock uncertainty                                      -0.050     126.405                          

 Setup time                                             -0.116     126.289                          

 Data required time                                                126.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.289                          
 Data arrival time                                                  78.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.455
  Launch Clock Delay      :  2.686
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.656      76.656         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.771 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      77.156         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233      77.389 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.297      77.686         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_231_702/CR0                  tco                   0.139      77.825 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        0.312      78.137         u_CORES/id_o [2] 
 CLMS_225_703/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  78.137         Logic Levels: 0  
                                                                                   Logic: 0.139ns(30.820%), Route: 0.312ns(69.180%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.588     125.588         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.685 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.013         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195     126.208 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.247     126.455         _N3266           
 CLMS_225_703/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.455                          
 clock uncertainty                                      -0.050     126.405                          

 Setup time                                             -0.070     126.335                          

 Data required time                                                126.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.335                          
 Data arrival time                                                  78.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.392  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.786
  Launch Clock Delay      :  2.178
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.308     126.308         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.405 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.733         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195     126.928 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.250     127.178         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_231_702/CR1                  tco                   0.123     127.301 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.116     127.417         u_CORES/id_o [0] 
 CLMS_225_703/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 127.417         Logic Levels: 0  
                                                                                   Logic: 0.123ns(51.464%), Route: 0.116ns(48.536%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.758     125.758         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.873 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.258         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233     126.491 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.295     126.786         _N3266           
 CLMS_225_703/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.786                          
 clock uncertainty                                       0.050     126.836                          

 Hold time                                               0.027     126.863                          

 Data required time                                                126.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.863                          
 Data arrival time                                                 127.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.789
  Launch Clock Delay      :  2.178
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.308     126.308         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.405 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.733         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195     126.928 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.250     127.178         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_231_702/CR1                  tco                   0.122     127.300 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.133     127.433         u_CORES/id_o [0] 
 CLMA_243_702/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 127.433         Logic Levels: 0  
                                                                                   Logic: 0.122ns(47.843%), Route: 0.133ns(52.157%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.758     125.758         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.873 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.258         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233     126.491 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.298     126.789         _N3266           
 CLMA_243_702/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.789                          
 clock uncertainty                                       0.050     126.839                          

 Hold time                                               0.026     126.865                          

 Data required time                                                126.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.865                          
 Data arrival time                                                 127.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.568                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.788
  Launch Clock Delay      :  2.178
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.308     126.308         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.405 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.733         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195     126.928 f       HCKBROUTE_868/CLKOUT
                                   net (fanout=155)      0.250     127.178         _N3267           
 CLMA_231_702/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_231_702/Q2                   tco                   0.104     127.282 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.118     127.400         u_CORES/id_o [1] 
 CLMA_231_696/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 127.400         Logic Levels: 0  
                                                                                   Logic: 0.104ns(46.847%), Route: 0.118ns(53.153%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.758     125.758         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.873 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.258         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233     126.491 r       HCKBROUTE_867/CLKOUT
                                   net (fanout=11)       0.297     126.788         _N3266           
 CLMA_231_696/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.788                          
 clock uncertainty                                       0.050     126.838                          

 Hold time                                              -0.025     126.813                          

 Data required time                                                126.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.813                          
 Data arrival time                                                 127.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.587                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/RGB_data[2]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.660  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.000
  Launch Clock Delay      :  2.770
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.341       2.770         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.125       2.895 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     2.159       5.054         sys_rst_n        
 CLMA_201_402/RSCO                 td                    0.052       5.106 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[18][17]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.106         _N81             
 CLMA_201_408/RSCO                 td                    0.049       5.155 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[6]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.155         _N80             
 CLMA_201_414/RSCO                 td                    0.049       5.204 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       5.204         _N79             
 CLMA_201_420/RSCO                 td                    0.049       5.253 r       u_Top_Project/u_Left_Down_FIFO_control/count_RGB[2]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.253         _N78             
 CLMA_201_426/RSCO                 td                    0.049       5.302 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_LUT6DQL5_perm/RSCO
                                   net (fanout=1)        0.000       5.302         _N77             
 CLMA_201_432/RSCO                 td                    0.049       5.351 r       u_Top_Project/u_Left_Down_FIFO_control/count_RGB[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.351         _N76             
 CLMA_201_438/RSCO                 td                    0.049       5.400 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[17]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       5.400         _N75             
 CLMA_201_444/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[2]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   5.400         Logic Levels: 7  
                                                                                   Logic: 0.471ns(17.909%), Route: 2.159ns(82.091%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       6.566         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.239       7.000         _N3268           
 CLMA_201_444/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[2]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                         0.110       7.110                          
 clock uncertainty                                      -0.050       7.060                          

 Recovery time                                          -0.116       6.944                          

 Data required time                                                  6.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.944                          
 Data arrival time                                                   5.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.544                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/RGB_data[17]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.659  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.001
  Launch Clock Delay      :  2.770
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.341       2.770         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.125       2.895 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     2.159       5.054         sys_rst_n        
 CLMA_201_402/RSCO                 td                    0.052       5.106 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[18][17]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.106         _N81             
 CLMA_201_408/RSCO                 td                    0.049       5.155 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[6]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.155         _N80             
 CLMA_201_414/RSCO                 td                    0.049       5.204 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       5.204         _N79             
 CLMA_201_420/RSCO                 td                    0.049       5.253 r       u_Top_Project/u_Left_Down_FIFO_control/count_RGB[2]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.253         _N78             
 CLMA_201_426/RSCO                 td                    0.049       5.302 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_LUT6DQL5_perm/RSCO
                                   net (fanout=1)        0.000       5.302         _N77             
 CLMA_201_432/RSCO                 td                    0.049       5.351 r       u_Top_Project/u_Left_Down_FIFO_control/count_RGB[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.351         _N76             
 CLMA_201_438/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[17]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   5.351         Logic Levels: 6  
                                                                                   Logic: 0.422ns(16.350%), Route: 2.159ns(83.650%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       6.566         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.240       7.001         _N3268           
 CLMA_201_438/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[17]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                         0.110       7.111                          
 clock uncertainty                                      -0.050       7.061                          

 Recovery time                                          -0.116       6.945                          

 Data required time                                                  6.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.945                          
 Data arrival time                                                   5.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.594                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Left_Down_FIFO_control/count_RGB[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.658  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.002
  Launch Clock Delay      :  2.770
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.341       2.770         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.125       2.895 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     2.159       5.054         sys_rst_n        
 CLMA_201_402/RSCO                 td                    0.052       5.106 r       u_Top_Project/u_algorithm_right/RGB_hor_up_max[18][17]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.106         _N81             
 CLMA_201_408/RSCO                 td                    0.049       5.155 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[6]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.155         _N80             
 CLMA_201_414/RSCO                 td                    0.049       5.204 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[5]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       5.204         _N79             
 CLMA_201_420/RSCO                 td                    0.049       5.253 r       u_Top_Project/u_Left_Down_FIFO_control/count_RGB[2]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.253         _N78             
 CLMA_201_426/RSCO                 td                    0.049       5.302 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_LUT6DQL5_perm/RSCO
                                   net (fanout=1)        0.000       5.302         _N77             
 CLMA_201_432/RSCI                                                         r       u_Top_Project/u_Left_Down_FIFO_control/count_RGB[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.302         Logic Levels: 5  
                                                                                   Logic: 0.373ns(14.731%), Route: 2.159ns(85.269%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       6.566         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.241       7.002         _N3268           
 CLMA_201_432/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/count_RGB[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.110       7.112                          
 clock uncertainty                                      -0.050       7.062                          

 Recovery time                                          -0.116       6.946                          

 Data required time                                                  6.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.946                          
 Data arrival time                                                   5.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.644                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[1]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.381
  Launch Clock Delay      :  2.330
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.293       2.330         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.103       2.433 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     1.165       3.598         sys_rst_n        
 CLMA_249_594/RS                                                           r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[1]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   3.598         Logic Levels: 0  
                                                                                   Logic: 0.103ns(8.123%), Route: 1.165ns(91.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.316       2.381         _N3269           
 CLMA_249_594/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[1]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.110       2.271                          
 clock uncertainty                                       0.050       2.321                          

 Removal time                                           -0.076       2.245                          

 Data required time                                                  2.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.245                          
 Data arrival time                                                   3.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.353                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[15]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.385
  Launch Clock Delay      :  2.330
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.293       2.330         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.103       2.433 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     1.184       3.617         sys_rst_n        
 CLMA_273_594/RS                                                           r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[15]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   3.617         Logic Levels: 0  
                                                                                   Logic: 0.103ns(8.003%), Route: 1.184ns(91.997%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.320       2.385         _N3269           
 CLMA_273_594/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[15]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.110       2.275                          
 clock uncertainty                                       0.050       2.325                          

 Removal time                                           -0.076       2.249                          

 Data required time                                                  2.249                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.249                          
 Data arrival time                                                   3.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.368                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[17]/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.385
  Launch Clock Delay      :  2.330
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.293       2.330         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.103       2.433 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     1.184       3.617         sys_rst_n        
 CLMA_273_595/RS                                                           r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[17]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   3.617         Logic Levels: 0  
                                                                                   Logic: 0.103ns(8.003%), Route: 1.184ns(91.997%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.320       2.385         _N3269           
 CLMA_273_595/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/RGB_data[17]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.110       2.275                          
 clock uncertainty                                       0.050       2.325                          

 Removal time                                           -0.076       2.249                          

 Data required time                                                  2.249                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.249                          
 Data arrival time                                                   3.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.004
  Launch Clock Delay      :  2.358
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.293       2.358         _N3268           
 CLMA_195_420/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_195_420/CR2                  tco                   0.141       2.499 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=15)       0.702       3.201         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_183_444/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   3.201         Logic Levels: 0  
                                                                                   Logic: 0.141ns(16.726%), Route: 0.702ns(83.274%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       6.566         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.243       7.004         _N3268           
 CLMA_183_444/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                         0.304       7.308                          
 clock uncertainty                                      -0.050       7.258                          

 Recovery time                                          -0.072       7.186                          

 Data required time                                                  7.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.186                          
 Data arrival time                                                   3.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.985                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.004
  Launch Clock Delay      :  2.358
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.293       2.358         _N3268           
 CLMA_195_420/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_195_420/CR2                  tco                   0.141       2.499 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=15)       0.633       3.132         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_195_426/RSCO                 td                    0.052       3.184 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.184         _N65             
 CLMA_195_432/RSCI                                                         r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.184         Logic Levels: 1  
                                                                                   Logic: 0.193ns(23.366%), Route: 0.633ns(76.634%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       6.566         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.243       7.004         _N3268           
 CLMA_195_432/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.337       7.341                          
 clock uncertainty                                      -0.050       7.291                          

 Recovery time                                          -0.116       7.175                          

 Data required time                                                  7.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.175                          
 Data arrival time                                                   3.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/dv/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.004
  Launch Clock Delay      :  2.358
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.293       2.358         _N3268           
 CLMA_195_420/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_195_420/CR2                  tco                   0.141       2.499 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=15)       0.633       3.132         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_195_426/RSCO                 td                    0.052       3.184 r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.184         _N65             
 CLMA_195_432/RSCI                                                         r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/dv/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.184         Logic Levels: 1  
                                                                                   Logic: 0.193ns(23.366%), Route: 0.633ns(76.634%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       6.566         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.243       7.004         _N3268           
 CLMA_195_432/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/dv/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.337       7.341                          
 clock uncertainty                                      -0.050       7.291                          

 Recovery time                                          -0.116       7.175                          

 Data required time                                                  7.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.175                          
 Data arrival time                                                   3.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.377
  Launch Clock Delay      :  2.023
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.262       2.023         _N3269           
 CLMA_261_552/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_552/CR2                  tco                   0.123       2.146 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=15)       0.169       2.315         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMS_267_559/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.315         Logic Levels: 0  
                                                                                   Logic: 0.123ns(42.123%), Route: 0.169ns(57.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.312       2.377         _N3269           
 CLMS_267_559/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.337       2.040                          
 clock uncertainty                                       0.000       2.040                          

 Removal time                                           -0.038       2.002                          

 Data required time                                                  2.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.002                          
 Data arrival time                                                   2.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.377
  Launch Clock Delay      :  2.023
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.262       2.023         _N3269           
 CLMA_261_552/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_552/CR2                  tco                   0.123       2.146 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=15)       0.169       2.315         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMS_267_559/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.315         Logic Levels: 0  
                                                                                   Logic: 0.123ns(42.123%), Route: 0.169ns(57.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.312       2.377         _N3269           
 CLMS_267_559/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.337       2.040                          
 clock uncertainty                                       0.000       2.040                          

 Removal time                                           -0.038       2.002                          

 Data required time                                                  2.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.002                          
 Data arrival time                                                   2.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[6]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.377
  Launch Clock Delay      :  2.023
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328       1.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.262       2.023         _N3269           
 CLMA_261_552/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_261_552/CR2                  tco                   0.123       2.146 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=15)       0.169       2.315         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMS_267_559/RS                                                           f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[6]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.315         Logic Levels: 0  
                                                                                   Logic: 0.123ns(42.123%), Route: 0.169ns(57.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.312       2.377         _N3269           
 CLMS_267_559/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.337       2.040                          
 clock uncertainty                                       0.000       2.040                          

 Removal time                                           -0.038       2.002                          

 Data required time                                                  2.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.002                          
 Data arrival time                                                   2.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.326
  Launch Clock Delay      :  2.770
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.341       2.770         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.125       2.895 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     0.570       3.465         sys_rst_n        
 CLMS_27_841/RSCO                  td                    0.052       3.517 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.517         _N33             
 CLMS_27_847/RSCO                  td                    0.049       3.566 r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       3.566         _N32             
 CLMS_27_853/RSCO                  td                    0.049       3.615 r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=3)        0.000       3.615         _N31             
 CLMS_27_859/RSCO                  td                    0.049       3.664 r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.664         _N30             
 CLMS_27_865/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.664         Logic Levels: 4  
                                                                                   Logic: 0.324ns(36.242%), Route: 0.570ns(63.758%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.289      22.326         _N3271           
 CLMS_27_865/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.425      22.751                          
 clock uncertainty                                      -0.150      22.601                          

 Recovery time                                          -0.116      22.485                          

 Data required time                                                 22.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.485                          
 Data arrival time                                                   3.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.821                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.326
  Launch Clock Delay      :  2.770
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.341       2.770         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.125       2.895 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     0.570       3.465         sys_rst_n        
 CLMS_27_841/RSCO                  td                    0.052       3.517 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.517         _N33             
 CLMS_27_847/RSCO                  td                    0.049       3.566 r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       3.566         _N32             
 CLMS_27_853/RSCO                  td                    0.049       3.615 r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=3)        0.000       3.615         _N31             
 CLMS_27_859/RSCO                  td                    0.049       3.664 r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.664         _N30             
 CLMS_27_865/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.664         Logic Levels: 4  
                                                                                   Logic: 0.324ns(36.242%), Route: 0.570ns(63.758%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.289      22.326         _N3271           
 CLMS_27_865/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.425      22.751                          
 clock uncertainty                                      -0.150      22.601                          

 Recovery time                                          -0.116      22.485                          

 Data required time                                                 22.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.485                          
 Data arrival time                                                   3.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.821                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/stop/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.326
  Launch Clock Delay      :  2.770
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.341       2.770         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.125       2.895 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     0.570       3.465         sys_rst_n        
 CLMS_27_841/RSCO                  td                    0.052       3.517 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.517         _N33             
 CLMS_27_847/RSCO                  td                    0.049       3.566 r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       3.566         _N32             
 CLMS_27_853/RSCO                  td                    0.049       3.615 r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=3)        0.000       3.615         _N31             
 CLMS_27_859/RSCO                  td                    0.049       3.664 r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.664         _N30             
 CLMS_27_865/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/stop/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.664         Logic Levels: 4  
                                                                                   Logic: 0.324ns(36.242%), Route: 0.570ns(63.758%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.289      22.326         _N3271           
 CLMS_27_865/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/stop/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.425      22.751                          
 clock uncertainty                                      -0.150      22.601                          

 Recovery time                                          -0.116      22.485                          

 Data required time                                                 22.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.485                          
 Data arrival time                                                   3.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.821                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.767
  Launch Clock Delay      :  2.330
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.293       2.330         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.109       2.439 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     0.229       2.668         sys_rst_n        
 CLMA_27_870/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.668         Logic Levels: 0  
                                                                                   Logic: 0.109ns(32.249%), Route: 0.229ns(67.751%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.338       2.767         _N3271           
 CLMA_27_870/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.425       2.342                          
 clock uncertainty                                       0.000       2.342                          

 Removal time                                           -0.038       2.304                          

 Data required time                                                  2.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.304                          
 Data arrival time                                                   2.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.765
  Launch Clock Delay      :  2.330
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.293       2.330         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.109       2.439 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     0.267       2.706         sys_rst_n        
 CLMA_21_853/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.706         Logic Levels: 0  
                                                                                   Logic: 0.109ns(28.989%), Route: 0.267ns(71.011%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.336       2.765         _N3271           
 CLMA_21_853/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.392       2.373                          
 clock uncertainty                                       0.000       2.373                          

 Removal time                                           -0.038       2.335                          

 Data required time                                                  2.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.335                          
 Data arrival time                                                   2.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.371                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.768
  Launch Clock Delay      :  2.330
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.293       2.330         _N3271           
 CLMS_27_889/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMS_27_889/Q3                    tco                   0.109       2.439 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1683)     0.238       2.677         sys_rst_n        
 CLMS_27_877/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.677         Logic Levels: 0  
                                                                                   Logic: 0.109ns(31.412%), Route: 0.238ns(68.588%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_872/CLKOUT
                                   net (fanout=135)      0.339       2.768         _N3271           
 CLMS_27_877/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.425       2.343                          
 clock uncertainty                                       0.000       2.343                          

 Removal time                                           -0.038       2.305                          

 Data required time                                                  2.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.305                          
 Data arrival time                                                   2.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.372                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.995
  Launch Clock Delay      :  2.369
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_515/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_874/CLKOUT
                                   net (fanout=2432)     0.312       2.369         _N3273           
 CLMA_165_648/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_165_648/Q3                   tco                   0.125       2.494 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      1.018       3.512         u_CORES/u_debug_core_0/resetn
 CLMS_285_715/RSCO                 td                    0.052       3.564 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       3.564         _N2305           
 CLMS_285_721/RSCO                 td                    0.049       3.613 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=3)        0.000       3.613         _N2304           
 CLMS_285_727/RSCO                 td                    0.049       3.662 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.662         _N2303           
 CLMS_285_733/RSCO                 td                    0.049       3.711 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.711         _N2302           
 CLMS_285_739/RSCO                 td                    0.049       3.760 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[69]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       3.760         _N2301           
 CLMS_285_745/RSCO                 td                    0.049       3.809 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[31]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       3.809         _N2300           
 CLMS_285_751/RSCO                 td                    0.049       3.858 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[28]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.858         _N2299           
 CLMS_285_757/RSCO                 td                    0.049       3.907 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[81]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       3.907         _N2298           
 CLMS_285_769/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/RS

 Data arrival time                                                   3.907         Logic Levels: 8  
                                                                                   Logic: 0.520ns(33.810%), Route: 1.018ns(66.190%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328    1001.564         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.236    1001.995         _N3272           
 CLMS_285_769/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.198                          
 clock uncertainty                                      -0.050    1002.148                          

 Recovery time                                          -0.116    1002.032                          

 Data required time                                               1002.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.032                          
 Data arrival time                                                   3.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.125                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.999
  Launch Clock Delay      :  2.369
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_515/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_874/CLKOUT
                                   net (fanout=2432)     0.312       2.369         _N3273           
 CLMA_165_648/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_165_648/Q3                   tco                   0.125       2.494 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      1.129       3.623         u_CORES/u_debug_core_0/resetn
 CLMS_243_733/RSCO                 td                    0.052       3.675 r       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       3.675         _N2331           
 CLMS_243_739/RSCO                 td                    0.049       3.724 r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=5)        0.000       3.724         _N2330           
 CLMS_243_745/RSCO                 td                    0.049       3.773 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.773         _N2329           
 CLMS_243_751/RSCO                 td                    0.049       3.822 r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       3.822         _N2328           
 CLMS_243_757/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.822         Logic Levels: 4  
                                                                                   Logic: 0.324ns(22.299%), Route: 1.129ns(77.701%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328    1001.564         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.240    1001.999         _N3272           
 CLMS_243_757/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.203    1002.202                          
 clock uncertainty                                      -0.050    1002.152                          

 Recovery time                                          -0.116    1002.036                          

 Data required time                                               1002.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.036                          
 Data arrival time                                                   3.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.999
  Launch Clock Delay      :  2.369
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_515/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_874/CLKOUT
                                   net (fanout=2432)     0.312       2.369         _N3273           
 CLMA_165_648/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_165_648/Q3                   tco                   0.125       2.494 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=155)      1.129       3.623         u_CORES/u_debug_core_0/resetn
 CLMS_243_733/RSCO                 td                    0.052       3.675 r       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       3.675         _N2331           
 CLMS_243_739/RSCO                 td                    0.049       3.724 r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=5)        0.000       3.724         _N2330           
 CLMS_243_745/RSCO                 td                    0.049       3.773 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.773         _N2329           
 CLMS_243_751/RSCO                 td                    0.049       3.822 r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       3.822         _N2328           
 CLMS_243_757/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.822         Logic Levels: 4  
                                                                                   Logic: 0.324ns(22.299%), Route: 1.129ns(77.701%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328    1001.564         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.240    1001.999         _N3272           
 CLMS_243_757/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.203    1002.202                          
 clock uncertainty                                      -0.050    1002.152                          

 Recovery time                                          -0.116    1002.036                          

 Data required time                                               1002.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.036                          
 Data arrival time                                                   3.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[0]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.367
  Launch Clock Delay      :  2.022
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.268     502.022         _N3272           
 CLMA_249_619/CLK                                                          f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_249_619/Q0                   tco                   0.109     502.131 f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.262     502.393         u_Top_Project/u_algorithm_down/resetn_GetMax
 CLMA_231_606/RS                                                           f       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 502.393         Logic Levels: 0  
                                                                                   Logic: 0.109ns(29.380%), Route: 0.262ns(70.620%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.316     502.367         _N3274           
 CLMA_231_606/CLK                                                          f       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.202     502.165                          
 clock uncertainty                                       0.000     502.165                          

 Removal time                                           -0.038     502.127                          

 Data required time                                                502.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.127                          
 Data arrival time                                                 502.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[5]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.367
  Launch Clock Delay      :  2.022
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.268     502.022         _N3272           
 CLMA_249_619/CLK                                                          f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_249_619/Q0                   tco                   0.109     502.131 f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.262     502.393         u_Top_Project/u_algorithm_down/resetn_GetMax
 CLMA_231_606/RS                                                           f       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[5]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 502.393         Logic Levels: 0  
                                                                                   Logic: 0.109ns(29.380%), Route: 0.262ns(70.620%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.316     502.367         _N3274           
 CLMA_231_606/CLK                                                          f       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.202     502.165                          
 clock uncertainty                                       0.000     502.165                          

 Removal time                                           -0.038     502.127                          

 Data required time                                                502.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.127                          
 Data arrival time                                                 502.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[6]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.367
  Launch Clock Delay      :  2.022
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_534/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_873/CLKOUT
                                   net (fanout=1434)     0.268     502.022         _N3272           
 CLMA_249_619/CLK                                                          f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_249_619/Q0                   tco                   0.109     502.131 f       u_Top_Project/u_algorithm_down/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.262     502.393         u_Top_Project/u_algorithm_down/resetn_GetMax
 CLMA_231_606/RS                                                           f       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[6]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 502.393         Logic Levels: 0  
                                                                                   Logic: 0.109ns(29.380%), Route: 0.262ns(70.620%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_876/CLKOUT
                                   net (fanout=1360)     0.316     502.367         _N3274           
 CLMA_231_606/CLK                                                          f       u_Top_Project/u_algorithm_down/GetMax_u/max_RGB[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.202     502.165                          
 clock uncertainty                                       0.000     502.165                          

 Removal time                                           -0.038     502.127                          

 Data required time                                                502.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.127                          
 Data arrival time                                                 502.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws_B (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_870/CLKOUT
                                   net (fanout=106)      0.316       2.381         _N3269           
 CLMA_273_570/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_273_570/Q2                   tco                   0.125       2.506 f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.513       3.019         u_Top_Project/u_RGB_control_Top_B/ws_Send_24Bit
 CLMA_249_516/Y1                   td                    0.123       3.142 r       u_Top_Project/u_RGB_control_Top_B/current_state_2/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        1.539       4.681         nt_ws_B          
 IOLHR_16_258/DO_P                 td                    0.488       5.169 r       ws_B_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       5.169         ws_B_obuf/ntO    
 IOBD_0_258/PAD                    td                    1.954       7.123 r       ws_B_obuf/opit_0/O
                                   net (fanout=1)        0.116       7.239         ws_B             
 W25                                                                       r       ws_B (port)      

 Data arrival time                                                   7.239         Logic Levels: 3  
                                                                                   Logic: 2.690ns(55.373%), Route: 2.168ns(44.627%)
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : ws (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.832         ntclkbufg_2      
 HCKB_213_468/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_869/CLKOUT
                                   net (fanout=103)      0.293       2.358         _N3268           
 CLMA_195_420/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_195_420/CR2                  tco                   0.141       2.499 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=15)       0.468       2.967         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_195_445/Y0                   td                    0.125       3.092 r       u_Top_Project/u_RGB_control_Top_A/current_state_2/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        1.203       4.295         nt_ws            
 IOLHR_16_282/DO_P                 td                    0.488       4.783 r       ws_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.783         ws_obuf/ntO      
 IOBD_0_282/PAD                    td                    1.954       6.737 r       ws_obuf/opit_0/O 
                                   net (fanout=1)        0.119       6.856         ws               
 V26                                                                       r       ws (port)        

 Data arrival time                                                   6.856         Logic Levels: 3  
                                                                                   Logic: 2.708ns(60.205%), Route: 1.790ns(39.795%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d2[20]/opit_0_inv/CLK
Endpoint    : vout_data[20] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_515/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_874/CLKOUT
                                   net (fanout=2432)     0.294       2.351         _N3273           
 CLMS_159_757/CLK                                                          r       vin_data_d2[20]/opit_0_inv/CLK

 CLMS_159_757/Q3                   tco                   0.125       2.476 f       vin_data_d2[20]/opit_0_inv/Q
                                   net (fanout=18)       1.842       4.318         nt_vout_data[20] 
 IOLHR_16_366/DO_P                 td                    0.488       4.806 f       vout_data_obuf[20]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.806         vout_data_obuf[20]/ntO
 IOBD_0_366/PAD                    td                    1.546       6.352 f       vout_data_obuf[20]/opit_0/O
                                   net (fanout=1)        0.126       6.478         vout_data[20]    
 N26                                                                       f       vout_data[20] (port)

 Data arrival time                                                   6.478         Logic Levels: 2  
                                                                                   Logic: 2.159ns(52.314%), Route: 1.968ns(47.686%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs (port)
Endpoint    : vin_vs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H26                                                     0.000       0.000 f       vin_vs (port)    
                                   net (fanout=1)        0.155       0.155         vin_vs           
 IOBD_0_648/DIN                    td                    0.440       0.595 f       vin_vs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.595         vin_vs_ibuf/ntD  
 IOLHR_16_648/DI_TO_CLK            td                    0.073       0.668 f       vin_vs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.165       0.833         nt_vin_vs        
 CLMA_21_649/M3                                                            f       vin_vs_d0/opit_0_inv/D

 Data arrival time                                                   0.833         Logic Levels: 2  
                                                                                   Logic: 0.513ns(61.585%), Route: 0.320ns(38.415%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : sys_reset_n_u0/syn_rst_n_d0/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.440       0.566 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.566         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.073       0.639 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6)        0.282       0.921         nt_rst_n         
 CLMA_27_888/RS                                                            f       sys_reset_n_u0/syn_rst_n_d0/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   0.921         Logic Levels: 2  
                                                                                   Logic: 0.513ns(55.700%), Route: 0.408ns(44.300%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.440       0.566 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.566         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.073       0.639 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6)        0.282       0.921         nt_rst_n         
 CLMS_27_889/RS                                                            f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   0.921         Logic Levels: 2  
                                                                                   Logic: 0.513ns(55.700%), Route: 0.408ns(44.300%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 25.000 sec
Action report_timing: CPU time elapsed is 23.719 sec
Current time: Tue Nov  8 16:12:39 2022
Action report_timing: Peak memory pool usage is 1,135,591,424 bytes
Report timing is finished successfully.
