;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMZ 0, <122
	SUB -100, -302
	ADD @-30, 4
	ADD @-30, 4
	ADD @-30, 4
	JMZ <121, <103
	JMZ <121, <103
	SUB 10, 3
	SUB #521, @106
	SPL 100, 32
	SUB @-127, 100
	SUB @124, 106
	SUB @124, 106
	SPL 0, <-22
	MOV @121, 103
	DJN -1, @-26
	DJN -1, @-26
	CMP <3, @602
	JMN @72, #500
	JMN @72, #500
	SUB -207, <-120
	ADD @-121, @103
	SUB -12, @10
	MOV -104, <-20
	JMZ 0, <122
	MOV @121, 103
	DJN -1, @-20
	SUB -207, <-120
	SUB 600, 300
	ADD @130, 9
	JMZ 0, <122
	ADD 240, 60
	DJN -31, @-26
	ADD 210, 60
	ADD #270, <1
	ADD -11, <-123
	DJN -11, @-123
	DJN -1, @-26
	JMZ 0, <122
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -4, <-20
	MOV -4, <-20
	SPL 0, <-22
	SPL 0, <-22
	MOV -4, <-20
