<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: Uotghs Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structUotghs.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structUotghs-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">Uotghs Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="uotghs_8h_source.html">uotghs.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Uotghs:</div>
<div class="dyncontent">
<div class="center"><img src="structUotghs__coll__graph.png" border="0" usemap="#aUotghs_coll__map" alt="Collaboration graph"/></div>
<map name="aUotghs_coll__map" id="aUotghs_coll__map">
<area shape="rect" title=" " alt="" coords="110,93,178,119"/>
<area shape="rect" href="structUotghsDevdma.html" title="UotghsDevdma hardware registers." alt="" coords="5,5,128,31"/>
<area shape="rect" href="structUotghsHstdma.html" title="UotghsHstdma hardware registers." alt="" coords="163,5,282,31"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ac3dced728ab758d82392a5245ecbf1e2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#ac3dced728ab758d82392a5245ecbf1e2">UOTGHS_DEVCTRL</a></td></tr>
<tr class="memdesc:ac3dced728ab758d82392a5245ecbf1e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0000) Device General Control Register  <br /></td></tr>
<tr class="separator:ac3dced728ab758d82392a5245ecbf1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1331ca28b24f3a277de95be55e0d139a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a1331ca28b24f3a277de95be55e0d139a">UOTGHS_DEVISR</a></td></tr>
<tr class="memdesc:a1331ca28b24f3a277de95be55e0d139a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0004) Device Global Interrupt Status Register  <br /></td></tr>
<tr class="separator:a1331ca28b24f3a277de95be55e0d139a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe20e87610591acb21a5b0dc5ef4ebb"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#aebe20e87610591acb21a5b0dc5ef4ebb">UOTGHS_DEVICR</a></td></tr>
<tr class="memdesc:aebe20e87610591acb21a5b0dc5ef4ebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0008) Device Global Interrupt Clear Register  <br /></td></tr>
<tr class="separator:aebe20e87610591acb21a5b0dc5ef4ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda49618baa6c270a6b97f9da36bdaf4"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#afda49618baa6c270a6b97f9da36bdaf4">UOTGHS_DEVIFR</a></td></tr>
<tr class="memdesc:afda49618baa6c270a6b97f9da36bdaf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x000C) Device Global Interrupt Set Register  <br /></td></tr>
<tr class="separator:afda49618baa6c270a6b97f9da36bdaf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e31a14fc9dae0da68ef92572f4ee395"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a1e31a14fc9dae0da68ef92572f4ee395">UOTGHS_DEVIMR</a></td></tr>
<tr class="memdesc:a1e31a14fc9dae0da68ef92572f4ee395"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0010) Device Global Interrupt Mask Register  <br /></td></tr>
<tr class="separator:a1e31a14fc9dae0da68ef92572f4ee395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a617eaf778f68ab09cb093995449e62c7"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a617eaf778f68ab09cb093995449e62c7">UOTGHS_DEVIDR</a></td></tr>
<tr class="memdesc:a617eaf778f68ab09cb093995449e62c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0014) Device Global Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a617eaf778f68ab09cb093995449e62c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4bdccdfde2168211ca9b697a79ac7ca"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#ae4bdccdfde2168211ca9b697a79ac7ca">UOTGHS_DEVIER</a></td></tr>
<tr class="memdesc:ae4bdccdfde2168211ca9b697a79ac7ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0018) Device Global Interrupt Enable Register  <br /></td></tr>
<tr class="separator:ae4bdccdfde2168211ca9b697a79ac7ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dcba082231713c5c693a5117d798c9f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a6dcba082231713c5c693a5117d798c9f">UOTGHS_DEVEPT</a></td></tr>
<tr class="memdesc:a6dcba082231713c5c693a5117d798c9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x001C) Device Endpoint Register  <br /></td></tr>
<tr class="separator:a6dcba082231713c5c693a5117d798c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad92b20e5e0ed03bd4e47ecb0016d420a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#ad92b20e5e0ed03bd4e47ecb0016d420a">UOTGHS_DEVFNUM</a></td></tr>
<tr class="memdesc:ad92b20e5e0ed03bd4e47ecb0016d420a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0020) Device Frame Number Register  <br /></td></tr>
<tr class="separator:ad92b20e5e0ed03bd4e47ecb0016d420a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f567dbdf56b602c579de15a03fd127"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#ac8f567dbdf56b602c579de15a03fd127">Reserved1</a> [55]</td></tr>
<tr class="separator:ac8f567dbdf56b602c579de15a03fd127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a750a992c2a9e8ceab3f639b6d8375d65"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a750a992c2a9e8ceab3f639b6d8375d65">UOTGHS_DEVEPTCFG</a> [10]</td></tr>
<tr class="memdesc:a750a992c2a9e8ceab3f639b6d8375d65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x100) Device Endpoint Configuration Register (n = 0)  <br /></td></tr>
<tr class="separator:a750a992c2a9e8ceab3f639b6d8375d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ca0ba67adfcf2a8bc9cb30b43216430"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a4ca0ba67adfcf2a8bc9cb30b43216430">Reserved2</a> [2]</td></tr>
<tr class="separator:a4ca0ba67adfcf2a8bc9cb30b43216430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd59c1415ab8730823cd25913980eb6a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#acd59c1415ab8730823cd25913980eb6a">UOTGHS_DEVEPTISR</a> [10]</td></tr>
<tr class="memdesc:acd59c1415ab8730823cd25913980eb6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x130) Device Endpoint Status Register (n = 0)  <br /></td></tr>
<tr class="separator:acd59c1415ab8730823cd25913980eb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ad6167ced5fbd3a8fc65d137467fee"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a04ad6167ced5fbd3a8fc65d137467fee">Reserved3</a> [2]</td></tr>
<tr class="separator:a04ad6167ced5fbd3a8fc65d137467fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf344c031d33c355687485b399742830"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#adf344c031d33c355687485b399742830">UOTGHS_DEVEPTICR</a> [10]</td></tr>
<tr class="memdesc:adf344c031d33c355687485b399742830"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x160) Device Endpoint Clear Register (n = 0)  <br /></td></tr>
<tr class="separator:adf344c031d33c355687485b399742830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39eed23e5ab90529311b996e96ffe21"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#aa39eed23e5ab90529311b996e96ffe21">Reserved4</a> [2]</td></tr>
<tr class="separator:aa39eed23e5ab90529311b996e96ffe21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe669bebb1f76627136cfe86fe46f21a"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#abe669bebb1f76627136cfe86fe46f21a">UOTGHS_DEVEPTIFR</a> [10]</td></tr>
<tr class="memdesc:abe669bebb1f76627136cfe86fe46f21a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x190) Device Endpoint Set Register (n = 0)  <br /></td></tr>
<tr class="separator:abe669bebb1f76627136cfe86fe46f21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabba754759c4ce8e3c15c4f8db8a8bb4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#aabba754759c4ce8e3c15c4f8db8a8bb4">Reserved5</a> [2]</td></tr>
<tr class="separator:aabba754759c4ce8e3c15c4f8db8a8bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f5b5c96694bd96409c3fddb8b2c1aa"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#ac5f5b5c96694bd96409c3fddb8b2c1aa">UOTGHS_DEVEPTIMR</a> [10]</td></tr>
<tr class="memdesc:ac5f5b5c96694bd96409c3fddb8b2c1aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x1C0) Device Endpoint Mask Register (n = 0)  <br /></td></tr>
<tr class="separator:ac5f5b5c96694bd96409c3fddb8b2c1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c73dae2b1ff9cc623d57792cd6e7ccb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a8c73dae2b1ff9cc623d57792cd6e7ccb">Reserved6</a> [2]</td></tr>
<tr class="separator:a8c73dae2b1ff9cc623d57792cd6e7ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8758e94f4557dfcdcccabd763482f29"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#af8758e94f4557dfcdcccabd763482f29">UOTGHS_DEVEPTIER</a> [10]</td></tr>
<tr class="memdesc:af8758e94f4557dfcdcccabd763482f29"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x1F0) Device Endpoint Enable Register (n = 0)  <br /></td></tr>
<tr class="separator:af8758e94f4557dfcdcccabd763482f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab469cb3ac52de813737962ed4da963c9"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#ab469cb3ac52de813737962ed4da963c9">Reserved7</a> [2]</td></tr>
<tr class="separator:ab469cb3ac52de813737962ed4da963c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a2134fd6a9a2f6617b6c4a6fea1019"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#ab7a2134fd6a9a2f6617b6c4a6fea1019">UOTGHS_DEVEPTIDR</a> [10]</td></tr>
<tr class="memdesc:ab7a2134fd6a9a2f6617b6c4a6fea1019"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x220) Device Endpoint Disable Register (n = 0)  <br /></td></tr>
<tr class="separator:ab7a2134fd6a9a2f6617b6c4a6fea1019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ece8f37435f699859aa9f082896566"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a65ece8f37435f699859aa9f082896566">Reserved8</a> [50]</td></tr>
<tr class="separator:a65ece8f37435f699859aa9f082896566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2825cb370ef93ff6a5692016d32b15d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structUotghsDevdma.html">UotghsDevdma</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a2825cb370ef93ff6a5692016d32b15d6">UOTGHS_DEVDMA</a> [<a class="el" href="uotghs_8h.html#afe17bdd9f434fb6094cae1424ac9fade">UOTGHSDEVDMA_NUMBER</a>]</td></tr>
<tr class="memdesc:a2825cb370ef93ff6a5692016d32b15d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x310) n = 1 .. 6  <br /></td></tr>
<tr class="separator:a2825cb370ef93ff6a5692016d32b15d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa47c027b87eb2fe4bc90cbf0b5f65d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a0fa47c027b87eb2fe4bc90cbf0b5f65d">Reserved9</a> [36]</td></tr>
<tr class="separator:a0fa47c027b87eb2fe4bc90cbf0b5f65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb677d290b86e8755b809710f0efff4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a3bb677d290b86e8755b809710f0efff4">UOTGHS_HSTCTRL</a></td></tr>
<tr class="memdesc:a3bb677d290b86e8755b809710f0efff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0400) Host General Control Register  <br /></td></tr>
<tr class="separator:a3bb677d290b86e8755b809710f0efff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad27c642fba39a8ff07fb59e504c41eb4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#ad27c642fba39a8ff07fb59e504c41eb4">UOTGHS_HSTISR</a></td></tr>
<tr class="memdesc:ad27c642fba39a8ff07fb59e504c41eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0404) Host Global Interrupt Status Register  <br /></td></tr>
<tr class="separator:ad27c642fba39a8ff07fb59e504c41eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecb56c9928fd74da507aee8cca0a565e"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#aecb56c9928fd74da507aee8cca0a565e">UOTGHS_HSTICR</a></td></tr>
<tr class="memdesc:aecb56c9928fd74da507aee8cca0a565e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0408) Host Global Interrupt Clear Register  <br /></td></tr>
<tr class="separator:aecb56c9928fd74da507aee8cca0a565e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528ebfbba6c8f04dfdfb8537f0730d7e"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a528ebfbba6c8f04dfdfb8537f0730d7e">UOTGHS_HSTIFR</a></td></tr>
<tr class="memdesc:a528ebfbba6c8f04dfdfb8537f0730d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x040C) Host Global Interrupt Set Register  <br /></td></tr>
<tr class="separator:a528ebfbba6c8f04dfdfb8537f0730d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c5d9f7702e0d032b98d35b1f886f468"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a3c5d9f7702e0d032b98d35b1f886f468">UOTGHS_HSTIMR</a></td></tr>
<tr class="memdesc:a3c5d9f7702e0d032b98d35b1f886f468"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0410) Host Global Interrupt Mask Register  <br /></td></tr>
<tr class="separator:a3c5d9f7702e0d032b98d35b1f886f468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45bd82bd54524bb559892f943b3bfd9"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#aa45bd82bd54524bb559892f943b3bfd9">UOTGHS_HSTIDR</a></td></tr>
<tr class="memdesc:aa45bd82bd54524bb559892f943b3bfd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0414) Host Global Interrupt Disable Register  <br /></td></tr>
<tr class="separator:aa45bd82bd54524bb559892f943b3bfd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a088f3633e22b49639e1fc18916e90e23"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a088f3633e22b49639e1fc18916e90e23">UOTGHS_HSTIER</a></td></tr>
<tr class="memdesc:a088f3633e22b49639e1fc18916e90e23"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0418) Host Global Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a088f3633e22b49639e1fc18916e90e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d0d327c6434f4d1c4b9871d6626157"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#ac5d0d327c6434f4d1c4b9871d6626157">UOTGHS_HSTPIP</a></td></tr>
<tr class="memdesc:ac5d0d327c6434f4d1c4b9871d6626157"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0041C) Host Pipe Register  <br /></td></tr>
<tr class="separator:ac5d0d327c6434f4d1c4b9871d6626157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c2ad0f15569fd399d00709412d756f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a14c2ad0f15569fd399d00709412d756f">UOTGHS_HSTFNUM</a></td></tr>
<tr class="memdesc:a14c2ad0f15569fd399d00709412d756f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0420) Host Frame Number Register  <br /></td></tr>
<tr class="separator:a14c2ad0f15569fd399d00709412d756f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5614158ffee69f191d43fb477da659b5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a5614158ffee69f191d43fb477da659b5">UOTGHS_HSTADDR1</a></td></tr>
<tr class="memdesc:a5614158ffee69f191d43fb477da659b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0424) Host Address 1 Register  <br /></td></tr>
<tr class="separator:a5614158ffee69f191d43fb477da659b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a651e9247f2a00c41640053e1d4a77bab"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a651e9247f2a00c41640053e1d4a77bab">UOTGHS_HSTADDR2</a></td></tr>
<tr class="memdesc:a651e9247f2a00c41640053e1d4a77bab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0428) Host Address 2 Register  <br /></td></tr>
<tr class="separator:a651e9247f2a00c41640053e1d4a77bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39443151836abb0788059c5941f485b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#ab39443151836abb0788059c5941f485b">UOTGHS_HSTADDR3</a></td></tr>
<tr class="memdesc:ab39443151836abb0788059c5941f485b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x042C) Host Address 3 Register  <br /></td></tr>
<tr class="separator:ab39443151836abb0788059c5941f485b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e65a8f5a2bb383e9b084c1ce5eb514c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a9e65a8f5a2bb383e9b084c1ce5eb514c">Reserved10</a> [52]</td></tr>
<tr class="separator:a9e65a8f5a2bb383e9b084c1ce5eb514c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b1c0b9e3cbfd3eb8a11e72cd0ce437"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#ae8b1c0b9e3cbfd3eb8a11e72cd0ce437">UOTGHS_HSTPIPCFG</a> [10]</td></tr>
<tr class="memdesc:ae8b1c0b9e3cbfd3eb8a11e72cd0ce437"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x500) Host Pipe Configuration Register (n = 0)  <br /></td></tr>
<tr class="separator:ae8b1c0b9e3cbfd3eb8a11e72cd0ce437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89b666a19d6f07f2a3b1f4b069bd8513"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a89b666a19d6f07f2a3b1f4b069bd8513">Reserved11</a> [2]</td></tr>
<tr class="separator:a89b666a19d6f07f2a3b1f4b069bd8513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfbf153647dece5865f5574d1529eac8"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#abfbf153647dece5865f5574d1529eac8">UOTGHS_HSTPIPISR</a> [10]</td></tr>
<tr class="memdesc:abfbf153647dece5865f5574d1529eac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x530) Host Pipe Status Register (n = 0)  <br /></td></tr>
<tr class="separator:abfbf153647dece5865f5574d1529eac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4aba4d6d152f2101244e5b2248520fc"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#aa4aba4d6d152f2101244e5b2248520fc">Reserved12</a> [2]</td></tr>
<tr class="separator:aa4aba4d6d152f2101244e5b2248520fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80ed3355539ac971ec9ee482119c30e"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#aa80ed3355539ac971ec9ee482119c30e">UOTGHS_HSTPIPICR</a> [10]</td></tr>
<tr class="memdesc:aa80ed3355539ac971ec9ee482119c30e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x560) Host Pipe Clear Register (n = 0)  <br /></td></tr>
<tr class="separator:aa80ed3355539ac971ec9ee482119c30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fabaf776133a1c76f3dd77574b4fe94"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a7fabaf776133a1c76f3dd77574b4fe94">Reserved13</a> [2]</td></tr>
<tr class="separator:a7fabaf776133a1c76f3dd77574b4fe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d3a9474df56f2a2b5a258ca62bdc7b"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a62d3a9474df56f2a2b5a258ca62bdc7b">UOTGHS_HSTPIPIFR</a> [10]</td></tr>
<tr class="memdesc:a62d3a9474df56f2a2b5a258ca62bdc7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x590) Host Pipe Set Register (n = 0)  <br /></td></tr>
<tr class="separator:a62d3a9474df56f2a2b5a258ca62bdc7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c78b197e6ba7b07077a3933a11e051b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a1c78b197e6ba7b07077a3933a11e051b">Reserved14</a> [2]</td></tr>
<tr class="separator:a1c78b197e6ba7b07077a3933a11e051b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ede2881e5ba0dd575ff8fd6a4c60ebf"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a3ede2881e5ba0dd575ff8fd6a4c60ebf">UOTGHS_HSTPIPIMR</a> [10]</td></tr>
<tr class="memdesc:a3ede2881e5ba0dd575ff8fd6a4c60ebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x5C0) Host Pipe Mask Register (n = 0)  <br /></td></tr>
<tr class="separator:a3ede2881e5ba0dd575ff8fd6a4c60ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ffdc0fb1f91e78c193b402a678a898a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a2ffdc0fb1f91e78c193b402a678a898a">Reserved15</a> [2]</td></tr>
<tr class="separator:a2ffdc0fb1f91e78c193b402a678a898a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6daea27c510691e2964854b84935d58"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#af6daea27c510691e2964854b84935d58">UOTGHS_HSTPIPIER</a> [10]</td></tr>
<tr class="memdesc:af6daea27c510691e2964854b84935d58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x5F0) Host Pipe Enable Register (n = 0)  <br /></td></tr>
<tr class="separator:af6daea27c510691e2964854b84935d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2dfeb353be1d8a74bdedf1bf2cc0bb7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#af2dfeb353be1d8a74bdedf1bf2cc0bb7">Reserved16</a> [2]</td></tr>
<tr class="separator:af2dfeb353be1d8a74bdedf1bf2cc0bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a3c218f605e29082829d9bca096bb7c"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a8a3c218f605e29082829d9bca096bb7c">UOTGHS_HSTPIPIDR</a> [10]</td></tr>
<tr class="memdesc:a8a3c218f605e29082829d9bca096bb7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x620) Host Pipe Disable Register (n = 0)  <br /></td></tr>
<tr class="separator:a8a3c218f605e29082829d9bca096bb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f2ddcc670a0611605dd2660965594c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a81f2ddcc670a0611605dd2660965594c">Reserved17</a> [2]</td></tr>
<tr class="separator:a81f2ddcc670a0611605dd2660965594c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bdb953957d9bf0bfc2c4a4281c0d6dc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a2bdb953957d9bf0bfc2c4a4281c0d6dc">UOTGHS_HSTPIPINRQ</a> [10]</td></tr>
<tr class="memdesc:a2bdb953957d9bf0bfc2c4a4281c0d6dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x650) Host Pipe IN Request Register (n = 0)  <br /></td></tr>
<tr class="separator:a2bdb953957d9bf0bfc2c4a4281c0d6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e74948a3cc77a57c892c9210306ea88"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a7e74948a3cc77a57c892c9210306ea88">Reserved18</a> [2]</td></tr>
<tr class="separator:a7e74948a3cc77a57c892c9210306ea88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c560b1ccafecf7586e572cb17b21d9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#ac6c560b1ccafecf7586e572cb17b21d9">UOTGHS_HSTPIPERR</a> [10]</td></tr>
<tr class="memdesc:ac6c560b1ccafecf7586e572cb17b21d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x680) Host Pipe Error Register (n = 0)  <br /></td></tr>
<tr class="separator:ac6c560b1ccafecf7586e572cb17b21d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28686e63664fa5bb5bce7ddf59fcc045"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a28686e63664fa5bb5bce7ddf59fcc045">Reserved19</a> [26]</td></tr>
<tr class="separator:a28686e63664fa5bb5bce7ddf59fcc045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32a2283701ddeff3cd6fa18c6a184c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structUotghsHstdma.html">UotghsHstdma</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#ad32a2283701ddeff3cd6fa18c6a184c7">UOTGHS_HSTDMA</a> [<a class="el" href="uotghs_8h.html#ab3744fbfcaacd692983a0efb792b51f4">UOTGHSHSTDMA_NUMBER</a>]</td></tr>
<tr class="memdesc:ad32a2283701ddeff3cd6fa18c6a184c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x710) n = 1 .. 6  <br /></td></tr>
<tr class="separator:ad32a2283701ddeff3cd6fa18c6a184c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f58696ee510a1bddf42f869eb20b607"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a4f58696ee510a1bddf42f869eb20b607">Reserved20</a> [36]</td></tr>
<tr class="separator:a4f58696ee510a1bddf42f869eb20b607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5255ac166c269575de2fc654640d1e22"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a5255ac166c269575de2fc654640d1e22">UOTGHS_CTRL</a></td></tr>
<tr class="memdesc:a5255ac166c269575de2fc654640d1e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0800) General Control Register  <br /></td></tr>
<tr class="separator:a5255ac166c269575de2fc654640d1e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a49df2eae9c1e43178f7709daa6bed6"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a8a49df2eae9c1e43178f7709daa6bed6">UOTGHS_SR</a></td></tr>
<tr class="memdesc:a8a49df2eae9c1e43178f7709daa6bed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0804) General Status Register  <br /></td></tr>
<tr class="separator:a8a49df2eae9c1e43178f7709daa6bed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0cdc78ed4e6b687bd76d3eb57bb5d3f"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#af0cdc78ed4e6b687bd76d3eb57bb5d3f">UOTGHS_SCR</a></td></tr>
<tr class="memdesc:af0cdc78ed4e6b687bd76d3eb57bb5d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0808) General Status Clear Register  <br /></td></tr>
<tr class="separator:af0cdc78ed4e6b687bd76d3eb57bb5d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc12755c42087119f6746bd9216ddc2e"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#abc12755c42087119f6746bd9216ddc2e">UOTGHS_SFR</a></td></tr>
<tr class="memdesc:abc12755c42087119f6746bd9216ddc2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x080C) General Status Set Register  <br /></td></tr>
<tr class="separator:abc12755c42087119f6746bd9216ddc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d038c5424dd75c0fbb022360fb6177"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#a96d038c5424dd75c0fbb022360fb6177">Reserved21</a> [7]</td></tr>
<tr class="separator:a96d038c5424dd75c0fbb022360fb6177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0ee28f59e0830077a7eeb46e4e36ed"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUotghs.html#afa0ee28f59e0830077a7eeb46e4e36ed">UOTGHS_FSM</a></td></tr>
<tr class="memdesc:afa0ee28f59e0830077a7eeb46e4e36ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x082C) General Finite State Machine Register  <br /></td></tr>
<tr class="separator:afa0ee28f59e0830077a7eeb46e4e36ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00057">57</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="ac8f567dbdf56b602c579de15a03fd127" name="ac8f567dbdf56b602c579de15a03fd127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8f567dbdf56b602c579de15a03fd127">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved1[55]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00067">67</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a9e65a8f5a2bb383e9b084c1ce5eb514c" name="a9e65a8f5a2bb383e9b084c1ce5eb514c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e65a8f5a2bb383e9b084c1ce5eb514c">&#9670;&#160;</a></span>Reserved10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved10[52]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00096">96</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a89b666a19d6f07f2a3b1f4b069bd8513" name="a89b666a19d6f07f2a3b1f4b069bd8513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89b666a19d6f07f2a3b1f4b069bd8513">&#9670;&#160;</a></span>Reserved11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved11[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00098">98</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa4aba4d6d152f2101244e5b2248520fc" name="aa4aba4d6d152f2101244e5b2248520fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4aba4d6d152f2101244e5b2248520fc">&#9670;&#160;</a></span>Reserved12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved12[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00100">100</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7fabaf776133a1c76f3dd77574b4fe94" name="a7fabaf776133a1c76f3dd77574b4fe94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fabaf776133a1c76f3dd77574b4fe94">&#9670;&#160;</a></span>Reserved13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved13[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00102">102</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1c78b197e6ba7b07077a3933a11e051b" name="a1c78b197e6ba7b07077a3933a11e051b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c78b197e6ba7b07077a3933a11e051b">&#9670;&#160;</a></span>Reserved14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved14[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00104">104</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2ffdc0fb1f91e78c193b402a678a898a" name="a2ffdc0fb1f91e78c193b402a678a898a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ffdc0fb1f91e78c193b402a678a898a">&#9670;&#160;</a></span>Reserved15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved15[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00106">106</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af2dfeb353be1d8a74bdedf1bf2cc0bb7" name="af2dfeb353be1d8a74bdedf1bf2cc0bb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2dfeb353be1d8a74bdedf1bf2cc0bb7">&#9670;&#160;</a></span>Reserved16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved16[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00108">108</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a81f2ddcc670a0611605dd2660965594c" name="a81f2ddcc670a0611605dd2660965594c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f2ddcc670a0611605dd2660965594c">&#9670;&#160;</a></span>Reserved17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved17[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00110">110</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a7e74948a3cc77a57c892c9210306ea88" name="a7e74948a3cc77a57c892c9210306ea88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e74948a3cc77a57c892c9210306ea88">&#9670;&#160;</a></span>Reserved18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved18[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00112">112</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a28686e63664fa5bb5bce7ddf59fcc045" name="a28686e63664fa5bb5bce7ddf59fcc045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28686e63664fa5bb5bce7ddf59fcc045">&#9670;&#160;</a></span>Reserved19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved19[26]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00114">114</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4ca0ba67adfcf2a8bc9cb30b43216430" name="a4ca0ba67adfcf2a8bc9cb30b43216430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ca0ba67adfcf2a8bc9cb30b43216430">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00069">69</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a4f58696ee510a1bddf42f869eb20b607" name="a4f58696ee510a1bddf42f869eb20b607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f58696ee510a1bddf42f869eb20b607">&#9670;&#160;</a></span>Reserved20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved20[36]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00116">116</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a96d038c5424dd75c0fbb022360fb6177" name="a96d038c5424dd75c0fbb022360fb6177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d038c5424dd75c0fbb022360fb6177">&#9670;&#160;</a></span>Reserved21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved21[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00121">121</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a04ad6167ced5fbd3a8fc65d137467fee" name="a04ad6167ced5fbd3a8fc65d137467fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04ad6167ced5fbd3a8fc65d137467fee">&#9670;&#160;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved3[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00071">71</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa39eed23e5ab90529311b996e96ffe21" name="aa39eed23e5ab90529311b996e96ffe21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa39eed23e5ab90529311b996e96ffe21">&#9670;&#160;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved4[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00073">73</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aabba754759c4ce8e3c15c4f8db8a8bb4" name="aabba754759c4ce8e3c15c4f8db8a8bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabba754759c4ce8e3c15c4f8db8a8bb4">&#9670;&#160;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved5[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00075">75</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8c73dae2b1ff9cc623d57792cd6e7ccb" name="a8c73dae2b1ff9cc623d57792cd6e7ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c73dae2b1ff9cc623d57792cd6e7ccb">&#9670;&#160;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00077">77</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab469cb3ac52de813737962ed4da963c9" name="ab469cb3ac52de813737962ed4da963c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab469cb3ac52de813737962ed4da963c9">&#9670;&#160;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved7[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00079">79</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a65ece8f37435f699859aa9f082896566" name="a65ece8f37435f699859aa9f082896566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65ece8f37435f699859aa9f082896566">&#9670;&#160;</a></span>Reserved8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved8[50]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00081">81</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a0fa47c027b87eb2fe4bc90cbf0b5f65d" name="a0fa47c027b87eb2fe4bc90cbf0b5f65d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa47c027b87eb2fe4bc90cbf0b5f65d">&#9670;&#160;</a></span>Reserved9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::Reserved9[36]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00083">83</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5255ac166c269575de2fc654640d1e22" name="a5255ac166c269575de2fc654640d1e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5255ac166c269575de2fc654640d1e22">&#9670;&#160;</a></span>UOTGHS_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Uotghs::UOTGHS_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0800) General Control Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00117">117</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac3dced728ab758d82392a5245ecbf1e2" name="ac3dced728ab758d82392a5245ecbf1e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3dced728ab758d82392a5245ecbf1e2">&#9670;&#160;</a></span>UOTGHS_DEVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Uotghs::UOTGHS_DEVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0000) Device General Control Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00058">58</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2825cb370ef93ff6a5692016d32b15d6" name="a2825cb370ef93ff6a5692016d32b15d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2825cb370ef93ff6a5692016d32b15d6">&#9670;&#160;</a></span>UOTGHS_DEVDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structUotghsDevdma.html">UotghsDevdma</a> Uotghs::UOTGHS_DEVDMA[<a class="el" href="uotghs_8h.html#afe17bdd9f434fb6094cae1424ac9fade">UOTGHSDEVDMA_NUMBER</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x310) n = 1 .. 6 </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00082">82</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a6dcba082231713c5c693a5117d798c9f" name="a6dcba082231713c5c693a5117d798c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dcba082231713c5c693a5117d798c9f">&#9670;&#160;</a></span>UOTGHS_DEVEPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Uotghs::UOTGHS_DEVEPT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x001C) Device Endpoint Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00065">65</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a750a992c2a9e8ceab3f639b6d8375d65" name="a750a992c2a9e8ceab3f639b6d8375d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a750a992c2a9e8ceab3f639b6d8375d65">&#9670;&#160;</a></span>UOTGHS_DEVEPTCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Uotghs::UOTGHS_DEVEPTCFG[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x100) Device Endpoint Configuration Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00068">68</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="adf344c031d33c355687485b399742830" name="adf344c031d33c355687485b399742830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf344c031d33c355687485b399742830">&#9670;&#160;</a></span>UOTGHS_DEVEPTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_DEVEPTICR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x160) Device Endpoint Clear Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00072">72</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab7a2134fd6a9a2f6617b6c4a6fea1019" name="ab7a2134fd6a9a2f6617b6c4a6fea1019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7a2134fd6a9a2f6617b6c4a6fea1019">&#9670;&#160;</a></span>UOTGHS_DEVEPTIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_DEVEPTIDR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x220) Device Endpoint Disable Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00080">80</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af8758e94f4557dfcdcccabd763482f29" name="af8758e94f4557dfcdcccabd763482f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8758e94f4557dfcdcccabd763482f29">&#9670;&#160;</a></span>UOTGHS_DEVEPTIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_DEVEPTIER[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x1F0) Device Endpoint Enable Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00078">78</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abe669bebb1f76627136cfe86fe46f21a" name="abe669bebb1f76627136cfe86fe46f21a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe669bebb1f76627136cfe86fe46f21a">&#9670;&#160;</a></span>UOTGHS_DEVEPTIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_DEVEPTIFR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x190) Device Endpoint Set Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00074">74</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac5f5b5c96694bd96409c3fddb8b2c1aa" name="ac5f5b5c96694bd96409c3fddb8b2c1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f5b5c96694bd96409c3fddb8b2c1aa">&#9670;&#160;</a></span>UOTGHS_DEVEPTIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::UOTGHS_DEVEPTIMR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x1C0) Device Endpoint Mask Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00076">76</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="acd59c1415ab8730823cd25913980eb6a" name="acd59c1415ab8730823cd25913980eb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd59c1415ab8730823cd25913980eb6a">&#9670;&#160;</a></span>UOTGHS_DEVEPTISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::UOTGHS_DEVEPTISR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x130) Device Endpoint Status Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00070">70</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad92b20e5e0ed03bd4e47ecb0016d420a" name="ad92b20e5e0ed03bd4e47ecb0016d420a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad92b20e5e0ed03bd4e47ecb0016d420a">&#9670;&#160;</a></span>UOTGHS_DEVFNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::UOTGHS_DEVFNUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0020) Device Frame Number Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00066">66</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aebe20e87610591acb21a5b0dc5ef4ebb" name="aebe20e87610591acb21a5b0dc5ef4ebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebe20e87610591acb21a5b0dc5ef4ebb">&#9670;&#160;</a></span>UOTGHS_DEVICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_DEVICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0008) Device Global Interrupt Clear Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00060">60</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a617eaf778f68ab09cb093995449e62c7" name="a617eaf778f68ab09cb093995449e62c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a617eaf778f68ab09cb093995449e62c7">&#9670;&#160;</a></span>UOTGHS_DEVIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_DEVIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0014) Device Global Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00063">63</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae4bdccdfde2168211ca9b697a79ac7ca" name="ae4bdccdfde2168211ca9b697a79ac7ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4bdccdfde2168211ca9b697a79ac7ca">&#9670;&#160;</a></span>UOTGHS_DEVIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_DEVIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0018) Device Global Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00064">64</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afda49618baa6c270a6b97f9da36bdaf4" name="afda49618baa6c270a6b97f9da36bdaf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda49618baa6c270a6b97f9da36bdaf4">&#9670;&#160;</a></span>UOTGHS_DEVIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_DEVIFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x000C) Device Global Interrupt Set Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00061">61</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1e31a14fc9dae0da68ef92572f4ee395" name="a1e31a14fc9dae0da68ef92572f4ee395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e31a14fc9dae0da68ef92572f4ee395">&#9670;&#160;</a></span>UOTGHS_DEVIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::UOTGHS_DEVIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0010) Device Global Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00062">62</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a1331ca28b24f3a277de95be55e0d139a" name="a1331ca28b24f3a277de95be55e0d139a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1331ca28b24f3a277de95be55e0d139a">&#9670;&#160;</a></span>UOTGHS_DEVISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::UOTGHS_DEVISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0004) Device Global Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00059">59</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="afa0ee28f59e0830077a7eeb46e4e36ed" name="afa0ee28f59e0830077a7eeb46e4e36ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0ee28f59e0830077a7eeb46e4e36ed">&#9670;&#160;</a></span>UOTGHS_FSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::UOTGHS_FSM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x082C) General Finite State Machine Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00122">122</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a5614158ffee69f191d43fb477da659b5" name="a5614158ffee69f191d43fb477da659b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5614158ffee69f191d43fb477da659b5">&#9670;&#160;</a></span>UOTGHS_HSTADDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Uotghs::UOTGHS_HSTADDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0424) Host Address 1 Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00093">93</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a651e9247f2a00c41640053e1d4a77bab" name="a651e9247f2a00c41640053e1d4a77bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a651e9247f2a00c41640053e1d4a77bab">&#9670;&#160;</a></span>UOTGHS_HSTADDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Uotghs::UOTGHS_HSTADDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0428) Host Address 2 Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00094">94</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ab39443151836abb0788059c5941f485b" name="ab39443151836abb0788059c5941f485b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab39443151836abb0788059c5941f485b">&#9670;&#160;</a></span>UOTGHS_HSTADDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Uotghs::UOTGHS_HSTADDR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x042C) Host Address 3 Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00095">95</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3bb677d290b86e8755b809710f0efff4" name="a3bb677d290b86e8755b809710f0efff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bb677d290b86e8755b809710f0efff4">&#9670;&#160;</a></span>UOTGHS_HSTCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Uotghs::UOTGHS_HSTCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0400) Host General Control Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00084">84</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad32a2283701ddeff3cd6fa18c6a184c7" name="ad32a2283701ddeff3cd6fa18c6a184c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad32a2283701ddeff3cd6fa18c6a184c7">&#9670;&#160;</a></span>UOTGHS_HSTDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structUotghsHstdma.html">UotghsHstdma</a> Uotghs::UOTGHS_HSTDMA[<a class="el" href="uotghs_8h.html#ab3744fbfcaacd692983a0efb792b51f4">UOTGHSHSTDMA_NUMBER</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x710) n = 1 .. 6 </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00115">115</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a14c2ad0f15569fd399d00709412d756f" name="a14c2ad0f15569fd399d00709412d756f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c2ad0f15569fd399d00709412d756f">&#9670;&#160;</a></span>UOTGHS_HSTFNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Uotghs::UOTGHS_HSTFNUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0420) Host Frame Number Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00092">92</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aecb56c9928fd74da507aee8cca0a565e" name="aecb56c9928fd74da507aee8cca0a565e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecb56c9928fd74da507aee8cca0a565e">&#9670;&#160;</a></span>UOTGHS_HSTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_HSTICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0408) Host Global Interrupt Clear Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00086">86</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa45bd82bd54524bb559892f943b3bfd9" name="aa45bd82bd54524bb559892f943b3bfd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa45bd82bd54524bb559892f943b3bfd9">&#9670;&#160;</a></span>UOTGHS_HSTIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_HSTIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0414) Host Global Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00089">89</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a088f3633e22b49639e1fc18916e90e23" name="a088f3633e22b49639e1fc18916e90e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a088f3633e22b49639e1fc18916e90e23">&#9670;&#160;</a></span>UOTGHS_HSTIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_HSTIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0418) Host Global Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00090">90</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a528ebfbba6c8f04dfdfb8537f0730d7e" name="a528ebfbba6c8f04dfdfb8537f0730d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a528ebfbba6c8f04dfdfb8537f0730d7e">&#9670;&#160;</a></span>UOTGHS_HSTIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_HSTIFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x040C) Host Global Interrupt Set Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00087">87</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3c5d9f7702e0d032b98d35b1f886f468" name="a3c5d9f7702e0d032b98d35b1f886f468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c5d9f7702e0d032b98d35b1f886f468">&#9670;&#160;</a></span>UOTGHS_HSTIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::UOTGHS_HSTIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0410) Host Global Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00088">88</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ad27c642fba39a8ff07fb59e504c41eb4" name="ad27c642fba39a8ff07fb59e504c41eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad27c642fba39a8ff07fb59e504c41eb4">&#9670;&#160;</a></span>UOTGHS_HSTISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::UOTGHS_HSTISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0404) Host Global Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00085">85</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac5d0d327c6434f4d1c4b9871d6626157" name="ac5d0d327c6434f4d1c4b9871d6626157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5d0d327c6434f4d1c4b9871d6626157">&#9670;&#160;</a></span>UOTGHS_HSTPIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Uotghs::UOTGHS_HSTPIP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0041C) Host Pipe Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00091">91</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ae8b1c0b9e3cbfd3eb8a11e72cd0ce437" name="ae8b1c0b9e3cbfd3eb8a11e72cd0ce437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8b1c0b9e3cbfd3eb8a11e72cd0ce437">&#9670;&#160;</a></span>UOTGHS_HSTPIPCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Uotghs::UOTGHS_HSTPIPCFG[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x500) Host Pipe Configuration Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00097">97</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="ac6c560b1ccafecf7586e572cb17b21d9" name="ac6c560b1ccafecf7586e572cb17b21d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6c560b1ccafecf7586e572cb17b21d9">&#9670;&#160;</a></span>UOTGHS_HSTPIPERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Uotghs::UOTGHS_HSTPIPERR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x680) Host Pipe Error Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00113">113</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="aa80ed3355539ac971ec9ee482119c30e" name="aa80ed3355539ac971ec9ee482119c30e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa80ed3355539ac971ec9ee482119c30e">&#9670;&#160;</a></span>UOTGHS_HSTPIPICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_HSTPIPICR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x560) Host Pipe Clear Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00101">101</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8a3c218f605e29082829d9bca096bb7c" name="a8a3c218f605e29082829d9bca096bb7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a3c218f605e29082829d9bca096bb7c">&#9670;&#160;</a></span>UOTGHS_HSTPIPIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_HSTPIPIDR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x620) Host Pipe Disable Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00109">109</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af6daea27c510691e2964854b84935d58" name="af6daea27c510691e2964854b84935d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6daea27c510691e2964854b84935d58">&#9670;&#160;</a></span>UOTGHS_HSTPIPIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_HSTPIPIER[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x5F0) Host Pipe Enable Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00107">107</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a62d3a9474df56f2a2b5a258ca62bdc7b" name="a62d3a9474df56f2a2b5a258ca62bdc7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62d3a9474df56f2a2b5a258ca62bdc7b">&#9670;&#160;</a></span>UOTGHS_HSTPIPIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_HSTPIPIFR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x590) Host Pipe Set Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00103">103</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a3ede2881e5ba0dd575ff8fd6a4c60ebf" name="a3ede2881e5ba0dd575ff8fd6a4c60ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ede2881e5ba0dd575ff8fd6a4c60ebf">&#9670;&#160;</a></span>UOTGHS_HSTPIPIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::UOTGHS_HSTPIPIMR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x5C0) Host Pipe Mask Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00105">105</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a2bdb953957d9bf0bfc2c4a4281c0d6dc" name="a2bdb953957d9bf0bfc2c4a4281c0d6dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bdb953957d9bf0bfc2c4a4281c0d6dc">&#9670;&#160;</a></span>UOTGHS_HSTPIPINRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Uotghs::UOTGHS_HSTPIPINRQ[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x650) Host Pipe IN Request Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00111">111</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abfbf153647dece5865f5574d1529eac8" name="abfbf153647dece5865f5574d1529eac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfbf153647dece5865f5574d1529eac8">&#9670;&#160;</a></span>UOTGHS_HSTPIPISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::UOTGHS_HSTPIPISR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x530) Host Pipe Status Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00099">99</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="af0cdc78ed4e6b687bd76d3eb57bb5d3f" name="af0cdc78ed4e6b687bd76d3eb57bb5d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0cdc78ed4e6b687bd76d3eb57bb5d3f">&#9670;&#160;</a></span>UOTGHS_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_SCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0808) General Status Clear Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00119">119</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="abc12755c42087119f6746bd9216ddc2e" name="abc12755c42087119f6746bd9216ddc2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc12755c42087119f6746bd9216ddc2e">&#9670;&#160;</a></span>UOTGHS_SFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Uotghs::UOTGHS_SFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x080C) General Status Set Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00120">120</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<a id="a8a49df2eae9c1e43178f7709daa6bed6" name="a8a49df2eae9c1e43178f7709daa6bed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a49df2eae9c1e43178f7709daa6bed6">&#9670;&#160;</a></span>UOTGHS_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Uotghs::UOTGHS_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structUotghs.html">Uotghs</a> Offset: 0x0804) General Status Register </p>

<p class="definition">Definition at line <a class="el" href="uotghs_8h_source.html#l00118">118</a> of file <a class="el" href="uotghs_8h_source.html">uotghs.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="uotghs_8h_source.html">uotghs.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structUotghs.html">Uotghs</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
