# ALU Design with Universal Verification Methodology(UVM) based Verification
Simple ALU design with UVM based verification environment
