;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-49
	MOV -7, <-20
	DJN -1, @-20
	SLT -107, -20
	JMZ @127, <106
	SUB @120, 106
	SPL @121, 106
	SUB @127, 106
	MOV @0, @-52
	JMN 0, #2
	MOV -7, <-20
	SUB @127, 106
	ADD #570, 66
	MOV -7, <-20
	MOV @0, @52
	JMP 210, <-2
	SUB @127, 106
	ADD 1, 20
	SPL 0, <922
	MOV @0, @52
	ADD 1, 20
	MOV -7, <-20
	SUB @127, 106
	DJN 1, 20
	SUB #300, 90
	ADD @127, 106
	MOV 0, @2
	ADD 10, 8
	SUB @-127, 100
	CMP @127, 106
	ADD @-30, 9
	JMN <-127, 100
	SLT @-30, 9
	ADD @-30, 9
	SUB @127, 106
	SPL 0, #-1
	SPL <127, 106
	MOV 0, @2
	MOV @0, @52
	JMN 0, #2
	SPL 0, <922
	SPL 0, <922
	SPL 0, <922
	DJN -1, @-20
	MOV 0, 922
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	ADD #270, 66
