// Generated by stratus_hls 17.20-p100  (88533.190925)
// Tue Nov 17 14:06:24 2020
// from dut.cc
#include "dut_rtl.h"

struct dut;
dut::dut(sc_module_name name) : sc_module(name) 
    ,clk("clk")
    ,rst("rst")
    ,din_busy("din_busy")
    ,din_vld("din_vld")
    ,din_data("din_data")
    ,dout_busy("dout_busy")
    ,dout_vld("dout_vld")
    ,dout_data("dout_data")
    ,dout_m_req_m_prev_trig_req("dout_m_req_m_prev_trig_req")
    ,dut_Xor_1Ux1U_1U_4_9_out1("dut_Xor_1Ux1U_1U_4_9_out1")
    ,dout_m_unacked_req("dout_m_unacked_req")
    ,dut_Or_1U_0_4_10_out1("dut_Or_1U_0_4_10_out1")
    ,dut_N_Muxb_1_2_7_4_1_out1("dut_N_Muxb_1_2_7_4_1_out1")
    ,dut_And_1U_3_4_5_out1("dut_And_1U_3_4_5_out1")
    ,dut_Not_1U_1U_4_4_out1("dut_Not_1U_1U_4_4_out1")
    ,dut_Or_1U_0_4_2_out1("dut_Or_1U_0_4_2_out1")
    ,din_m_unvalidated_req("din_m_unvalidated_req")
    ,dut_And_1U_3_4_3_out1("dut_And_1U_3_4_3_out1")
    ,global_state_next("global_state_next")
    ,gs_ctrl3("gs_ctrl3")
    ,s_reg_5("s_reg_5")
    ,dut_Add_6Ux1U_6U_4_15_out1("dut_Add_6Ux1U_6U_4_15_out1")
    ,in1_raddr_wire("in1_raddr_wire")
    ,mem_inst_dut_mem_regbank_r0_slice("mem_inst_dut_mem_regbank_r0_slice")
    ,mem_inst_dut_mem_regbank_r1_slice("mem_inst_dut_mem_regbank_r1_slice")
    ,mem_inst_dut_mem_regbank_r2_slice("mem_inst_dut_mem_regbank_r2_slice")
    ,mem_inst_dut_mem_regbank_r3_slice("mem_inst_dut_mem_regbank_r3_slice")
    ,mem_inst_dut_mem_regbank_r4_slice("mem_inst_dut_mem_regbank_r4_slice")
    ,mem_inst_dut_mem_regbank_r5_slice("mem_inst_dut_mem_regbank_r5_slice")
    ,mem_inst_dut_mem_regbank_r6_slice("mem_inst_dut_mem_regbank_r6_slice")
    ,mem_inst_dut_mem_regbank_r7_slice("mem_inst_dut_mem_regbank_r7_slice")
    ,mem_inst_dut_mem_regbank_r8_slice("mem_inst_dut_mem_regbank_r8_slice")
    ,mem_inst_dut_mem_regbank_r9_slice("mem_inst_dut_mem_regbank_r9_slice")
    ,mem_inst_dut_mem_regbank_r10_slice("mem_inst_dut_mem_regbank_r10_slice")
    ,mem_inst_dut_mem_regbank_r11_slice("mem_inst_dut_mem_regbank_r11_slice")
    ,mem_inst_dut_mem_regbank_r12_slice("mem_inst_dut_mem_regbank_r12_slice")
    ,mem_inst_dut_mem_regbank_r13_slice("mem_inst_dut_mem_regbank_r13_slice")
    ,mem_inst_dut_mem_regbank_r14_slice("mem_inst_dut_mem_regbank_r14_slice")
    ,mem_inst_dut_mem_regbank_r15_slice("mem_inst_dut_mem_regbank_r15_slice")
    ,mem_inst_dut_mem_regbank_r16_slice("mem_inst_dut_mem_regbank_r16_slice")
    ,mem_inst_dut_mem_regbank_r17_slice("mem_inst_dut_mem_regbank_r17_slice")
    ,mem_inst_dut_mem_regbank_r18_slice("mem_inst_dut_mem_regbank_r18_slice")
    ,mem_inst_dut_mem_regbank_r19_slice("mem_inst_dut_mem_regbank_r19_slice")
    ,mem_inst_dut_mem_regbank_r20_slice("mem_inst_dut_mem_regbank_r20_slice")
    ,mem_inst_dut_mem_regbank_r21_slice("mem_inst_dut_mem_regbank_r21_slice")
    ,mem_inst_dut_mem_regbank_r22_slice("mem_inst_dut_mem_regbank_r22_slice")
    ,mem_inst_dut_mem_regbank_r23_slice("mem_inst_dut_mem_regbank_r23_slice")
    ,mem_inst_dut_mem_regbank_r24_slice("mem_inst_dut_mem_regbank_r24_slice")
    ,mem_inst_dut_mem_regbank_r25_slice("mem_inst_dut_mem_regbank_r25_slice")
    ,mem_inst_dut_mem_regbank_r26_slice("mem_inst_dut_mem_regbank_r26_slice")
    ,mem_inst_dut_mem_regbank_r27_slice("mem_inst_dut_mem_regbank_r27_slice")
    ,mem_inst_dut_mem_regbank_r28_slice("mem_inst_dut_mem_regbank_r28_slice")
    ,mem_inst_dut_mem_regbank_r29_slice("mem_inst_dut_mem_regbank_r29_slice")
    ,mem_inst_dut_mem_regbank_r30_slice("mem_inst_dut_mem_regbank_r30_slice")
    ,mem_inst_dut_mem_regbank_r31_slice("mem_inst_dut_mem_regbank_r31_slice")
    ,mem_inst_dut_mem_regbank_r32_slice("mem_inst_dut_mem_regbank_r32_slice")
    ,mem_inst_dut_mem_regbank_r33_slice("mem_inst_dut_mem_regbank_r33_slice")
    ,mem_inst_dut_mem_regbank_r34_slice("mem_inst_dut_mem_regbank_r34_slice")
    ,mem_inst_dut_mem_regbank_r35_slice("mem_inst_dut_mem_regbank_r35_slice")
    ,mem_inst_dut_mem_regbank_r36_slice("mem_inst_dut_mem_regbank_r36_slice")
    ,mem_inst_dut_mem_regbank_r37_slice("mem_inst_dut_mem_regbank_r37_slice")
    ,mem_inst_dut_mem_regbank_r38_slice("mem_inst_dut_mem_regbank_r38_slice")
    ,mem_inst_dut_mem_regbank_r39_slice("mem_inst_dut_mem_regbank_r39_slice")
    ,mem_inst_dut_mem_regbank_r40_slice("mem_inst_dut_mem_regbank_r40_slice")
    ,mem_inst_dut_mem_regbank_r41_slice("mem_inst_dut_mem_regbank_r41_slice")
    ,mem_inst_dut_mem_regbank_r42_slice("mem_inst_dut_mem_regbank_r42_slice")
    ,mem_inst_dut_mem_regbank_r43_slice("mem_inst_dut_mem_regbank_r43_slice")
    ,mem_inst_dut_mem_regbank_r44_slice("mem_inst_dut_mem_regbank_r44_slice")
    ,mem_inst_dut_mem_regbank_r45_slice("mem_inst_dut_mem_regbank_r45_slice")
    ,mem_inst_dut_mem_regbank_r46_slice("mem_inst_dut_mem_regbank_r46_slice")
    ,mem_inst_dut_mem_regbank_r47_slice("mem_inst_dut_mem_regbank_r47_slice")
    ,mem_inst_dut_mem_regbank_r48_slice("mem_inst_dut_mem_regbank_r48_slice")
    ,mem_inst_dut_mem_regbank_r49_slice("mem_inst_dut_mem_regbank_r49_slice")
    ,mem_inst_dut_mem_regbank_r50_slice("mem_inst_dut_mem_regbank_r50_slice")
    ,mem_inst_dut_mem_regbank_r51_slice("mem_inst_dut_mem_regbank_r51_slice")
    ,mem_inst_dut_mem_regbank_r52_slice("mem_inst_dut_mem_regbank_r52_slice")
    ,mem_inst_dut_mem_regbank_r53_slice("mem_inst_dut_mem_regbank_r53_slice")
    ,mem_inst_dut_mem_regbank_r54_slice("mem_inst_dut_mem_regbank_r54_slice")
    ,mem_inst_dut_mem_regbank_r55_slice("mem_inst_dut_mem_regbank_r55_slice")
    ,mem_inst_dut_mem_regbank_r56_slice("mem_inst_dut_mem_regbank_r56_slice")
    ,mem_inst_dut_mem_regbank_r57_slice("mem_inst_dut_mem_regbank_r57_slice")
    ,mem_inst_dut_mem_regbank_r58_slice("mem_inst_dut_mem_regbank_r58_slice")
    ,mem_inst_dut_mem_regbank_r59_slice("mem_inst_dut_mem_regbank_r59_slice")
    ,mem_inst_dut_mem_regbank_r60_slice("mem_inst_dut_mem_regbank_r60_slice")
    ,mem_inst_dut_mem_regbank_r61_slice("mem_inst_dut_mem_regbank_r61_slice")
    ,mem_inst_dut_mem_regbank_r62_slice("mem_inst_dut_mem_regbank_r62_slice")
    ,mem_inst_dut_mem_regbank_r63_slice("mem_inst_dut_mem_regbank_r63_slice")
    ,in2_waddr_wire("in2_waddr_wire")
    ,in1_din_wire("in1_din_wire")
    ,gs_ctrl1("gs_ctrl1")
    ,mem_if_1_wen0_wire("mem_if_1_wen0_wire")
    ,gs_ctrl0("gs_ctrl0")
    ,dut_Not_1U_1U_4_6_out1("dut_Not_1U_1U_4_6_out1")
    ,dut_And_1U_3_4_11_out1("dut_And_1U_3_4_11_out1")
    ,dut_Not_1U_1U_4_12_out1("dut_Not_1U_1U_4_12_out1")
    ,dout_m_req_m_trig_req("dout_m_req_m_trig_req")
    ,dut_LessThan_8Sx8S_1U_4_14_out1("dut_LessThan_8Sx8S_1U_4_14_out1")
    ,din_m_busy_req_0("din_m_busy_req_0")
    ,dut_Add_8Ux8U_9U_4_16_out1("dut_Add_8Ux8U_9U_4_16_out1")
    ,mem_if_2_dout_wire_slice("mem_if_2_dout_wire_slice")
    ,dut_Add_7Sx2S_8S_4_13_out1("dut_Add_7Sx2S_8S_4_13_out1")
    ,dout_data_slice("dout_data_slice")
    ,global_state("global_state")
    ,stall0("stall0")
{
  SC_METHOD(drive_dout_data);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_din_m_busy_req_0);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_dout_m_req_m_trig_req);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_stall0);
  sensitive << ( global_state );
  sensitive << ( dut_Not_1U_1U_4_6_out1 );
  sensitive << ( dut_And_1U_3_4_11_out1 );

  SC_METHOD(drive_mem_if_1_wen0_wire);
  sensitive << ( stall0 );
  sensitive << ( gs_ctrl0 );

  SC_METHOD(drive_in1_din_wire);
  sensitive << ( gs_ctrl1 );
  sensitive << ( dout_data_slice );

  SC_METHOD(drive_in2_waddr_wire);
  sensitive << ( gs_ctrl1 );
  sensitive << ( dout_data_slice );

  SC_METHOD(mem_inst);
  sensitive << ( in1_raddr_wire );
  sensitive << ( mem_inst_dut_mem_regbank_r0_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r1_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r2_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r3_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r4_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r5_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r6_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r7_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r8_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r9_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r10_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r11_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r12_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r13_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r14_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r15_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r16_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r17_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r18_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r19_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r20_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r21_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r22_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r23_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r24_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r25_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r26_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r27_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r28_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r29_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r30_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r31_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r32_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r33_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r34_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r35_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r36_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r37_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r38_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r39_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r40_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r41_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r42_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r43_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r44_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r45_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r46_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r47_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r48_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r49_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r50_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r51_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r52_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r53_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r54_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r55_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r56_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r57_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r58_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r59_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r60_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r61_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r62_slice );
  sensitive << ( mem_inst_dut_mem_regbank_r63_slice );

  SC_METHOD(drive_in1_raddr_wire);
  sensitive << ( gs_ctrl3 );
  sensitive << ( s_reg_5 );
  sensitive << ( dut_Add_6Ux1U_6U_4_15_out1 );

  SC_METHOD(drive_s_reg_5);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(dut_Add_7Sx2S_8S_4_13);
  sensitive << ( in1_din_wire );

  SC_METHOD(dut_LessThan_8Sx8S_1U_4_14);
  sensitive << ( dut_Add_7Sx2S_8S_4_13_out1 );

  SC_METHOD(dut_Add_6Ux1U_6U_4_15);
  sensitive << ( din_data );

  SC_METHOD(dut_Add_8Ux8U_9U_4_16);
  sensitive << ( dout_data_slice );
  sensitive << ( mem_if_2_dout_wire_slice );

  SC_METHOD(write_dut_mem_regbank_r0);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r1);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r2);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r3);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r4);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r5);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r6);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r7);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r8);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r9);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r10);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r11);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r12);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r13);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r14);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r15);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r16);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r17);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r18);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r19);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r20);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r21);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r22);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r23);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r24);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r25);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r26);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r27);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r28);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r29);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r30);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r31);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r32);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r33);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r34);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r35);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r36);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r37);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r38);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r39);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r40);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r41);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r42);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r43);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r44);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r45);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r46);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r47);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r48);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r49);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r50);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r51);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r52);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r53);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r54);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r55);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r56);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r57);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r58);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r59);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r60);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r61);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r62);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(write_dut_mem_regbank_r63);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_global_state);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_global_state_next);
  sensitive << ( global_state );
  sensitive << ( dut_LessThan_8Sx8S_1U_4_14_out1 );

  SC_METHOD(drive_gs_ctrl0);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_gs_ctrl1);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_gs_ctrl3);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_din_busy);
  sensitive << ( dut_And_1U_3_4_3_out1 );

  SC_METHOD(dut_Or_1U_0_4_2);
  sensitive << ( din_vld );
  sensitive << ( din_m_unvalidated_req );

  SC_METHOD(dut_And_1U_3_4_3);
  sensitive << ( din_m_busy_req_0 );
  sensitive << ( dut_Or_1U_0_4_2_out1 );

  SC_METHOD(dut_Not_1U_1U_4_4);
  sensitive << ( dut_And_1U_3_4_3_out1 );

  SC_METHOD(dut_And_1U_3_4_5);
  sensitive << ( din_vld );
  sensitive << ( dut_Not_1U_1U_4_4_out1 );

  SC_METHOD(dut_Not_1U_1U_4_6);
  sensitive << ( dut_And_1U_3_4_5_out1 );

  SC_METHOD(drive_din_m_unvalidated_req);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(dut_N_Muxb_1_2_7_4_1);
  sensitive << ( din_m_busy_req_0 );
  sensitive << ( din_m_unvalidated_req );
  sensitive << ( din_vld );

  SC_METHOD(drive_dout_vld);
  sensitive << ( dut_Or_1U_0_4_10_out1 );

  SC_METHOD(dut_Or_1U_0_4_10);
  sensitive << ( dut_Xor_1Ux1U_1U_4_9_out1 );
  sensitive << ( dout_m_unacked_req );

  SC_METHOD(drive_dout_m_unacked_req);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(dut_And_1U_3_4_11);
  sensitive << ( dout_vld );
  sensitive << ( dout_busy );

  SC_METHOD(dut_Xor_1Ux1U_1U_4_9);
  sensitive << ( dout_m_req_m_prev_trig_req );
  sensitive << ( dout_m_req_m_trig_req );

  SC_METHOD(drive_dout_m_req_m_prev_trig_req);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(dut_Not_1U_1U_4_12);
  sensitive << ( dout_m_req_m_trig_req );

  SC_METHOD(thread_12);
  sensitive << ( dout_data_slice );

}
// resource: mux_10bx3i
// resource: regr_10b
void dut::drive_dout_data(){
  if ( stall0.read() );
  else {
    switch( (sc_uint<3>)(global_state.read()) ) {
    case 0ULL: case 1ULL: 
      dout_data_slice = (sc_int<10> ) (dut_Add_7Sx2S_8S_4_13_out1.read());
      break;
    case 2ULL: 
      dout_data_slice = (sc_int<10> )((sc_uint<8> )mem_if_2_dout_wire_slice
                        .read());
      break;
    case 3ULL: 
      dout_data_slice = (sc_int<10> )dut_Add_8Ux8U_9U_4_16_out1.read();
      break;
    }
  }
}
// resource: mux_1bx2i
// resource: regr_1b
void dut::drive_din_m_busy_req_0(){
  if ( (rst.read() == 0ULL) ) {
    din_m_busy_req_0 = 1ULL;
  } else {
    if ( stall0.read() );
    else {
      switch( (sc_uint<3>)(global_state.read()) ) {
      case 0ULL: case 1ULL: 
        if ( dut_LessThan_8Sx8S_1U_4_14_out1.read() );
        else {
          din_m_busy_req_0 = 0ULL;
        }
        break;
      case 2ULL: 
        din_m_busy_req_0 = 1ULL;
        break;
      case 4ULL: 
        din_m_busy_req_0 = 0ULL;
        break;
      }
    }
  }
}
// resource: regr_1b
void dut::drive_dout_m_req_m_trig_req(){
  if ( (rst.read() == 0ULL) ) {
    dout_m_req_m_trig_req = 0ULL;
  } else {
    if ( stall0.read() );
    else {
      switch( (sc_uint<3>)(global_state.read()) ) {
      case 3ULL: 
        dout_m_req_m_trig_req = (sc_uint<1> ) (dut_Not_1U_1U_4_12_out1.read());
        break;
      }
    }
  }
}
// resource: mux_1bx3i
void dut::drive_stall0(){
  switch( (sc_uint<3>)(global_state.read()) ) {
  default:
    stall0 = 0ULL;
    break;
  case 2ULL: 
    stall0 = dut_Not_1U_1U_4_6_out1.read();
    break;
  case 4ULL: 
    stall0 = dut_And_1U_3_4_11_out1.read();
    break;
  }
}
// resource: mux_1bx2i
void dut::drive_mem_if_1_wen0_wire(){
  if ( stall0.read() ) {
    mem_if_1_wen0_wire = 0ULL;
  } else {
    if ( gs_ctrl0.read() ) {
      mem_if_1_wen0_wire = 1ULL;
    } else {
      mem_if_1_wen0_wire = 0ULL;
    }
  }
}
// resource: mux_7bx2i
void dut::drive_in1_din_wire(){
  if ( gs_ctrl1.read() ) {
    in1_din_wire = (sc_int<7> )dout_data_slice.read();
  } else {
    in1_din_wire = 0LL;
  }
}
// resource: mux_6bx2i
void dut::drive_in2_waddr_wire(){
  if ( gs_ctrl1.read() ) {
    in2_waddr_wire = (sc_uint<6> )dout_data_slice.read();
  } else {
    in2_waddr_wire = 0ULL;
  }
}
// resource: dut_mem_regbank
void dut::mem_inst(){
  switch( (sc_uint<6>)(in1_raddr_wire.read()) ) {
  case 0ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r0_slice.read();
    break;
  case 1ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r1_slice.read();
    break;
  case 2ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r2_slice.read();
    break;
  case 3ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r3_slice.read();
    break;
  case 4ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r4_slice.read();
    break;
  case 5ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r5_slice.read();
    break;
  case 6ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r6_slice.read();
    break;
  case 7ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r7_slice.read();
    break;
  case 8ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r8_slice.read();
    break;
  case 9ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r9_slice.read();
    break;
  case 10ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r10_slice.read();
    break;
  case 11ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r11_slice.read();
    break;
  case 12ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r12_slice.read();
    break;
  case 13ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r13_slice.read();
    break;
  case 14ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r14_slice.read();
    break;
  case 15ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r15_slice.read();
    break;
  case 16ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r16_slice.read();
    break;
  case 17ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r17_slice.read();
    break;
  case 18ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r18_slice.read();
    break;
  case 19ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r19_slice.read();
    break;
  case 20ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r20_slice.read();
    break;
  case 21ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r21_slice.read();
    break;
  case 22ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r22_slice.read();
    break;
  case 23ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r23_slice.read();
    break;
  case 24ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r24_slice.read();
    break;
  case 25ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r25_slice.read();
    break;
  case 26ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r26_slice.read();
    break;
  case 27ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r27_slice.read();
    break;
  case 28ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r28_slice.read();
    break;
  case 29ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r29_slice.read();
    break;
  case 30ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r30_slice.read();
    break;
  case 31ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r31_slice.read();
    break;
  case 32ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r32_slice.read();
    break;
  case 33ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r33_slice.read();
    break;
  case 34ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r34_slice.read();
    break;
  case 35ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r35_slice.read();
    break;
  case 36ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r36_slice.read();
    break;
  case 37ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r37_slice.read();
    break;
  case 38ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r38_slice.read();
    break;
  case 39ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r39_slice.read();
    break;
  case 40ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r40_slice.read();
    break;
  case 41ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r41_slice.read();
    break;
  case 42ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r42_slice.read();
    break;
  case 43ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r43_slice.read();
    break;
  case 44ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r44_slice.read();
    break;
  case 45ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r45_slice.read();
    break;
  case 46ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r46_slice.read();
    break;
  case 47ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r47_slice.read();
    break;
  case 48ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r48_slice.read();
    break;
  case 49ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r49_slice.read();
    break;
  case 50ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r50_slice.read();
    break;
  case 51ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r51_slice.read();
    break;
  case 52ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r52_slice.read();
    break;
  case 53ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r53_slice.read();
    break;
  case 54ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r54_slice.read();
    break;
  case 55ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r55_slice.read();
    break;
  case 56ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r56_slice.read();
    break;
  case 57ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r57_slice.read();
    break;
  case 58ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r58_slice.read();
    break;
  case 59ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r59_slice.read();
    break;
  case 60ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r60_slice.read();
    break;
  case 61ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r61_slice.read();
    break;
  case 62ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r62_slice.read();
    break;
  case 63ULL: 
    mem_if_2_dout_wire_slice = mem_inst_dut_mem_regbank_r63_slice.read();
    break;
  }
}
// resource: mux_6bx2i
void dut::drive_in1_raddr_wire(){
  if ( gs_ctrl3.read() ) {
    in1_raddr_wire = s_reg_5.read();
  } else {
    in1_raddr_wire = dut_Add_6Ux1U_6U_4_15_out1.read();
  }
}
// resource: regr_6b
void dut::drive_s_reg_5(){
  if ( stall0.read() );
  else {
    s_reg_5 = (sc_uint<6> )din_data.read();
  }
}
// resource: dut_Add_7Sx2S_8S_4  instance: dut_Add_7Sx2S_8S_4_13
void dut::dut_Add_7Sx2S_8S_4_13(){
  dut_Add_7Sx2S_8S_4_13_out1 = (/*cliff*/sc_int<32>)(in1_din_wire.read() + 1LL);
}
// resource: dut_LessThan_8Sx8S_1U_4  instance: dut_LessThan_8Sx8S_1U_4_14
void dut::dut_LessThan_8Sx8S_1U_4_14(){
  dut_LessThan_8Sx8S_1U_4_14_out1 = (/*imp*/sc_uint<1>)(
                                    dut_Add_7Sx2S_8S_4_13_out1.read() < (
                                    sc_int<8> )64LL);
}
// resource: dut_Add_6Ux1U_6U_4  instance: dut_Add_6Ux1U_6U_4_15
void dut::dut_Add_6Ux1U_6U_4_15(){
  dut_Add_6Ux1U_6U_4_15_out1 = ((sc_uint<6> )din_data.read() + 1ULL);
}
// resource: dut_Add_8Ux8U_9U_4  instance: dut_Add_8Ux8U_9U_4_16
void dut::dut_Add_8Ux8U_9U_4_16(){
  dut_Add_8Ux8U_9U_4_16_out1 = ((sc_uint<8> )mem_if_2_dout_wire_slice.read() + (
                               sc_uint<8> )dout_data_slice.read());
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r0(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r0_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && !((sc_uint<6>)in2_waddr_wire
         .read()).or_reduce()) ) {
      mem_inst_dut_mem_regbank_r0_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r1(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r1_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 1ULL)
         ) ) {
      mem_inst_dut_mem_regbank_r1_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r2(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r2_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 2ULL)
         ) ) {
      mem_inst_dut_mem_regbank_r2_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r3(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r3_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 3ULL)
         ) ) {
      mem_inst_dut_mem_regbank_r3_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r4(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r4_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 4ULL)
         ) ) {
      mem_inst_dut_mem_regbank_r4_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r5(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r5_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 5ULL)
         ) ) {
      mem_inst_dut_mem_regbank_r5_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r6(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r6_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 6ULL)
         ) ) {
      mem_inst_dut_mem_regbank_r6_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r7(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r7_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 7ULL)
         ) ) {
      mem_inst_dut_mem_regbank_r7_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r8(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r8_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 8ULL)
         ) ) {
      mem_inst_dut_mem_regbank_r8_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r9(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r9_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 9ULL)
         ) ) {
      mem_inst_dut_mem_regbank_r9_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r10(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r10_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 10ULL
         )) ) {
      mem_inst_dut_mem_regbank_r10_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r11(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r11_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 11ULL
         )) ) {
      mem_inst_dut_mem_regbank_r11_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r12(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r12_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 12ULL
         )) ) {
      mem_inst_dut_mem_regbank_r12_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r13(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r13_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 13ULL
         )) ) {
      mem_inst_dut_mem_regbank_r13_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r14(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r14_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 14ULL
         )) ) {
      mem_inst_dut_mem_regbank_r14_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r15(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r15_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 15ULL
         )) ) {
      mem_inst_dut_mem_regbank_r15_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r16(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r16_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 16ULL
         )) ) {
      mem_inst_dut_mem_regbank_r16_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r17(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r17_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 17ULL
         )) ) {
      mem_inst_dut_mem_regbank_r17_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r18(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r18_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 18ULL
         )) ) {
      mem_inst_dut_mem_regbank_r18_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r19(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r19_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 19ULL
         )) ) {
      mem_inst_dut_mem_regbank_r19_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r20(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r20_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 20ULL
         )) ) {
      mem_inst_dut_mem_regbank_r20_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r21(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r21_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 21ULL
         )) ) {
      mem_inst_dut_mem_regbank_r21_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r22(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r22_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 22ULL
         )) ) {
      mem_inst_dut_mem_regbank_r22_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r23(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r23_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 23ULL
         )) ) {
      mem_inst_dut_mem_regbank_r23_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r24(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r24_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 24ULL
         )) ) {
      mem_inst_dut_mem_regbank_r24_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r25(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r25_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 25ULL
         )) ) {
      mem_inst_dut_mem_regbank_r25_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r26(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r26_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 26ULL
         )) ) {
      mem_inst_dut_mem_regbank_r26_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r27(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r27_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 27ULL
         )) ) {
      mem_inst_dut_mem_regbank_r27_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r28(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r28_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 28ULL
         )) ) {
      mem_inst_dut_mem_regbank_r28_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r29(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r29_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 29ULL
         )) ) {
      mem_inst_dut_mem_regbank_r29_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r30(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r30_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 30ULL
         )) ) {
      mem_inst_dut_mem_regbank_r30_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r31(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r31_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 31ULL
         )) ) {
      mem_inst_dut_mem_regbank_r31_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r32(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r32_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 32ULL
         )) ) {
      mem_inst_dut_mem_regbank_r32_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r33(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r33_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 33ULL
         )) ) {
      mem_inst_dut_mem_regbank_r33_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r34(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r34_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 34ULL
         )) ) {
      mem_inst_dut_mem_regbank_r34_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r35(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r35_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 35ULL
         )) ) {
      mem_inst_dut_mem_regbank_r35_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r36(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r36_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 36ULL
         )) ) {
      mem_inst_dut_mem_regbank_r36_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r37(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r37_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 37ULL
         )) ) {
      mem_inst_dut_mem_regbank_r37_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r38(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r38_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 38ULL
         )) ) {
      mem_inst_dut_mem_regbank_r38_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r39(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r39_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 39ULL
         )) ) {
      mem_inst_dut_mem_regbank_r39_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r40(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r40_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 40ULL
         )) ) {
      mem_inst_dut_mem_regbank_r40_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r41(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r41_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 41ULL
         )) ) {
      mem_inst_dut_mem_regbank_r41_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r42(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r42_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 42ULL
         )) ) {
      mem_inst_dut_mem_regbank_r42_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r43(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r43_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 43ULL
         )) ) {
      mem_inst_dut_mem_regbank_r43_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r44(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r44_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 44ULL
         )) ) {
      mem_inst_dut_mem_regbank_r44_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r45(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r45_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 45ULL
         )) ) {
      mem_inst_dut_mem_regbank_r45_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r46(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r46_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 46ULL
         )) ) {
      mem_inst_dut_mem_regbank_r46_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r47(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r47_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 47ULL
         )) ) {
      mem_inst_dut_mem_regbank_r47_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r48(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r48_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 48ULL
         )) ) {
      mem_inst_dut_mem_regbank_r48_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r49(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r49_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 49ULL
         )) ) {
      mem_inst_dut_mem_regbank_r49_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r50(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r50_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 50ULL
         )) ) {
      mem_inst_dut_mem_regbank_r50_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r51(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r51_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 51ULL
         )) ) {
      mem_inst_dut_mem_regbank_r51_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r52(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r52_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 52ULL
         )) ) {
      mem_inst_dut_mem_regbank_r52_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r53(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r53_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 53ULL
         )) ) {
      mem_inst_dut_mem_regbank_r53_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r54(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r54_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 54ULL
         )) ) {
      mem_inst_dut_mem_regbank_r54_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r55(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r55_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 55ULL
         )) ) {
      mem_inst_dut_mem_regbank_r55_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r56(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r56_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 56ULL
         )) ) {
      mem_inst_dut_mem_regbank_r56_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r57(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r57_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 57ULL
         )) ) {
      mem_inst_dut_mem_regbank_r57_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r58(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r58_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 58ULL
         )) ) {
      mem_inst_dut_mem_regbank_r58_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r59(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r59_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 59ULL
         )) ) {
      mem_inst_dut_mem_regbank_r59_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r60(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r60_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 60ULL
         )) ) {
      mem_inst_dut_mem_regbank_r60_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r61(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r61_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 61ULL
         )) ) {
      mem_inst_dut_mem_regbank_r61_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r62(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r62_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 62ULL
         )) ) {
      mem_inst_dut_mem_regbank_r62_slice = in1_din_wire.read();
    } 
  }
}
// resource: dut_mem_regbank  instance: mem_inst
void dut::write_dut_mem_regbank_r63(){
  if ( (rst.read() == 0ULL) ) {
    mem_inst_dut_mem_regbank_r63_slice = 0LL;
  } else {
    if ( ((mem_if_1_wen0_wire.read() == 1ULL) && (in2_waddr_wire.read() == 63ULL
         )) ) {
      mem_inst_dut_mem_regbank_r63_slice = in1_din_wire.read();
    } 
  }
}
// resource: regr_3b
void dut::drive_global_state(){
  if ( (rst.read() == 0ULL) ) {
    global_state = 0ULL;
  } else {
    if ( stall0.read() );
    else {
      global_state = global_state_next.read();
    }
  }
}
// resource: mux_3bx3i
void dut::drive_global_state_next(){
  switch( (sc_uint<3>)(global_state.read()) ) {
  default:
    global_state_next = (global_state.read() + 1ULL);
    break;
  case 0ULL: case 1ULL: 
    if ( dut_LessThan_8Sx8S_1U_4_14_out1.read() ) {
      global_state_next = 1ULL;
    } else {
      global_state_next = 2ULL;
    }
    break;
  case 4ULL: 
    global_state_next = 2ULL;
    break;
  }
}
// resource: mux_1bx2i
// resource: regr_1b
void dut::drive_gs_ctrl0(){
  if ( (rst.read() == 0ULL) ) {
    gs_ctrl0 = 1ULL;
  } else {
    if ( stall0.read() );
    else {
      switch( (sc_uint<3>)(global_state_next.read()) ) {
      default:
        gs_ctrl0 = 0ULL;
        break;
      case 0ULL: case 1ULL: 
        gs_ctrl0 = 1ULL;
        break;
      }
    }
  }
}
// resource: mux_1bx2i
// resource: regr_1b
void dut::drive_gs_ctrl1(){
  if ( (rst.read() == 0ULL) ) {
    gs_ctrl1 = 0ULL;
  } else {
    if ( stall0.read() );
    else {
      switch( (sc_uint<3>)(global_state_next.read()) ) {
      default:
        gs_ctrl1 = 0ULL;
        break;
      case 1ULL: 
        gs_ctrl1 = 1ULL;
        break;
      }
    }
  }
}
// resource: mux_1bx2i
// resource: regr_1b
void dut::drive_gs_ctrl3(){
  if ( (rst.read() == 0ULL) ) {
    gs_ctrl3 = 0ULL;
  } else {
    if ( stall0.read() );
    else {
      switch( (sc_uint<3>)(global_state_next.read()) ) {
      default:
        gs_ctrl3 = 0ULL;
        break;
      case 3ULL: 
        gs_ctrl3 = 1ULL;
        break;
      }
    }
  }
}
void dut::drive_din_busy(){
  din_busy = (sc_uint<1> ) (dut_And_1U_3_4_3_out1.read());
}
// resource: dut_Or_1U_0_4  instance: dut_Or_1U_0_4_2
void dut::dut_Or_1U_0_4_2(){
  dut_Or_1U_0_4_2_out1 = din_m_unvalidated_req.read() | din_vld.read();
}
// resource: dut_And_1U_3_4  instance: dut_And_1U_3_4_3
void dut::dut_And_1U_3_4_3(){
  dut_And_1U_3_4_3_out1 = dut_Or_1U_0_4_2_out1.read() & (sc_uint<1> )
                          din_m_busy_req_0.read();
}
// resource: dut_Not_1U_1U_4  instance: dut_Not_1U_1U_4_4
void dut::dut_Not_1U_1U_4_4(){
  dut_Not_1U_1U_4_4_out1 = !dut_And_1U_3_4_3_out1.read();
}
// resource: dut_And_1U_3_4  instance: dut_And_1U_3_4_5
void dut::dut_And_1U_3_4_5(){
  dut_And_1U_3_4_5_out1 = dut_Not_1U_1U_4_4_out1.read() & (sc_uint<1> )din_vld
                          .read();
}
// resource: dut_Not_1U_1U_4  instance: dut_Not_1U_1U_4_6
void dut::dut_Not_1U_1U_4_6(){
  dut_Not_1U_1U_4_6_out1 = !dut_And_1U_3_4_5_out1.read();
}
// resource: regr_1b
void dut::drive_din_m_unvalidated_req(){
  if ( (rst.read() == 0ULL) ) {
    din_m_unvalidated_req = 1ULL;
  } else {
    din_m_unvalidated_req = (sc_uint<1> ) (dut_N_Muxb_1_2_7_4_1_out1.read());
  }
}
// resource: dut_N_Muxb_1_2_7_4
void dut::dut_N_Muxb_1_2_7_4_1(){
  if ( din_m_busy_req_0.read() ) {
    dut_N_Muxb_1_2_7_4_1_out1 = (sc_uint<1> ) (din_m_unvalidated_req.read());
  } else {
    dut_N_Muxb_1_2_7_4_1_out1 = (sc_uint<1> ) (din_vld.read());
  }
}
void dut::drive_dout_vld(){
  dout_vld = (sc_uint<1> ) (dut_Or_1U_0_4_10_out1.read());
}
// resource: dut_Or_1U_0_4  instance: dut_Or_1U_0_4_10
void dut::dut_Or_1U_0_4_10(){
  dut_Or_1U_0_4_10_out1 = dout_m_unacked_req.read() | (sc_uint<1>)
                          dut_Xor_1Ux1U_1U_4_9_out1.read();
}
// resource: regr_1b
void dut::drive_dout_m_unacked_req(){
  if ( (rst.read() == 0ULL) ) {
    dout_m_unacked_req = 0ULL;
  } else {
    dout_m_unacked_req = (sc_uint<1> ) (dut_And_1U_3_4_11_out1.read());
  }
}
// resource: dut_And_1U_3_4  instance: dut_And_1U_3_4_11
void dut::dut_And_1U_3_4_11(){
  dut_And_1U_3_4_11_out1 = dout_busy.read() & dout_vld.read();
}
// resource: dut_Xor_1Ux1U_1U_4  instance: dut_Xor_1Ux1U_1U_4_9
void dut::dut_Xor_1Ux1U_1U_4_9(){
  dut_Xor_1Ux1U_1U_4_9_out1 = (sc_uint<1> ) (dout_m_req_m_trig_req.read() ^ 
                              dout_m_req_m_prev_trig_req.read());
}
// resource: regr_1b
void dut::drive_dout_m_req_m_prev_trig_req(){
  if ( (rst.read() == 0ULL) ) {
    dout_m_req_m_prev_trig_req = 0ULL;
  } else {
    dout_m_req_m_prev_trig_req = dout_m_req_m_trig_req.read();
  }
}
// resource: dut_Not_1U_1U_4  instance: dut_Not_1U_1U_4_12
void dut::dut_Not_1U_1U_4_12(){
  dut_Not_1U_1U_4_12_out1 = !dout_m_req_m_trig_req.read();
}
void dut::thread_12(){
  dout_data = (sc_uint<11> ) (dout_data_slice.read());
}
