// Seed: 1713937328
module module_0 #(
    parameter id_3 = 32'd8,
    parameter id_8 = 32'd15
);
  logic id_1;
  logic id_2;
  ;
  wire _id_3;
  assign id_1 = id_3;
  wire id_4, id_5, id_6, id_7[id_3 : 1  -  -1], _id_8;
  assign id_2[id_8] = 1;
  supply0 id_9 = 1'h0;
  logic [7:0][-1 'b0] id_10;
  ;
endmodule
module module_1 #(
    parameter id_14 = 32'd37,
    parameter id_8  = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6[1 :-1+1-1],
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire _id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire _id_8;
  inout wire id_7;
  output logic [7:0] id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_9 = 0;
  input wire id_2;
  input wire id_1;
  logic [id_8 : id_14] id_27;
endmodule
