{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764810664653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764810664654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  4 10:11:04 2025 " "Processing started: Thu Dec  4 10:11:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764810664654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810664654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L11_Timer -c TopModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off L11_Timer -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810664654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764810664782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764810664782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopModule.v 1 1 " "Found 1 design units, including 1 entities, in source file TopModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810669248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegment.v 2 2 " "Found 2 design units, including 2 entities, in source file SevenSegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_seven_segment " "Found entity 1: m_seven_segment" {  } { { "SevenSegment.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/SevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669248 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_seven_segment_add_dot " "Found entity 2: m_seven_segment_add_dot" {  } { { "SevenSegment.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/SevenSegment.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810669248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.v 4 4 " "Found 4 design units, including 4 entities, in source file Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_10_counter_manual " "Found entity 1: m_10_counter_manual" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669249 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_6_counter_manual " "Found entity 2: m_6_counter_manual" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669249 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_24_counter_manual " "Found entity 3: m_24_counter_manual" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669249 ""} { "Info" "ISGN_ENTITY_NAME" "4 m_time_set " "Found entity 4: m_time_set" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810669249 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 Timer.v(52) " "Verilog HDL Expression warning at Timer.v(52): truncated literal to match 17 bits" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1764810669249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timer.v 5 5 " "Found 5 design units, including 5 entities, in source file Timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_prescale50M " "Found entity 1: m_prescale50M" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669249 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_prescale5M " "Found entity 2: m_prescale5M" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669249 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_prescale_50M_60Hz " "Found entity 3: m_prescale_50M_60Hz" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669249 ""} { "Info" "ISGN_ENTITY_NAME" "4 m_prescale_50M_3600Hz " "Found entity 4: m_prescale_50M_3600Hz" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669249 ""} { "Info" "ISGN_ENTITY_NAME" "5 m_timer_decoder " "Found entity 5: m_timer_decoder" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810669249 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764810669281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopModule.v(39) " "Verilog HDL assignment warning at TopModule.v(39): truncated value with size 32 to match size of target (4)" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810669281 "|TopModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_prescale5M m_prescale5M:u0 " "Elaborating entity \"m_prescale5M\" for hierarchy \"m_prescale5M:u0\"" {  } { { "TopModule.v" "u0" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810669286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Timer.v(29) " "Verilog HDL assignment warning at Timer.v(29): truncated value with size 32 to match size of target (23)" {  } { { "Timer.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Timer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810669286 "|TopModule|m_prescale5M:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_time_set m_time_set:u_set " "Elaborating entity \"m_time_set\" for hierarchy \"m_time_set:u_set\"" {  } { { "TopModule.v" "u_set" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810669286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Counter.v(159) " "Verilog HDL assignment warning at Counter.v(159): truncated value with size 32 to match size of target (5)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810669286 "|TopModule|m_time_set:u_set"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Counter.v(166) " "Verilog HDL assignment warning at Counter.v(166): truncated value with size 32 to match size of target (5)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810669286 "|TopModule|m_time_set:u_set"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_timer_decoder m_time_set:u_set\|m_timer_decoder:u_decoder " "Elaborating entity \"m_timer_decoder\" for hierarchy \"m_time_set:u_set\|m_timer_decoder:u_decoder\"" {  } { { "Counter.v" "u_decoder" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810669287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_10_counter_manual m_10_counter_manual:c_sec0 " "Elaborating entity \"m_10_counter_manual\" for hierarchy \"m_10_counter_manual:c_sec0\"" {  } { { "TopModule.v" "c_sec0" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810669287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(18) " "Verilog HDL assignment warning at Counter.v(18): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810669287 "|TopModule|m_10_counter_manual:c_sec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(28) " "Verilog HDL assignment warning at Counter.v(28): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810669287 "|TopModule|m_10_counter_manual:c_sec0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(37) " "Verilog HDL assignment warning at Counter.v(37): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810669287 "|TopModule|m_10_counter_manual:c_sec0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_6_counter_manual m_6_counter_manual:c_sec1 " "Elaborating entity \"m_6_counter_manual\" for hierarchy \"m_6_counter_manual:c_sec1\"" {  } { { "TopModule.v" "c_sec1" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810669288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Counter.v(63) " "Verilog HDL assignment warning at Counter.v(63): truncated value with size 32 to match size of target (3)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810669288 "|TopModule|m_6_counter_manual:c_sec1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Counter.v(73) " "Verilog HDL assignment warning at Counter.v(73): truncated value with size 32 to match size of target (3)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810669288 "|TopModule|m_6_counter_manual:c_sec1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Counter.v(82) " "Verilog HDL assignment warning at Counter.v(82): truncated value with size 32 to match size of target (3)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810669288 "|TopModule|m_6_counter_manual:c_sec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_24_counter_manual m_24_counter_manual:c_hr " "Elaborating entity \"m_24_counter_manual\" for hierarchy \"m_24_counter_manual:c_hr\"" {  } { { "TopModule.v" "c_hr" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810669288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Counter.v(105) " "Verilog HDL assignment warning at Counter.v(105): truncated value with size 32 to match size of target (5)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810669288 "|TopModule|m_24_counter_manual:c_hr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Counter.v(110) " "Verilog HDL assignment warning at Counter.v(110): truncated value with size 32 to match size of target (5)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810669288 "|TopModule|m_24_counter_manual:c_hr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Counter.v(114) " "Verilog HDL assignment warning at Counter.v(114): truncated value with size 32 to match size of target (5)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810669288 "|TopModule|m_24_counter_manual:c_hr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(116) " "Verilog HDL assignment warning at Counter.v(116): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810669288 "|TopModule|m_24_counter_manual:c_hr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(117) " "Verilog HDL assignment warning at Counter.v(117): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764810669288 "|TopModule|m_24_counter_manual:c_hr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_seven_segment m_seven_segment:u2 " "Elaborating entity \"m_seven_segment\" for hierarchy \"m_seven_segment:u2\"" {  } { { "TopModule.v" "u2" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810669289 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "min1\[3\] " "Net \"min1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "min1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810669297 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1764810669297 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "min1\[3\] " "Net \"min1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "min1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810669297 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1764810669297 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sec1\[3\] " "Net \"sec1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "sec1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810669297 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "min1\[3\] " "Net \"min1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "min1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810669297 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1764810669297 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sec1\[3\] " "Net \"sec1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "sec1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810669297 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "min1\[3\] " "Net \"min1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "min1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810669297 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1764810669297 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sec1\[3\] " "Net \"sec1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "sec1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810669297 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "min1\[3\] " "Net \"min1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "min1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810669297 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1764810669297 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sec1\[3\] " "Net \"sec1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "sec1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810669298 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "min1\[3\] " "Net \"min1\[3\]\" is missing source, defaulting to GND" {  } { { "TopModule.v" "min1\[3\]" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 75 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1764810669298 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1764810669298 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m_24_counter_manual:c_hr\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m_24_counter_manual:c_hr\|Mod0\"" {  } { { "Counter.v" "Mod0" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764810669480 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m_24_counter_manual:c_hr\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m_24_counter_manual:c_hr\|Div0\"" {  } { { "Counter.v" "Div0" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764810669480 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764810669480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "m_24_counter_manual:c_hr\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"m_24_counter_manual:c_hr\|lpm_divide:Mod0\"" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810669509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "m_24_counter_manual:c_hr\|lpm_divide:Mod0 " "Instantiated megafunction \"m_24_counter_manual:c_hr\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764810669509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764810669509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764810669509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764810669509 ""}  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764810669509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/db/lpm_divide_9kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810669531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810669534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810669538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810669558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810669577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "m_24_counter_manual:c_hr\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"m_24_counter_manual:c_hr\|lpm_divide:Div0\"" {  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810669580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "m_24_counter_manual:c_hr\|lpm_divide:Div0 " "Instantiated megafunction \"m_24_counter_manual:c_hr\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764810669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764810669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764810669580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764810669580 ""}  } { { "Counter.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/Counter.v" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764810669580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764810669599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810669599 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764810669756 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764810669788 "|TopModule|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764810669788 "|TopModule|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764810669788 "|TopModule|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764810669788 "|TopModule|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764810669788 "|TopModule|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764810669788 "|TopModule|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764810669788 "|TopModule|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764810669788 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764810669851 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764810670226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764810670226 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK2 " "No output dependent on input pin \"CLK2\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764810670252 "|TopModule|CLK2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764810670252 "|TopModule|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764810670252 "|TopModule|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764810670252 "|TopModule|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764810670252 "|TopModule|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopModule.v" "" { Text "/home/kazu/school/HDL/report/data/L11_Timer/TopModule.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764810670252 "|TopModule|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764810670252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "302 " "Implemented 302 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764810670253 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764810670253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764810670253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764810670253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764810670257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  4 10:11:10 2025 " "Processing ended: Thu Dec  4 10:11:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764810670257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764810670257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764810670257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764810670257 ""}
