file tb.v
list $HDL/riscboy_core/riscboy_core.f
file ../common/behav_uart_rx.v
file $LIBFPGA/mem/behav/sram_async.v
file $LIBFPGA/common/tristate_io.v
include $HDL/peris/gpio
