<profile>

<ReportVersion>
<Version>2018.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>aartix7</ProductFamily>
<Part>xa7a12tcsg325-1q</Part>
<TopModelName>mul1</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.470</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>2112</Best-caseLatency>
<Average-caseLatency>2112</Average-caseLatency>
<Worst-caseLatency>2112</Worst-caseLatency>
<Interval-min>2113</Interval-min>
<Interval-max>2113</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop1>
<Loop2>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop2>
<Loop3>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop3>
<Loop4>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop4>
<Loop5>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop5>
<Loop6>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop6>
<Loop7>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop7>
<Loop8>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop8>
<Loop9>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop9>
<Loop10>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop10>
<Loop11>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop11>
<Loop12>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop12>
<Loop13>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop13>
<Loop14>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop14>
<Loop15>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop15>
<Loop16>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop16>
<Loop17>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop17>
<Loop18>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop18>
<Loop19>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop19>
<Loop20>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop20>
<Loop21>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop21>
<Loop22>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop22>
<Loop23>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop23>
<Loop24>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop24>
<Loop25>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop25>
<Loop26>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop26>
<Loop27>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop27>
<Loop28>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop28>
<Loop29>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop29>
<Loop30>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop30>
<Loop31>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop31>
<Loop32>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop32>
<Loop33>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop33>
<Loop34>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop34>
<Loop35>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop35>
<Loop36>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop36>
<Loop37>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop37>
<Loop38>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop38>
<Loop39>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop39>
<Loop40>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop40>
<Loop41>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop41>
<Loop42>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop42>
<Loop43>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop43>
<Loop44>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop44>
<Loop45>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop45>
<Loop46>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop46>
<Loop47>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop47>
<Loop48>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop48>
<Loop49>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop49>
<Loop50>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop50>
<Loop51>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop51>
<Loop52>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop52>
<Loop53>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop53>
<Loop54>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop54>
<Loop55>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop55>
<Loop56>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop56>
<Loop57>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop57>
<Loop58>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop58>
<Loop59>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop59>
<Loop60>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop60>
<Loop61>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop61>
<Loop62>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop62>
<Loop63>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop63>
<Loop64>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
</Loop64>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<DSP48E>6</DSP48E>
<FF>929</FF>
<LUT>5495</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
<AvailableResources>
<BRAM_18K>40</BRAM_18K>
<DSP48E>40</DSP48E>
<FF>16000</FF>
<LUT>8000</LUT>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>mul1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>mul1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>mul1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>mul1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>mul1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>mul1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_address0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>A_ce0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>A_q0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>B_address0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>B_ce0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>B_q0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>C_address0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>C_ce0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>C_we0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>C_d0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>C_q0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
