# Verilog Simulation & Vivado Generated Files
*.log
*.jou
*.vcd
*.wlf
*.svf
*.db
*.out
*.tmp
*.bak
*.runs/
*.cache/
*.hw/
*.sim/
*.Xil/
*.ip_user_files/
*.xpr
*.dcp
*.bit
*.vvp
