// Seed: 839113942
module module_0 (
    input wire id_0,
    output supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wire id_4,
    output wor id_5
    , id_11,
    output wire id_6,
    output supply0 id_7,
    output wire id_8,
    input supply1 id_9
);
  assign id_7 = 1 - 1;
  logic id_12 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd14
) (
    input supply1 id_0,
    input wand id_1,
    output wand id_2,
    input wire id_3,
    input tri _id_4,
    input uwire id_5,
    input tri1 id_6
);
  logic [id_4 : ""] id_8, id_9;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_6,
      id_0,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3
  );
  assign modCall_1.id_0 = 0;
  logic id_10;
  ;
  assign id_8 = -1;
  always_latch id_9 <= 1;
  assign id_9 = id_3;
endmodule
