entity Reg32 is
  port(
    clk : in bit;
    d : in bits(31 downto 0);
    q : out bits(31 downto 0)
  );
end entity;

architecture rtl of Reg32 is
begin
  process(clk)
  begin
    if rising_edge(clk) then
      q <= d;
    end if;
  end process;
end architecture;
