{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623075183072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623075183075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 07 17:13:02 2021 " "Processing started: Mon Jun 07 17:13:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623075183075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1623075183075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cyclone4_slave -c cyclone4_slave " "Command: quartus_sta cyclone4_slave -c cyclone4_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1623075183075 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1623075183148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1623075183312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623075183355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623075183355 ""}
{ "Info" "ISTA_SDC_FOUND" "cyclone4_slave.out.sdc " "Reading SDC File: 'cyclone4_slave.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1623075183472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyclone4_slave.out.sdc 41 i_clk_50MHz port " "Ignored filter at cyclone4_slave.out.sdc(41): i_clk_50MHz could not be matched with a port" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cyclone4_slave.out.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at cyclone4_slave.out.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{i_clk_50MHz\} -period 1.000 -waveform \{ 0.000 0.500 \} \[get_ports \{i_clk_50MHz\}\] " "create_clock -name \{i_clk_50MHz\} -period 1.000 -waveform \{ 0.000 0.500 \} \[get_ports \{i_clk_50MHz\}\]" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075183474 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyclone4_slave.out.sdc 42 blaster_handler:BLASTER_INST\|tx_start register " "Ignored filter at cyclone4_slave.out.sdc(42): blaster_handler:BLASTER_INST\|tx_start could not be matched with a register" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cyclone4_slave.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at cyclone4_slave.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{blaster_handler:BLASTER_INST\|tx_start\} -period 1.000 -waveform \{ 0.000 0.500 \} \[get_registers \{blaster_handler:BLASTER_INST\|tx_start\}\] " "create_clock -name \{blaster_handler:BLASTER_INST\|tx_start\} -period 1.000 -waveform \{ 0.000 0.500 \} \[get_registers \{blaster_handler:BLASTER_INST\|tx_start\}\]" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075183474 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyclone4_slave.out.sdc 61 blaster_handler:BLASTER_INST\|tx_start clock " "Ignored filter at cyclone4_slave.out.sdc(61): blaster_handler:BLASTER_INST\|tx_start could not be matched with a clock" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyclone4_slave.out.sdc 61 i_clk_50MHz clock " "Ignored filter at cyclone4_slave.out.sdc(61): i_clk_50MHz could not be matched with a clock" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 61 Argument -rise_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(61): Argument -rise_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075183475 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 61 Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(61): Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 62 Argument -rise_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(62): Argument -rise_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075183475 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 62 Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(62): Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 63 Argument -fall_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(63): Argument -fall_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075183475 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 63 Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(63): Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 64 Argument -fall_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(64): Argument -fall_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075183476 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 64 Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(64): Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 65 Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(65): Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075183476 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 65 Argument -rise_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(65): Argument -rise_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 66 Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(66): Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075183476 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 66 Argument -fall_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(66): Argument -fall_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 67 Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(67): Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075183476 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 67 Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(67): Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 68 Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(68): Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075183477 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 68 Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(68): Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 69 Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(69): Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075183477 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 69 Argument -rise_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(69): Argument -rise_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 70 Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(70): Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075183477 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 70 Argument -fall_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(70): Argument -fall_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 71 Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(71): Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075183477 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 71 Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(71): Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 72 Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(72): Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075183478 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 72 Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(72): Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1623075183478 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1623075183482 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1623075183483 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623075183483 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1623075183483 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623075183483 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1623075183484 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1623075183491 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1623075183508 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1623075183508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.576 " "Worst-case setup slack is -1.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.576             -51.678 CLK  " "   -1.576             -51.678 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623075183513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 CLK  " "    0.454               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623075183518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623075183523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623075183528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -90.733 CLK  " "   -3.000             -90.733 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623075183533 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623075183558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1623075183573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1623075183708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623075183753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1623075183759 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1623075183759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.429 " "Worst-case setup slack is -1.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.429             -44.292 CLK  " "   -1.429             -44.292 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623075183764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLK  " "    0.402               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623075183770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623075183775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623075183780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -90.733 CLK  " "   -3.000             -90.733 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623075183785 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623075183817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1623075183903 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1623075183903 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1623075183903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.157 " "Worst-case setup slack is -0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.157              -1.331 CLK  " "   -0.157              -1.331 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623075183908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 CLK  " "    0.187               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623075183914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623075183920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623075183925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -79.336 CLK  " "   -3.000             -79.336 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623075183931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1623075183931 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623075184239 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623075184239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 33 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623075184304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 07 17:13:04 2021 " "Processing ended: Mon Jun 07 17:13:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623075184304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623075184304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623075184304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1623075184304 ""}
