<html>
<head>
<meta charset="UTF-8">
<title>Nedgeflop</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014____NEDGEFLOP">Click for Nedgeflop in the Full Manual</a></h3>

<p>Generation of new <a href="VL2014____PRIMITIVES.html">primitives</a> for edge-triggered always 
blocks.</p><p>See <a href="VL2014____EDGESYNTH.html">edgesynth</a> for an overview of how we handle edge-triggered 
always blocks.</p> 
 
<p>To support these blocks, VL creates primitive flip-flop modules with some 
number of edges.  For instance, the primitive 3-edge flop can be described as 
follows in Verilog, and could be used to implement a flip-flop with, e.g., 
asynchronous set and reset signals.</p> 
 
<pre class="code">module VL_1_BIT_3_EDGE_FLOP (q, d0, d1, d2, clk0, clk1, clk2);
  output reg q;
  input d0, d1, d2;
  input clk0, clk1, clk2;
  always @(posedge clk0 or posedge clk1)
    if (clk0)
       q &lt;= d0
    else if (clk1)
       q &lt;= d1;
    else
       q &lt;= d2;
endmodule</pre> 
 
<p>The functions below generate these primitive modules and their corresponding 
<a href="ACL2____ESIM.html">esim</a> implementations.</p>
</body>
</html>
