-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer12_out_dout : IN STD_LOGIC_VECTOR (143 downto 0);
    layer12_out_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    layer12_out_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    layer12_out_empty_n : IN STD_LOGIC;
    layer12_out_read : OUT STD_LOGIC;
    layer13_out_din : OUT STD_LOGIC_VECTOR (383 downto 0);
    layer13_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    layer13_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    layer13_out_full_n : IN STD_LOGIC;
    layer13_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000100";
    constant ap_const_lv32_89 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001001";
    constant ap_const_lv32_8A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001010";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100101";
    constant ap_const_lv32_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100110";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_6C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101100";
    constant ap_const_lv32_71 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110001";
    constant ap_const_lv32_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110010";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_83 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln55_reg_3946 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_reg_3946_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_1_reg_3968 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op563_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln109_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal sY : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sX : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal layer12_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer13_out_blk_n : STD_LOGIC;
    signal icmp_ln109_reg_3942 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln55_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_2_fu_412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_2_reg_3950 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_3_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_3_reg_3955 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_fu_430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_3960 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_reg_3964 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_1_fu_1475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_fu_1481_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_reg_3972 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_1_fu_1489_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_1_reg_3977 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_fu_1513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_reg_3982 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_9_fu_1531_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_9_reg_3987 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_4_fu_1539_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_4_reg_3993 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_5_fu_1547_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_5_reg_3998 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_11_fu_1571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_11_reg_4003 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_12_fu_1589_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_12_reg_4008 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_8_fu_1597_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_8_reg_4014 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_9_fu_1605_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_9_reg_4019 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_14_fu_1629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_14_reg_4024 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_15_fu_1647_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_15_reg_4029 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_12_fu_1655_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_12_reg_4035 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_13_fu_1663_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_13_reg_4040 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_17_fu_1687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_17_reg_4045 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_18_fu_1705_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_18_reg_4050 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_16_fu_1713_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_16_reg_4056 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_17_fu_1721_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_17_reg_4061 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_20_fu_1745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_20_reg_4066 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_21_fu_1763_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_21_reg_4071 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_20_fu_1771_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_20_reg_4077 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_21_fu_1779_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_21_reg_4082 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_23_fu_1803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_23_reg_4087 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_24_fu_1821_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_24_reg_4092 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_24_fu_1829_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_24_reg_4098 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_25_fu_1837_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_25_reg_4103 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_26_fu_1861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_26_reg_4108 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_27_fu_1879_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_27_reg_4113 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_28_fu_1887_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_28_reg_4119 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_29_fu_1895_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_29_reg_4124 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_29_fu_1919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_29_reg_4129 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_30_fu_1937_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_30_reg_4134 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_32_fu_1945_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_32_reg_4140 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_33_fu_1953_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_33_reg_4145 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_32_fu_1977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_32_reg_4150 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_33_fu_1995_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_33_reg_4155 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_36_fu_2003_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_36_reg_4161 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_37_fu_2011_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_37_reg_4166 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_35_fu_2035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_35_reg_4171 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_36_fu_2053_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_36_reg_4176 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_40_fu_2061_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_40_reg_4182 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_41_fu_2069_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_41_reg_4187 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_38_fu_2093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_38_reg_4192 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_39_fu_2111_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_39_reg_4197 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_44_fu_2119_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_44_reg_4203 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_45_fu_2127_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_45_reg_4208 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_41_fu_2151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_41_reg_4213 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_42_fu_2169_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_42_reg_4218 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_48_fu_2177_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_48_reg_4224 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_49_fu_2185_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_49_reg_4229 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_44_fu_2209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_44_reg_4234 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_45_fu_2227_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_45_reg_4239 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_52_fu_2235_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_52_reg_4245 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_53_fu_2243_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_53_reg_4250 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_47_fu_2267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_47_reg_4255 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_48_fu_2285_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_48_reg_4260 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_56_fu_2293_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_56_reg_4266 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_57_fu_2301_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_57_reg_4271 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_50_fu_2325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_50_reg_4276 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_51_fu_2343_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_51_reg_4281 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_60_fu_2351_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_60_reg_4287 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_61_fu_2359_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_61_reg_4292 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_53_fu_2383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_53_reg_4297 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_54_fu_2401_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_54_reg_4302 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_64_fu_2409_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_64_reg_4308 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_65_fu_2417_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_65_reg_4313 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_56_fu_2441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_56_reg_4318 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_57_fu_2459_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_57_reg_4323 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_68_fu_2467_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_68_reg_4329 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_69_fu_2475_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_69_reg_4334 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_59_fu_2499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_59_reg_4339 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_60_fu_2517_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_60_reg_4344 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_72_fu_2525_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_72_reg_4350 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_73_fu_2533_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_73_reg_4355 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_62_fu_2557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_62_reg_4360 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_63_fu_2575_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_63_reg_4365 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_76_fu_2583_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_76_reg_4371 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_77_fu_2591_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_77_reg_4376 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_65_fu_2615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_65_reg_4381 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_66_fu_2633_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_66_reg_4386 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_80_fu_2641_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_80_reg_4392 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_81_fu_2649_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_81_reg_4397 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_68_fu_2673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_68_reg_4402 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_69_fu_2691_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_69_reg_4407 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_84_fu_2699_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_84_reg_4413 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_85_fu_2707_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_85_reg_4418 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_71_fu_2731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_71_reg_4423 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_72_fu_2749_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_72_reg_4428 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_88_fu_2757_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_88_reg_4434 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_89_fu_2765_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_89_reg_4439 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_74_fu_2789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_74_reg_4444 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_75_fu_2807_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_75_reg_4449 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_92_fu_2815_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_92_reg_4455 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_93_fu_2823_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_93_reg_4460 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_77_fu_2847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_77_reg_4465 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_78_fu_2865_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_78_reg_4470 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_367_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln86_fu_2891_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_363 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_363 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln80_fu_478_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln76_fu_424_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln91_fu_450_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln115_fu_507_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_2_fu_531_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_3_fu_541_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_4_fu_551_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_5_fu_561_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_6_fu_571_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_7_fu_581_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_8_fu_591_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_9_fu_601_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_10_fu_611_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_11_fu_621_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_12_fu_631_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_13_fu_641_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_14_fu_651_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_15_fu_661_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_16_fu_671_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_17_fu_681_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_18_fu_691_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_19_fu_701_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_20_fu_711_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_21_fu_721_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_22_fu_731_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_s_fu_511_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln115_1_fu_521_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten_fu_346 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln109_fu_388_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln91_fu_442_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln55_fu_1471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_1_fu_1465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_2_fu_1497_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_3_fu_1505_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_9_fu_1519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_9_fu_1525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_6_fu_1555_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_7_fu_1563_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_12_fu_1577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_12_fu_1583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_10_fu_1613_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_11_fu_1621_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_15_fu_1635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_15_fu_1641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_14_fu_1671_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_15_fu_1679_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_18_fu_1693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_18_fu_1699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_18_fu_1729_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_19_fu_1737_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_21_fu_1751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_21_fu_1757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_22_fu_1787_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_23_fu_1795_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_24_fu_1809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_24_fu_1815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_26_fu_1845_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_27_fu_1853_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_27_fu_1867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_27_fu_1873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_30_fu_1903_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_31_fu_1911_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_30_fu_1925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_30_fu_1931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_34_fu_1961_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_35_fu_1969_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_33_fu_1983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_33_fu_1989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_38_fu_2019_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_39_fu_2027_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_36_fu_2041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_36_fu_2047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_42_fu_2077_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_43_fu_2085_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_39_fu_2099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_39_fu_2105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_46_fu_2135_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_47_fu_2143_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_42_fu_2157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_42_fu_2163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_50_fu_2193_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_51_fu_2201_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_45_fu_2215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_45_fu_2221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_54_fu_2251_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_55_fu_2259_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_48_fu_2273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_48_fu_2279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_58_fu_2309_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_59_fu_2317_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_51_fu_2331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_51_fu_2337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_62_fu_2367_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_63_fu_2375_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_54_fu_2389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_54_fu_2395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_66_fu_2425_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_67_fu_2433_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_57_fu_2447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_57_fu_2453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_70_fu_2483_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_71_fu_2491_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_60_fu_2505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_60_fu_2511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_74_fu_2541_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_75_fu_2549_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_63_fu_2563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_63_fu_2569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_78_fu_2599_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_79_fu_2607_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_66_fu_2621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_66_fu_2627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_82_fu_2657_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_83_fu_2665_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_69_fu_2679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_69_fu_2685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_86_fu_2715_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_87_fu_2723_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_72_fu_2737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_72_fu_2743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_90_fu_2773_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_91_fu_2781_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_75_fu_2795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_75_fu_2801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_window_V_94_fu_2831_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_95_fu_2839_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_78_fu_2853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_78_fu_2859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln86_fu_2877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_fu_2883_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln1651_fu_2904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_2909_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_10_fu_2915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_10_fu_2920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_10_fu_2926_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_fu_2933_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_11_fu_2945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_11_fu_2950_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_13_fu_2956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_13_fu_2961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_13_fu_2967_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_1_fu_2974_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_14_fu_2986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_14_fu_2991_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_16_fu_2997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_16_fu_3002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_16_fu_3008_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_2_fu_3015_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_17_fu_3027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_17_fu_3032_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_19_fu_3038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_19_fu_3043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_19_fu_3049_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_3_fu_3056_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_20_fu_3068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_20_fu_3073_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_22_fu_3079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_22_fu_3084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_22_fu_3090_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_3097_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_23_fu_3109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_23_fu_3114_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_25_fu_3120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_25_fu_3125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_25_fu_3131_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_1_fu_3138_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_26_fu_3150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_26_fu_3155_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_28_fu_3161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_28_fu_3166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_28_fu_3172_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_2_fu_3179_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_29_fu_3191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_29_fu_3196_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_31_fu_3202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_31_fu_3207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_31_fu_3213_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_3_fu_3220_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_32_fu_3232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_32_fu_3237_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_34_fu_3243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_34_fu_3248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_34_fu_3254_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_4_fu_3261_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_35_fu_3273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_35_fu_3278_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_37_fu_3284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_37_fu_3289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_37_fu_3295_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_5_fu_3302_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_38_fu_3314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_38_fu_3319_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_40_fu_3325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_40_fu_3330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_40_fu_3336_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_6_fu_3343_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_41_fu_3355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_41_fu_3360_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_43_fu_3366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_43_fu_3371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_43_fu_3377_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_7_fu_3384_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_44_fu_3396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_44_fu_3401_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_46_fu_3407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_46_fu_3412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_46_fu_3418_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_8_fu_3425_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_47_fu_3437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_47_fu_3442_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_49_fu_3448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_49_fu_3453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_49_fu_3459_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_9_fu_3466_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_50_fu_3478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_50_fu_3483_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_52_fu_3489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_52_fu_3494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_52_fu_3500_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_s_fu_3507_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_53_fu_3519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_53_fu_3524_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_55_fu_3530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_55_fu_3535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_55_fu_3541_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_10_fu_3548_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_56_fu_3560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_56_fu_3565_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_58_fu_3571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_58_fu_3576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_58_fu_3582_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_11_fu_3589_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_59_fu_3601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_59_fu_3606_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_61_fu_3612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_61_fu_3617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_61_fu_3623_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_12_fu_3630_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_62_fu_3642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_62_fu_3647_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_64_fu_3653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_64_fu_3658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_64_fu_3664_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_13_fu_3671_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_65_fu_3683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_65_fu_3688_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_67_fu_3694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_67_fu_3699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_67_fu_3705_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_14_fu_3712_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_68_fu_3724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_68_fu_3729_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_70_fu_3735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_70_fu_3740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_70_fu_3746_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_15_fu_3753_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_71_fu_3765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_71_fu_3770_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_73_fu_3776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_73_fu_3781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_73_fu_3787_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_16_fu_3794_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_74_fu_3806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_74_fu_3811_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_76_fu_3817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_76_fu_3822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_76_fu_3828_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln841_17_fu_3835_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln1651_77_fu_3847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_77_fu_3852_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1651_79_fu_3858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_79_fu_3863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_79_fu_3869_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln837_18_fu_3843_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_17_fu_3802_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_16_fu_3761_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_15_fu_3720_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_14_fu_3679_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_13_fu_3638_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_12_fu_3597_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_11_fu_3556_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_10_fu_3515_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_9_fu_3474_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_8_fu_3433_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_7_fu_3392_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_6_fu_3351_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_5_fu_3310_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_4_fu_3269_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_3_fu_3228_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_2_fu_3187_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_1_fu_3146_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln837_fu_3105_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln48_3_fu_3064_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln48_2_fu_3023_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln48_1_fu_2982_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln48_fu_2941_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln72_s_fu_3876_p26 : STD_LOGIC_VECTOR (377 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_600 : BOOLEAN;
    signal ap_condition_598 : BOOLEAN;
    signal ap_condition_785 : BOOLEAN;
    signal ap_condition_624 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component alveo_hls4ml_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0,
        d0 => trunc_ln115_fu_507_p1,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_U : component alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_clbPq
    generic map (
        DataWidth => 6,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv2_3,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_q0);

    flow_control_loop_pipe_U : component alveo_hls4ml_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_storemerge_reg_363_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_598)) then
                if ((ap_const_boolean_1 = ap_condition_600)) then 
                    ap_phi_reg_pp0_iter1_storemerge_reg_363 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_storemerge_reg_363 <= ap_phi_reg_pp0_iter0_storemerge_reg_363;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_598)) then
                if ((icmp_ln109_fu_382_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_346 <= add_ln109_fu_388_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_346 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    pX_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_785)) then
                if ((icmp_ln76_fu_430_p2 = ap_const_lv1_1)) then 
                    pX <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_430_p2 = ap_const_lv1_0)) then 
                    pX <= add_ln76_fu_424_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_624)) then
                if ((icmp_ln80_fu_484_p2 = ap_const_lv1_1)) then 
                    pY <= ap_const_lv32_0;
                elsif ((icmp_ln80_fu_484_p2 = ap_const_lv1_0)) then 
                    pY <= add_ln80_fu_478_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_785)) then
                if ((icmp_ln76_fu_430_p2 = ap_const_lv1_1)) then 
                    sX <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_430_p2 = ap_const_lv1_0)) then 
                    sX <= add_ln91_fu_450_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln55_reg_3946 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln55_1_reg_3968 <= and_ln55_1_fu_1475_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln109_reg_3942 <= icmp_ln109_fu_382_p2;
                icmp_ln55_reg_3946_pp0_iter1_reg <= icmp_ln55_reg_3946;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln55_1_fu_1475_p2) and (icmp_ln55_reg_3946 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1651_11_reg_4003 <= icmp_ln1651_11_fu_1571_p2;
                icmp_ln1651_14_reg_4024 <= icmp_ln1651_14_fu_1629_p2;
                icmp_ln1651_17_reg_4045 <= icmp_ln1651_17_fu_1687_p2;
                icmp_ln1651_20_reg_4066 <= icmp_ln1651_20_fu_1745_p2;
                icmp_ln1651_23_reg_4087 <= icmp_ln1651_23_fu_1803_p2;
                icmp_ln1651_26_reg_4108 <= icmp_ln1651_26_fu_1861_p2;
                icmp_ln1651_29_reg_4129 <= icmp_ln1651_29_fu_1919_p2;
                icmp_ln1651_32_reg_4150 <= icmp_ln1651_32_fu_1977_p2;
                icmp_ln1651_35_reg_4171 <= icmp_ln1651_35_fu_2035_p2;
                icmp_ln1651_38_reg_4192 <= icmp_ln1651_38_fu_2093_p2;
                icmp_ln1651_41_reg_4213 <= icmp_ln1651_41_fu_2151_p2;
                icmp_ln1651_44_reg_4234 <= icmp_ln1651_44_fu_2209_p2;
                icmp_ln1651_47_reg_4255 <= icmp_ln1651_47_fu_2267_p2;
                icmp_ln1651_50_reg_4276 <= icmp_ln1651_50_fu_2325_p2;
                icmp_ln1651_53_reg_4297 <= icmp_ln1651_53_fu_2383_p2;
                icmp_ln1651_56_reg_4318 <= icmp_ln1651_56_fu_2441_p2;
                icmp_ln1651_59_reg_4339 <= icmp_ln1651_59_fu_2499_p2;
                icmp_ln1651_62_reg_4360 <= icmp_ln1651_62_fu_2557_p2;
                icmp_ln1651_65_reg_4381 <= icmp_ln1651_65_fu_2615_p2;
                icmp_ln1651_68_reg_4402 <= icmp_ln1651_68_fu_2673_p2;
                icmp_ln1651_71_reg_4423 <= icmp_ln1651_71_fu_2731_p2;
                icmp_ln1651_74_reg_4444 <= icmp_ln1651_74_fu_2789_p2;
                icmp_ln1651_77_reg_4465 <= icmp_ln1651_77_fu_2847_p2;
                icmp_ln1651_reg_3982 <= icmp_ln1651_fu_1513_p2;
                    pool_window_V_12_reg_4035(7 downto 2) <= pool_window_V_12_fu_1655_p3(7 downto 2);
                    pool_window_V_13_reg_4040(7 downto 2) <= pool_window_V_13_fu_1663_p3(7 downto 2);
                    pool_window_V_16_reg_4056(7 downto 2) <= pool_window_V_16_fu_1713_p3(7 downto 2);
                    pool_window_V_17_reg_4061(7 downto 2) <= pool_window_V_17_fu_1721_p3(7 downto 2);
                    pool_window_V_1_reg_3977(7 downto 2) <= pool_window_V_1_fu_1489_p3(7 downto 2);
                    pool_window_V_20_reg_4077(7 downto 2) <= pool_window_V_20_fu_1771_p3(7 downto 2);
                    pool_window_V_21_reg_4082(7 downto 2) <= pool_window_V_21_fu_1779_p3(7 downto 2);
                    pool_window_V_24_reg_4098(7 downto 2) <= pool_window_V_24_fu_1829_p3(7 downto 2);
                    pool_window_V_25_reg_4103(7 downto 2) <= pool_window_V_25_fu_1837_p3(7 downto 2);
                    pool_window_V_28_reg_4119(7 downto 2) <= pool_window_V_28_fu_1887_p3(7 downto 2);
                    pool_window_V_29_reg_4124(7 downto 2) <= pool_window_V_29_fu_1895_p3(7 downto 2);
                    pool_window_V_32_reg_4140(7 downto 2) <= pool_window_V_32_fu_1945_p3(7 downto 2);
                    pool_window_V_33_reg_4145(7 downto 2) <= pool_window_V_33_fu_1953_p3(7 downto 2);
                    pool_window_V_36_reg_4161(7 downto 2) <= pool_window_V_36_fu_2003_p3(7 downto 2);
                    pool_window_V_37_reg_4166(7 downto 2) <= pool_window_V_37_fu_2011_p3(7 downto 2);
                    pool_window_V_40_reg_4182(7 downto 2) <= pool_window_V_40_fu_2061_p3(7 downto 2);
                    pool_window_V_41_reg_4187(7 downto 2) <= pool_window_V_41_fu_2069_p3(7 downto 2);
                    pool_window_V_44_reg_4203(7 downto 2) <= pool_window_V_44_fu_2119_p3(7 downto 2);
                    pool_window_V_45_reg_4208(7 downto 2) <= pool_window_V_45_fu_2127_p3(7 downto 2);
                    pool_window_V_48_reg_4224(7 downto 2) <= pool_window_V_48_fu_2177_p3(7 downto 2);
                    pool_window_V_49_reg_4229(7 downto 2) <= pool_window_V_49_fu_2185_p3(7 downto 2);
                    pool_window_V_4_reg_3993(7 downto 2) <= pool_window_V_4_fu_1539_p3(7 downto 2);
                    pool_window_V_52_reg_4245(7 downto 2) <= pool_window_V_52_fu_2235_p3(7 downto 2);
                    pool_window_V_53_reg_4250(7 downto 2) <= pool_window_V_53_fu_2243_p3(7 downto 2);
                    pool_window_V_56_reg_4266(7 downto 2) <= pool_window_V_56_fu_2293_p3(7 downto 2);
                    pool_window_V_57_reg_4271(7 downto 2) <= pool_window_V_57_fu_2301_p3(7 downto 2);
                    pool_window_V_5_reg_3998(7 downto 2) <= pool_window_V_5_fu_1547_p3(7 downto 2);
                    pool_window_V_60_reg_4287(7 downto 2) <= pool_window_V_60_fu_2351_p3(7 downto 2);
                    pool_window_V_61_reg_4292(7 downto 2) <= pool_window_V_61_fu_2359_p3(7 downto 2);
                    pool_window_V_64_reg_4308(7 downto 2) <= pool_window_V_64_fu_2409_p3(7 downto 2);
                    pool_window_V_65_reg_4313(7 downto 2) <= pool_window_V_65_fu_2417_p3(7 downto 2);
                    pool_window_V_68_reg_4329(7 downto 2) <= pool_window_V_68_fu_2467_p3(7 downto 2);
                    pool_window_V_69_reg_4334(7 downto 2) <= pool_window_V_69_fu_2475_p3(7 downto 2);
                    pool_window_V_72_reg_4350(7 downto 2) <= pool_window_V_72_fu_2525_p3(7 downto 2);
                    pool_window_V_73_reg_4355(7 downto 2) <= pool_window_V_73_fu_2533_p3(7 downto 2);
                    pool_window_V_76_reg_4371(7 downto 2) <= pool_window_V_76_fu_2583_p3(7 downto 2);
                    pool_window_V_77_reg_4376(7 downto 2) <= pool_window_V_77_fu_2591_p3(7 downto 2);
                    pool_window_V_80_reg_4392(7 downto 2) <= pool_window_V_80_fu_2641_p3(7 downto 2);
                    pool_window_V_81_reg_4397(7 downto 2) <= pool_window_V_81_fu_2649_p3(7 downto 2);
                    pool_window_V_84_reg_4413(7 downto 2) <= pool_window_V_84_fu_2699_p3(7 downto 2);
                    pool_window_V_85_reg_4418(7 downto 2) <= pool_window_V_85_fu_2707_p3(7 downto 2);
                    pool_window_V_88_reg_4434(7 downto 2) <= pool_window_V_88_fu_2757_p3(7 downto 2);
                    pool_window_V_89_reg_4439(7 downto 2) <= pool_window_V_89_fu_2765_p3(7 downto 2);
                    pool_window_V_8_reg_4014(7 downto 2) <= pool_window_V_8_fu_1597_p3(7 downto 2);
                    pool_window_V_92_reg_4455(7 downto 2) <= pool_window_V_92_fu_2815_p3(7 downto 2);
                    pool_window_V_93_reg_4460(7 downto 2) <= pool_window_V_93_fu_2823_p3(7 downto 2);
                    pool_window_V_9_reg_4019(7 downto 2) <= pool_window_V_9_fu_1605_p3(7 downto 2);
                    pool_window_V_reg_3972(7 downto 2) <= pool_window_V_fu_1481_p3(7 downto 2);
                    select_ln65_12_reg_4008(7 downto 2) <= select_ln65_12_fu_1589_p3(7 downto 2);
                    select_ln65_15_reg_4029(7 downto 2) <= select_ln65_15_fu_1647_p3(7 downto 2);
                    select_ln65_18_reg_4050(7 downto 2) <= select_ln65_18_fu_1705_p3(7 downto 2);
                    select_ln65_21_reg_4071(7 downto 2) <= select_ln65_21_fu_1763_p3(7 downto 2);
                    select_ln65_24_reg_4092(7 downto 2) <= select_ln65_24_fu_1821_p3(7 downto 2);
                    select_ln65_27_reg_4113(7 downto 2) <= select_ln65_27_fu_1879_p3(7 downto 2);
                    select_ln65_30_reg_4134(7 downto 2) <= select_ln65_30_fu_1937_p3(7 downto 2);
                    select_ln65_33_reg_4155(7 downto 2) <= select_ln65_33_fu_1995_p3(7 downto 2);
                    select_ln65_36_reg_4176(7 downto 2) <= select_ln65_36_fu_2053_p3(7 downto 2);
                    select_ln65_39_reg_4197(7 downto 2) <= select_ln65_39_fu_2111_p3(7 downto 2);
                    select_ln65_42_reg_4218(7 downto 2) <= select_ln65_42_fu_2169_p3(7 downto 2);
                    select_ln65_45_reg_4239(7 downto 2) <= select_ln65_45_fu_2227_p3(7 downto 2);
                    select_ln65_48_reg_4260(7 downto 2) <= select_ln65_48_fu_2285_p3(7 downto 2);
                    select_ln65_51_reg_4281(7 downto 2) <= select_ln65_51_fu_2343_p3(7 downto 2);
                    select_ln65_54_reg_4302(7 downto 2) <= select_ln65_54_fu_2401_p3(7 downto 2);
                    select_ln65_57_reg_4323(7 downto 2) <= select_ln65_57_fu_2459_p3(7 downto 2);
                    select_ln65_60_reg_4344(7 downto 2) <= select_ln65_60_fu_2517_p3(7 downto 2);
                    select_ln65_63_reg_4365(7 downto 2) <= select_ln65_63_fu_2575_p3(7 downto 2);
                    select_ln65_66_reg_4386(7 downto 2) <= select_ln65_66_fu_2633_p3(7 downto 2);
                    select_ln65_69_reg_4407(7 downto 2) <= select_ln65_69_fu_2691_p3(7 downto 2);
                    select_ln65_72_reg_4428(7 downto 2) <= select_ln65_72_fu_2749_p3(7 downto 2);
                    select_ln65_75_reg_4449(7 downto 2) <= select_ln65_75_fu_2807_p3(7 downto 2);
                    select_ln65_78_reg_4470(7 downto 2) <= select_ln65_78_fu_2865_p3(7 downto 2);
                    select_ln65_9_reg_3987(7 downto 2) <= select_ln65_9_fu_1531_p3(7 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln55_fu_398_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_2_reg_3950 <= icmp_ln55_2_fu_412_p2;
                icmp_ln55_3_reg_3955 <= icmp_ln55_3_fu_418_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_reg_3946 <= icmp_ln55_fu_398_p2;
                icmp_ln76_reg_3960 <= icmp_ln76_fu_430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_fu_430_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln80_reg_3964 <= icmp_ln80_fu_484_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap <= layer12_out_dout(143 downto 138);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1 <= layer12_out_dout(137 downto 132);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10 <= layer12_out_dout(83 downto 78);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11 <= layer12_out_dout(77 downto 72);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12 <= layer12_out_dout(71 downto 66);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13 <= layer12_out_dout(65 downto 60);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14 <= layer12_out_dout(59 downto 54);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15 <= layer12_out_dout(53 downto 48);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16 <= layer12_out_dout(47 downto 42);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17 <= layer12_out_dout(41 downto 36);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18 <= layer12_out_dout(35 downto 30);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19 <= layer12_out_dout(29 downto 24);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2 <= layer12_out_dout(131 downto 126);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20 <= layer12_out_dout(23 downto 18);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21 <= layer12_out_dout(17 downto 12);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22 <= layer12_out_dout(11 downto 6);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23 <= trunc_ln115_fu_507_p1;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3 <= layer12_out_dout(125 downto 120);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4 <= layer12_out_dout(119 downto 114);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47 <= void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5 <= layer12_out_dout(113 downto 108);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6 <= layer12_out_dout(107 downto 102);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7 <= layer12_out_dout(101 downto 96);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8 <= layer12_out_dout(95 downto 90);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9 <= layer12_out_dout(89 downto 84);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_reg_3960 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sY <= ap_phi_mux_storemerge_phi_fu_367_p4;
            end if;
        end if;
    end process;
    pool_window_V_reg_3972(1 downto 0) <= "00";
    pool_window_V_1_reg_3977(1 downto 0) <= "00";
    select_ln65_9_reg_3987(1 downto 0) <= "00";
    pool_window_V_4_reg_3993(1 downto 0) <= "00";
    pool_window_V_5_reg_3998(1 downto 0) <= "00";
    select_ln65_12_reg_4008(1 downto 0) <= "00";
    pool_window_V_8_reg_4014(1 downto 0) <= "00";
    pool_window_V_9_reg_4019(1 downto 0) <= "00";
    select_ln65_15_reg_4029(1 downto 0) <= "00";
    pool_window_V_12_reg_4035(1 downto 0) <= "00";
    pool_window_V_13_reg_4040(1 downto 0) <= "00";
    select_ln65_18_reg_4050(1 downto 0) <= "00";
    pool_window_V_16_reg_4056(1 downto 0) <= "00";
    pool_window_V_17_reg_4061(1 downto 0) <= "00";
    select_ln65_21_reg_4071(1 downto 0) <= "00";
    pool_window_V_20_reg_4077(1 downto 0) <= "00";
    pool_window_V_21_reg_4082(1 downto 0) <= "00";
    select_ln65_24_reg_4092(1 downto 0) <= "00";
    pool_window_V_24_reg_4098(1 downto 0) <= "00";
    pool_window_V_25_reg_4103(1 downto 0) <= "00";
    select_ln65_27_reg_4113(1 downto 0) <= "00";
    pool_window_V_28_reg_4119(1 downto 0) <= "00";
    pool_window_V_29_reg_4124(1 downto 0) <= "00";
    select_ln65_30_reg_4134(1 downto 0) <= "00";
    pool_window_V_32_reg_4140(1 downto 0) <= "00";
    pool_window_V_33_reg_4145(1 downto 0) <= "00";
    select_ln65_33_reg_4155(1 downto 0) <= "00";
    pool_window_V_36_reg_4161(1 downto 0) <= "00";
    pool_window_V_37_reg_4166(1 downto 0) <= "00";
    select_ln65_36_reg_4176(1 downto 0) <= "00";
    pool_window_V_40_reg_4182(1 downto 0) <= "00";
    pool_window_V_41_reg_4187(1 downto 0) <= "00";
    select_ln65_39_reg_4197(1 downto 0) <= "00";
    pool_window_V_44_reg_4203(1 downto 0) <= "00";
    pool_window_V_45_reg_4208(1 downto 0) <= "00";
    select_ln65_42_reg_4218(1 downto 0) <= "00";
    pool_window_V_48_reg_4224(1 downto 0) <= "00";
    pool_window_V_49_reg_4229(1 downto 0) <= "00";
    select_ln65_45_reg_4239(1 downto 0) <= "00";
    pool_window_V_52_reg_4245(1 downto 0) <= "00";
    pool_window_V_53_reg_4250(1 downto 0) <= "00";
    select_ln65_48_reg_4260(1 downto 0) <= "00";
    pool_window_V_56_reg_4266(1 downto 0) <= "00";
    pool_window_V_57_reg_4271(1 downto 0) <= "00";
    select_ln65_51_reg_4281(1 downto 0) <= "00";
    pool_window_V_60_reg_4287(1 downto 0) <= "00";
    pool_window_V_61_reg_4292(1 downto 0) <= "00";
    select_ln65_54_reg_4302(1 downto 0) <= "00";
    pool_window_V_64_reg_4308(1 downto 0) <= "00";
    pool_window_V_65_reg_4313(1 downto 0) <= "00";
    select_ln65_57_reg_4323(1 downto 0) <= "00";
    pool_window_V_68_reg_4329(1 downto 0) <= "00";
    pool_window_V_69_reg_4334(1 downto 0) <= "00";
    select_ln65_60_reg_4344(1 downto 0) <= "00";
    pool_window_V_72_reg_4350(1 downto 0) <= "00";
    pool_window_V_73_reg_4355(1 downto 0) <= "00";
    select_ln65_63_reg_4365(1 downto 0) <= "00";
    pool_window_V_76_reg_4371(1 downto 0) <= "00";
    pool_window_V_77_reg_4376(1 downto 0) <= "00";
    select_ln65_66_reg_4386(1 downto 0) <= "00";
    pool_window_V_80_reg_4392(1 downto 0) <= "00";
    pool_window_V_81_reg_4397(1 downto 0) <= "00";
    select_ln65_69_reg_4407(1 downto 0) <= "00";
    pool_window_V_84_reg_4413(1 downto 0) <= "00";
    pool_window_V_85_reg_4418(1 downto 0) <= "00";
    select_ln65_72_reg_4428(1 downto 0) <= "00";
    pool_window_V_88_reg_4434(1 downto 0) <= "00";
    pool_window_V_89_reg_4439(1 downto 0) <= "00";
    select_ln65_75_reg_4449(1 downto 0) <= "00";
    pool_window_V_92_reg_4455(1 downto 0) <= "00";
    pool_window_V_93_reg_4460(1 downto 0) <= "00";
    select_ln65_78_reg_4470(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln109_fu_388_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv5_1));
    add_ln76_fu_424_p2 <= std_logic_vector(unsigned(pX) + unsigned(ap_const_lv32_1));
    add_ln80_fu_478_p2 <= std_logic_vector(unsigned(pY) + unsigned(ap_const_lv32_1));
    add_ln86_fu_2891_p2 <= std_logic_vector(unsigned(sY) + unsigned(select_ln86_fu_2883_p3));
    add_ln91_fu_450_p2 <= std_logic_vector(unsigned(sX) + unsigned(select_ln91_fu_442_p3));
    and_ln55_1_fu_1475_p2 <= (icmp_ln55_1_fu_1465_p2 and and_ln55_fu_1471_p2);
    and_ln55_fu_1471_p2 <= (icmp_ln55_3_reg_3955 and icmp_ln55_2_reg_3950);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer12_out_empty_n, layer13_out_full_n, ap_predicate_op563_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op563_write_state3 = ap_const_boolean_1) and (layer13_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer12_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer12_out_empty_n, layer13_out_full_n, ap_predicate_op563_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op563_write_state3 = ap_const_boolean_1) and (layer13_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer12_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer12_out_empty_n, layer13_out_full_n, ap_predicate_op563_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op563_write_state3 = ap_const_boolean_1) and (layer13_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer12_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer12_out_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (layer12_out_empty_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(layer13_out_full_n, ap_predicate_op563_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op563_write_state3 = ap_const_boolean_1) and (layer13_out_full_n = ap_const_logic_0));
    end process;


    ap_condition_598_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_598 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_600_assign_proc : process(icmp_ln109_fu_382_p2, icmp_ln76_fu_430_p2, icmp_ln80_fu_484_p2)
    begin
                ap_condition_600 <= ((icmp_ln109_fu_382_p2 = ap_const_lv1_0) and (icmp_ln80_fu_484_p2 = ap_const_lv1_1) and (icmp_ln76_fu_430_p2 = ap_const_lv1_1));
    end process;


    ap_condition_624_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_382_p2, ap_block_pp0_stage0_11001, icmp_ln76_fu_430_p2, ap_start_int)
    begin
                ap_condition_624 <= ((icmp_ln109_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_fu_430_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_785_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_382_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_785 <= ((icmp_ln109_fu_382_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln109_fu_382_p2, ap_start_int)
    begin
        if (((icmp_ln109_fu_382_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_storemerge_phi_fu_367_p4_assign_proc : process(icmp_ln109_reg_3942, icmp_ln76_reg_3960, icmp_ln80_reg_3964, add_ln86_fu_2891_p2, ap_phi_reg_pp0_iter1_storemerge_reg_363)
    begin
        if (((icmp_ln80_reg_3964 = ap_const_lv1_0) and (icmp_ln76_reg_3960 = ap_const_lv1_1) and (icmp_ln109_reg_3942 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_phi_fu_367_p4 <= add_ln86_fu_2891_p2;
        else 
            ap_phi_mux_storemerge_phi_fu_367_p4 <= ap_phi_reg_pp0_iter1_storemerge_reg_363;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_reg_363 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op563_write_state3_assign_proc : process(icmp_ln55_reg_3946_pp0_iter1_reg, and_ln55_1_reg_3968)
    begin
                ap_predicate_op563_write_state3 <= ((ap_const_lv1_1 = and_ln55_1_reg_3968) and (icmp_ln55_reg_3946_pp0_iter1_reg = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, indvar_flatten_fu_346, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_346;
        end if; 
    end process;

    icmp_ln109_fu_382_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv5_10) else "0";
    icmp_ln1651_10_fu_2915_p2 <= "1" when (unsigned(select_ln65_fu_2909_p3) < unsigned(select_ln65_9_reg_3987)) else "0";
    icmp_ln1651_11_fu_1571_p2 <= "1" when (unsigned(pool_window_V_4_fu_1539_p3) < unsigned(pool_window_V_5_fu_1547_p3)) else "0";
    icmp_ln1651_12_fu_1577_p2 <= "1" when (unsigned(pool_window_V_6_fu_1555_p3) < unsigned(pool_window_V_7_fu_1563_p3)) else "0";
    icmp_ln1651_13_fu_2956_p2 <= "1" when (unsigned(select_ln65_11_fu_2950_p3) < unsigned(select_ln65_12_reg_4008)) else "0";
    icmp_ln1651_14_fu_1629_p2 <= "1" when (unsigned(pool_window_V_8_fu_1597_p3) < unsigned(pool_window_V_9_fu_1605_p3)) else "0";
    icmp_ln1651_15_fu_1635_p2 <= "1" when (unsigned(pool_window_V_10_fu_1613_p3) < unsigned(pool_window_V_11_fu_1621_p3)) else "0";
    icmp_ln1651_16_fu_2997_p2 <= "1" when (unsigned(select_ln65_14_fu_2991_p3) < unsigned(select_ln65_15_reg_4029)) else "0";
    icmp_ln1651_17_fu_1687_p2 <= "1" when (unsigned(pool_window_V_12_fu_1655_p3) < unsigned(pool_window_V_13_fu_1663_p3)) else "0";
    icmp_ln1651_18_fu_1693_p2 <= "1" when (unsigned(pool_window_V_14_fu_1671_p3) < unsigned(pool_window_V_15_fu_1679_p3)) else "0";
    icmp_ln1651_19_fu_3038_p2 <= "1" when (unsigned(select_ln65_17_fu_3032_p3) < unsigned(select_ln65_18_reg_4050)) else "0";
    icmp_ln1651_20_fu_1745_p2 <= "1" when (unsigned(pool_window_V_16_fu_1713_p3) < unsigned(pool_window_V_17_fu_1721_p3)) else "0";
    icmp_ln1651_21_fu_1751_p2 <= "1" when (unsigned(pool_window_V_18_fu_1729_p3) < unsigned(pool_window_V_19_fu_1737_p3)) else "0";
    icmp_ln1651_22_fu_3079_p2 <= "1" when (unsigned(select_ln65_20_fu_3073_p3) < unsigned(select_ln65_21_reg_4071)) else "0";
    icmp_ln1651_23_fu_1803_p2 <= "1" when (unsigned(pool_window_V_20_fu_1771_p3) < unsigned(pool_window_V_21_fu_1779_p3)) else "0";
    icmp_ln1651_24_fu_1809_p2 <= "1" when (unsigned(pool_window_V_22_fu_1787_p3) < unsigned(pool_window_V_23_fu_1795_p3)) else "0";
    icmp_ln1651_25_fu_3120_p2 <= "1" when (unsigned(select_ln65_23_fu_3114_p3) < unsigned(select_ln65_24_reg_4092)) else "0";
    icmp_ln1651_26_fu_1861_p2 <= "1" when (unsigned(pool_window_V_24_fu_1829_p3) < unsigned(pool_window_V_25_fu_1837_p3)) else "0";
    icmp_ln1651_27_fu_1867_p2 <= "1" when (unsigned(pool_window_V_26_fu_1845_p3) < unsigned(pool_window_V_27_fu_1853_p3)) else "0";
    icmp_ln1651_28_fu_3161_p2 <= "1" when (unsigned(select_ln65_26_fu_3155_p3) < unsigned(select_ln65_27_reg_4113)) else "0";
    icmp_ln1651_29_fu_1919_p2 <= "1" when (unsigned(pool_window_V_28_fu_1887_p3) < unsigned(pool_window_V_29_fu_1895_p3)) else "0";
    icmp_ln1651_30_fu_1925_p2 <= "1" when (unsigned(pool_window_V_30_fu_1903_p3) < unsigned(pool_window_V_31_fu_1911_p3)) else "0";
    icmp_ln1651_31_fu_3202_p2 <= "1" when (unsigned(select_ln65_29_fu_3196_p3) < unsigned(select_ln65_30_reg_4134)) else "0";
    icmp_ln1651_32_fu_1977_p2 <= "1" when (unsigned(pool_window_V_32_fu_1945_p3) < unsigned(pool_window_V_33_fu_1953_p3)) else "0";
    icmp_ln1651_33_fu_1983_p2 <= "1" when (unsigned(pool_window_V_34_fu_1961_p3) < unsigned(pool_window_V_35_fu_1969_p3)) else "0";
    icmp_ln1651_34_fu_3243_p2 <= "1" when (unsigned(select_ln65_32_fu_3237_p3) < unsigned(select_ln65_33_reg_4155)) else "0";
    icmp_ln1651_35_fu_2035_p2 <= "1" when (unsigned(pool_window_V_36_fu_2003_p3) < unsigned(pool_window_V_37_fu_2011_p3)) else "0";
    icmp_ln1651_36_fu_2041_p2 <= "1" when (unsigned(pool_window_V_38_fu_2019_p3) < unsigned(pool_window_V_39_fu_2027_p3)) else "0";
    icmp_ln1651_37_fu_3284_p2 <= "1" when (unsigned(select_ln65_35_fu_3278_p3) < unsigned(select_ln65_36_reg_4176)) else "0";
    icmp_ln1651_38_fu_2093_p2 <= "1" when (unsigned(pool_window_V_40_fu_2061_p3) < unsigned(pool_window_V_41_fu_2069_p3)) else "0";
    icmp_ln1651_39_fu_2099_p2 <= "1" when (unsigned(pool_window_V_42_fu_2077_p3) < unsigned(pool_window_V_43_fu_2085_p3)) else "0";
    icmp_ln1651_40_fu_3325_p2 <= "1" when (unsigned(select_ln65_38_fu_3319_p3) < unsigned(select_ln65_39_reg_4197)) else "0";
    icmp_ln1651_41_fu_2151_p2 <= "1" when (unsigned(pool_window_V_44_fu_2119_p3) < unsigned(pool_window_V_45_fu_2127_p3)) else "0";
    icmp_ln1651_42_fu_2157_p2 <= "1" when (unsigned(pool_window_V_46_fu_2135_p3) < unsigned(pool_window_V_47_fu_2143_p3)) else "0";
    icmp_ln1651_43_fu_3366_p2 <= "1" when (unsigned(select_ln65_41_fu_3360_p3) < unsigned(select_ln65_42_reg_4218)) else "0";
    icmp_ln1651_44_fu_2209_p2 <= "1" when (unsigned(pool_window_V_48_fu_2177_p3) < unsigned(pool_window_V_49_fu_2185_p3)) else "0";
    icmp_ln1651_45_fu_2215_p2 <= "1" when (unsigned(pool_window_V_50_fu_2193_p3) < unsigned(pool_window_V_51_fu_2201_p3)) else "0";
    icmp_ln1651_46_fu_3407_p2 <= "1" when (unsigned(select_ln65_44_fu_3401_p3) < unsigned(select_ln65_45_reg_4239)) else "0";
    icmp_ln1651_47_fu_2267_p2 <= "1" when (unsigned(pool_window_V_52_fu_2235_p3) < unsigned(pool_window_V_53_fu_2243_p3)) else "0";
    icmp_ln1651_48_fu_2273_p2 <= "1" when (unsigned(pool_window_V_54_fu_2251_p3) < unsigned(pool_window_V_55_fu_2259_p3)) else "0";
    icmp_ln1651_49_fu_3448_p2 <= "1" when (unsigned(select_ln65_47_fu_3442_p3) < unsigned(select_ln65_48_reg_4260)) else "0";
    icmp_ln1651_50_fu_2325_p2 <= "1" when (unsigned(pool_window_V_56_fu_2293_p3) < unsigned(pool_window_V_57_fu_2301_p3)) else "0";
    icmp_ln1651_51_fu_2331_p2 <= "1" when (unsigned(pool_window_V_58_fu_2309_p3) < unsigned(pool_window_V_59_fu_2317_p3)) else "0";
    icmp_ln1651_52_fu_3489_p2 <= "1" when (unsigned(select_ln65_50_fu_3483_p3) < unsigned(select_ln65_51_reg_4281)) else "0";
    icmp_ln1651_53_fu_2383_p2 <= "1" when (unsigned(pool_window_V_60_fu_2351_p3) < unsigned(pool_window_V_61_fu_2359_p3)) else "0";
    icmp_ln1651_54_fu_2389_p2 <= "1" when (unsigned(pool_window_V_62_fu_2367_p3) < unsigned(pool_window_V_63_fu_2375_p3)) else "0";
    icmp_ln1651_55_fu_3530_p2 <= "1" when (unsigned(select_ln65_53_fu_3524_p3) < unsigned(select_ln65_54_reg_4302)) else "0";
    icmp_ln1651_56_fu_2441_p2 <= "1" when (unsigned(pool_window_V_64_fu_2409_p3) < unsigned(pool_window_V_65_fu_2417_p3)) else "0";
    icmp_ln1651_57_fu_2447_p2 <= "1" when (unsigned(pool_window_V_66_fu_2425_p3) < unsigned(pool_window_V_67_fu_2433_p3)) else "0";
    icmp_ln1651_58_fu_3571_p2 <= "1" when (unsigned(select_ln65_56_fu_3565_p3) < unsigned(select_ln65_57_reg_4323)) else "0";
    icmp_ln1651_59_fu_2499_p2 <= "1" when (unsigned(pool_window_V_68_fu_2467_p3) < unsigned(pool_window_V_69_fu_2475_p3)) else "0";
    icmp_ln1651_60_fu_2505_p2 <= "1" when (unsigned(pool_window_V_70_fu_2483_p3) < unsigned(pool_window_V_71_fu_2491_p3)) else "0";
    icmp_ln1651_61_fu_3612_p2 <= "1" when (unsigned(select_ln65_59_fu_3606_p3) < unsigned(select_ln65_60_reg_4344)) else "0";
    icmp_ln1651_62_fu_2557_p2 <= "1" when (unsigned(pool_window_V_72_fu_2525_p3) < unsigned(pool_window_V_73_fu_2533_p3)) else "0";
    icmp_ln1651_63_fu_2563_p2 <= "1" when (unsigned(pool_window_V_74_fu_2541_p3) < unsigned(pool_window_V_75_fu_2549_p3)) else "0";
    icmp_ln1651_64_fu_3653_p2 <= "1" when (unsigned(select_ln65_62_fu_3647_p3) < unsigned(select_ln65_63_reg_4365)) else "0";
    icmp_ln1651_65_fu_2615_p2 <= "1" when (unsigned(pool_window_V_76_fu_2583_p3) < unsigned(pool_window_V_77_fu_2591_p3)) else "0";
    icmp_ln1651_66_fu_2621_p2 <= "1" when (unsigned(pool_window_V_78_fu_2599_p3) < unsigned(pool_window_V_79_fu_2607_p3)) else "0";
    icmp_ln1651_67_fu_3694_p2 <= "1" when (unsigned(select_ln65_65_fu_3688_p3) < unsigned(select_ln65_66_reg_4386)) else "0";
    icmp_ln1651_68_fu_2673_p2 <= "1" when (unsigned(pool_window_V_80_fu_2641_p3) < unsigned(pool_window_V_81_fu_2649_p3)) else "0";
    icmp_ln1651_69_fu_2679_p2 <= "1" when (unsigned(pool_window_V_82_fu_2657_p3) < unsigned(pool_window_V_83_fu_2665_p3)) else "0";
    icmp_ln1651_70_fu_3735_p2 <= "1" when (unsigned(select_ln65_68_fu_3729_p3) < unsigned(select_ln65_69_reg_4407)) else "0";
    icmp_ln1651_71_fu_2731_p2 <= "1" when (unsigned(pool_window_V_84_fu_2699_p3) < unsigned(pool_window_V_85_fu_2707_p3)) else "0";
    icmp_ln1651_72_fu_2737_p2 <= "1" when (unsigned(pool_window_V_86_fu_2715_p3) < unsigned(pool_window_V_87_fu_2723_p3)) else "0";
    icmp_ln1651_73_fu_3776_p2 <= "1" when (unsigned(select_ln65_71_fu_3770_p3) < unsigned(select_ln65_72_reg_4428)) else "0";
    icmp_ln1651_74_fu_2789_p2 <= "1" when (unsigned(pool_window_V_88_fu_2757_p3) < unsigned(pool_window_V_89_fu_2765_p3)) else "0";
    icmp_ln1651_75_fu_2795_p2 <= "1" when (unsigned(pool_window_V_90_fu_2773_p3) < unsigned(pool_window_V_91_fu_2781_p3)) else "0";
    icmp_ln1651_76_fu_3817_p2 <= "1" when (unsigned(select_ln65_74_fu_3811_p3) < unsigned(select_ln65_75_reg_4449)) else "0";
    icmp_ln1651_77_fu_2847_p2 <= "1" when (unsigned(pool_window_V_92_fu_2815_p3) < unsigned(pool_window_V_93_fu_2823_p3)) else "0";
    icmp_ln1651_78_fu_2853_p2 <= "1" when (unsigned(pool_window_V_94_fu_2831_p3) < unsigned(pool_window_V_95_fu_2839_p3)) else "0";
    icmp_ln1651_79_fu_3858_p2 <= "1" when (unsigned(select_ln65_77_fu_3852_p3) < unsigned(select_ln65_78_reg_4470)) else "0";
    icmp_ln1651_9_fu_1519_p2 <= "1" when (unsigned(pool_window_V_2_fu_1497_p3) < unsigned(pool_window_V_3_fu_1505_p3)) else "0";
    icmp_ln1651_fu_1513_p2 <= "1" when (unsigned(pool_window_V_fu_1481_p3) < unsigned(pool_window_V_1_fu_1489_p3)) else "0";
    icmp_ln55_1_fu_1465_p2 <= "1" when (sY = ap_const_lv32_1) else "0";
    icmp_ln55_2_fu_412_p2 <= "1" when (signed(pY) > signed(ap_const_lv32_0)) else "0";
    icmp_ln55_3_fu_418_p2 <= "1" when (signed(pX) > signed(ap_const_lv32_0)) else "0";
    icmp_ln55_fu_398_p2 <= "1" when (sX = ap_const_lv32_1) else "0";
    icmp_ln76_fu_430_p2 <= "1" when (add_ln76_fu_424_p2 = ap_const_lv32_4) else "0";
    icmp_ln80_fu_484_p2 <= "1" when (add_ln80_fu_478_p2 = ap_const_lv32_4) else "0";
    icmp_ln86_fu_2877_p2 <= "1" when (sY = ap_const_lv32_1) else "0";

    layer12_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer12_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer12_out_blk_n <= layer12_out_empty_n;
        else 
            layer12_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer12_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer12_out_read <= ap_const_logic_1;
        else 
            layer12_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer13_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, layer13_out_full_n, ap_predicate_op563_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op563_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer13_out_blk_n <= layer13_out_full_n;
        else 
            layer13_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer13_out_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln72_s_fu_3876_p26),384));

    layer13_out_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op563_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op563_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer13_out_write <= ap_const_logic_1;
        else 
            layer13_out_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln72_s_fu_3876_p26 <= ((((((((((((((((((((((((select_ln65_79_fu_3869_p3 & ap_const_lv2_0) & zext_ln837_18_fu_3843_p1) & zext_ln837_17_fu_3802_p1) & zext_ln837_16_fu_3761_p1) & zext_ln837_15_fu_3720_p1) & zext_ln837_14_fu_3679_p1) & zext_ln837_13_fu_3638_p1) & zext_ln837_12_fu_3597_p1) & zext_ln837_11_fu_3556_p1) & zext_ln837_10_fu_3515_p1) & zext_ln837_9_fu_3474_p1) & zext_ln837_8_fu_3433_p1) & zext_ln837_7_fu_3392_p1) & zext_ln837_6_fu_3351_p1) & zext_ln837_5_fu_3310_p1) & zext_ln837_4_fu_3269_p1) & zext_ln837_3_fu_3228_p1) & zext_ln837_2_fu_3187_p1) & zext_ln837_1_fu_3146_p1) & zext_ln837_fu_3105_p1) & zext_ln48_3_fu_3064_p1) & zext_ln48_2_fu_3023_p1) & zext_ln48_1_fu_2982_p1) & zext_ln48_fu_2941_p1);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_d0 <= layer12_out_dout(83 downto 78);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_d0 <= layer12_out_dout(77 downto 72);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_d0 <= layer12_out_dout(71 downto 66);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_d0 <= layer12_out_dout(65 downto 60);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_d0 <= layer12_out_dout(137 downto 132);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_d0 <= layer12_out_dout(131 downto 126);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_d0 <= layer12_out_dout(125 downto 120);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_d0 <= layer12_out_dout(119 downto 114);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_d0 <= layer12_out_dout(113 downto 108);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_d0 <= layer12_out_dout(107 downto 102);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_d0 <= layer12_out_dout(101 downto 96);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_d0 <= layer12_out_dout(95 downto 90);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_d0 <= layer12_out_dout(89 downto 84);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_d0 <= layer12_out_dout(143 downto 138);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pool_window_V_10_fu_1613_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21 & ap_const_lv2_0);
    pool_window_V_11_fu_1621_p3 <= (trunc_ln115_3_fu_541_p4 & ap_const_lv2_0);
    pool_window_V_12_fu_1655_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44 & ap_const_lv2_0);
    pool_window_V_13_fu_1663_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_q0 & ap_const_lv2_0);
    pool_window_V_14_fu_1671_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20 & ap_const_lv2_0);
    pool_window_V_15_fu_1679_p3 <= (trunc_ln115_4_fu_551_p4 & ap_const_lv2_0);
    pool_window_V_16_fu_1713_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43 & ap_const_lv2_0);
    pool_window_V_17_fu_1721_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_q0 & ap_const_lv2_0);
    pool_window_V_18_fu_1729_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19 & ap_const_lv2_0);
    pool_window_V_19_fu_1737_p3 <= (trunc_ln115_5_fu_561_p4 & ap_const_lv2_0);
    pool_window_V_1_fu_1489_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_q0 & ap_const_lv2_0);
    pool_window_V_20_fu_1771_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42 & ap_const_lv2_0);
    pool_window_V_21_fu_1779_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_q0 & ap_const_lv2_0);
    pool_window_V_22_fu_1787_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18 & ap_const_lv2_0);
    pool_window_V_23_fu_1795_p3 <= (trunc_ln115_6_fu_571_p4 & ap_const_lv2_0);
    pool_window_V_24_fu_1829_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41 & ap_const_lv2_0);
    pool_window_V_25_fu_1837_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_q0 & ap_const_lv2_0);
    pool_window_V_26_fu_1845_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17 & ap_const_lv2_0);
    pool_window_V_27_fu_1853_p3 <= (trunc_ln115_7_fu_581_p4 & ap_const_lv2_0);
    pool_window_V_28_fu_1887_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40 & ap_const_lv2_0);
    pool_window_V_29_fu_1895_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_q0 & ap_const_lv2_0);
    pool_window_V_2_fu_1497_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23 & ap_const_lv2_0);
    pool_window_V_30_fu_1903_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16 & ap_const_lv2_0);
    pool_window_V_31_fu_1911_p3 <= (trunc_ln115_8_fu_591_p4 & ap_const_lv2_0);
    pool_window_V_32_fu_1945_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_39 & ap_const_lv2_0);
    pool_window_V_33_fu_1953_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_q0 & ap_const_lv2_0);
    pool_window_V_34_fu_1961_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15 & ap_const_lv2_0);
    pool_window_V_35_fu_1969_p3 <= (trunc_ln115_9_fu_601_p4 & ap_const_lv2_0);
    pool_window_V_36_fu_2003_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_38 & ap_const_lv2_0);
    pool_window_V_37_fu_2011_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_q0 & ap_const_lv2_0);
    pool_window_V_38_fu_2019_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14 & ap_const_lv2_0);
    pool_window_V_39_fu_2027_p3 <= (trunc_ln115_10_fu_611_p4 & ap_const_lv2_0);
    pool_window_V_3_fu_1505_p3 <= (trunc_ln115_fu_507_p1 & ap_const_lv2_0);
    pool_window_V_40_fu_2061_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_37 & ap_const_lv2_0);
    pool_window_V_41_fu_2069_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_13_q0 & ap_const_lv2_0);
    pool_window_V_42_fu_2077_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13 & ap_const_lv2_0);
    pool_window_V_43_fu_2085_p3 <= (trunc_ln115_11_fu_621_p4 & ap_const_lv2_0);
    pool_window_V_44_fu_2119_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_36 & ap_const_lv2_0);
    pool_window_V_45_fu_2127_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_12_q0 & ap_const_lv2_0);
    pool_window_V_46_fu_2135_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12 & ap_const_lv2_0);
    pool_window_V_47_fu_2143_p3 <= (trunc_ln115_12_fu_631_p4 & ap_const_lv2_0);
    pool_window_V_48_fu_2177_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_35 & ap_const_lv2_0);
    pool_window_V_49_fu_2185_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_11_q0 & ap_const_lv2_0);
    pool_window_V_4_fu_1539_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46 & ap_const_lv2_0);
    pool_window_V_50_fu_2193_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11 & ap_const_lv2_0);
    pool_window_V_51_fu_2201_p3 <= (trunc_ln115_13_fu_641_p4 & ap_const_lv2_0);
    pool_window_V_52_fu_2235_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_34 & ap_const_lv2_0);
    pool_window_V_53_fu_2243_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_10_q0 & ap_const_lv2_0);
    pool_window_V_54_fu_2251_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10 & ap_const_lv2_0);
    pool_window_V_55_fu_2259_p3 <= (trunc_ln115_14_fu_651_p4 & ap_const_lv2_0);
    pool_window_V_56_fu_2293_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_33 & ap_const_lv2_0);
    pool_window_V_57_fu_2301_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_9_q0 & ap_const_lv2_0);
    pool_window_V_58_fu_2309_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9 & ap_const_lv2_0);
    pool_window_V_59_fu_2317_p3 <= (trunc_ln115_15_fu_661_p4 & ap_const_lv2_0);
    pool_window_V_5_fu_1547_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_q0 & ap_const_lv2_0);
    pool_window_V_60_fu_2351_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_32 & ap_const_lv2_0);
    pool_window_V_61_fu_2359_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_8_q0 & ap_const_lv2_0);
    pool_window_V_62_fu_2367_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8 & ap_const_lv2_0);
    pool_window_V_63_fu_2375_p3 <= (trunc_ln115_16_fu_671_p4 & ap_const_lv2_0);
    pool_window_V_64_fu_2409_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_31 & ap_const_lv2_0);
    pool_window_V_65_fu_2417_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_7_q0 & ap_const_lv2_0);
    pool_window_V_66_fu_2425_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7 & ap_const_lv2_0);
    pool_window_V_67_fu_2433_p3 <= (trunc_ln115_17_fu_681_p4 & ap_const_lv2_0);
    pool_window_V_68_fu_2467_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_30 & ap_const_lv2_0);
    pool_window_V_69_fu_2475_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_6_q0 & ap_const_lv2_0);
    pool_window_V_6_fu_1555_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22 & ap_const_lv2_0);
    pool_window_V_70_fu_2483_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6 & ap_const_lv2_0);
    pool_window_V_71_fu_2491_p3 <= (trunc_ln115_18_fu_691_p4 & ap_const_lv2_0);
    pool_window_V_72_fu_2525_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_29 & ap_const_lv2_0);
    pool_window_V_73_fu_2533_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_5_q0 & ap_const_lv2_0);
    pool_window_V_74_fu_2541_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5 & ap_const_lv2_0);
    pool_window_V_75_fu_2549_p3 <= (trunc_ln115_19_fu_701_p4 & ap_const_lv2_0);
    pool_window_V_76_fu_2583_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_28 & ap_const_lv2_0);
    pool_window_V_77_fu_2591_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_4_q0 & ap_const_lv2_0);
    pool_window_V_78_fu_2599_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4 & ap_const_lv2_0);
    pool_window_V_79_fu_2607_p3 <= (trunc_ln115_20_fu_711_p4 & ap_const_lv2_0);
    pool_window_V_7_fu_1563_p3 <= (trunc_ln115_2_fu_531_p4 & ap_const_lv2_0);
    pool_window_V_80_fu_2641_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_27 & ap_const_lv2_0);
    pool_window_V_81_fu_2649_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_3_q0 & ap_const_lv2_0);
    pool_window_V_82_fu_2657_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3 & ap_const_lv2_0);
    pool_window_V_83_fu_2665_p3 <= (trunc_ln115_21_fu_721_p4 & ap_const_lv2_0);
    pool_window_V_84_fu_2699_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_26 & ap_const_lv2_0);
    pool_window_V_85_fu_2707_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_2_q0 & ap_const_lv2_0);
    pool_window_V_86_fu_2715_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2 & ap_const_lv2_0);
    pool_window_V_87_fu_2723_p3 <= (trunc_ln115_22_fu_731_p4 & ap_const_lv2_0);
    pool_window_V_88_fu_2757_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_25 & ap_const_lv2_0);
    pool_window_V_89_fu_2765_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_1_q0 & ap_const_lv2_0);
    pool_window_V_8_fu_1597_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45 & ap_const_lv2_0);
    pool_window_V_90_fu_2773_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1 & ap_const_lv2_0);
    pool_window_V_91_fu_2781_p3 <= (trunc_ln115_s_fu_511_p4 & ap_const_lv2_0);
    pool_window_V_92_fu_2815_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_24 & ap_const_lv2_0);
    pool_window_V_93_fu_2823_p3 <= (p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_q0 & ap_const_lv2_0);
    pool_window_V_94_fu_2831_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap & ap_const_lv2_0);
    pool_window_V_95_fu_2839_p3 <= (trunc_ln115_1_fu_521_p4 & ap_const_lv2_0);
    pool_window_V_9_fu_1605_p3 <= (void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_q0 & ap_const_lv2_0);
    pool_window_V_fu_1481_p3 <= (p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47 & ap_const_lv2_0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    res_pack_data_1_fu_2974_p3 <= (select_ln65_13_fu_2967_p3 & ap_const_lv2_0);
    res_pack_data_2_fu_3015_p3 <= (select_ln65_16_fu_3008_p3 & ap_const_lv2_0);
    res_pack_data_3_fu_3056_p3 <= (select_ln65_19_fu_3049_p3 & ap_const_lv2_0);
    res_pack_data_fu_2933_p3 <= (select_ln65_10_fu_2926_p3 & ap_const_lv2_0);
    select_ln65_10_fu_2926_p3 <= 
        select_ln65_fu_2909_p3 when (xor_ln1651_10_fu_2920_p2(0) = '1') else 
        select_ln65_9_reg_3987;
    select_ln65_11_fu_2950_p3 <= 
        pool_window_V_4_reg_3993 when (xor_ln1651_11_fu_2945_p2(0) = '1') else 
        pool_window_V_5_reg_3998;
    select_ln65_12_fu_1589_p3 <= 
        pool_window_V_6_fu_1555_p3 when (xor_ln1651_12_fu_1583_p2(0) = '1') else 
        pool_window_V_7_fu_1563_p3;
    select_ln65_13_fu_2967_p3 <= 
        select_ln65_11_fu_2950_p3 when (xor_ln1651_13_fu_2961_p2(0) = '1') else 
        select_ln65_12_reg_4008;
    select_ln65_14_fu_2991_p3 <= 
        pool_window_V_8_reg_4014 when (xor_ln1651_14_fu_2986_p2(0) = '1') else 
        pool_window_V_9_reg_4019;
    select_ln65_15_fu_1647_p3 <= 
        pool_window_V_10_fu_1613_p3 when (xor_ln1651_15_fu_1641_p2(0) = '1') else 
        pool_window_V_11_fu_1621_p3;
    select_ln65_16_fu_3008_p3 <= 
        select_ln65_14_fu_2991_p3 when (xor_ln1651_16_fu_3002_p2(0) = '1') else 
        select_ln65_15_reg_4029;
    select_ln65_17_fu_3032_p3 <= 
        pool_window_V_12_reg_4035 when (xor_ln1651_17_fu_3027_p2(0) = '1') else 
        pool_window_V_13_reg_4040;
    select_ln65_18_fu_1705_p3 <= 
        pool_window_V_14_fu_1671_p3 when (xor_ln1651_18_fu_1699_p2(0) = '1') else 
        pool_window_V_15_fu_1679_p3;
    select_ln65_19_fu_3049_p3 <= 
        select_ln65_17_fu_3032_p3 when (xor_ln1651_19_fu_3043_p2(0) = '1') else 
        select_ln65_18_reg_4050;
    select_ln65_20_fu_3073_p3 <= 
        pool_window_V_16_reg_4056 when (xor_ln1651_20_fu_3068_p2(0) = '1') else 
        pool_window_V_17_reg_4061;
    select_ln65_21_fu_1763_p3 <= 
        pool_window_V_18_fu_1729_p3 when (xor_ln1651_21_fu_1757_p2(0) = '1') else 
        pool_window_V_19_fu_1737_p3;
    select_ln65_22_fu_3090_p3 <= 
        select_ln65_20_fu_3073_p3 when (xor_ln1651_22_fu_3084_p2(0) = '1') else 
        select_ln65_21_reg_4071;
    select_ln65_23_fu_3114_p3 <= 
        pool_window_V_20_reg_4077 when (xor_ln1651_23_fu_3109_p2(0) = '1') else 
        pool_window_V_21_reg_4082;
    select_ln65_24_fu_1821_p3 <= 
        pool_window_V_22_fu_1787_p3 when (xor_ln1651_24_fu_1815_p2(0) = '1') else 
        pool_window_V_23_fu_1795_p3;
    select_ln65_25_fu_3131_p3 <= 
        select_ln65_23_fu_3114_p3 when (xor_ln1651_25_fu_3125_p2(0) = '1') else 
        select_ln65_24_reg_4092;
    select_ln65_26_fu_3155_p3 <= 
        pool_window_V_24_reg_4098 when (xor_ln1651_26_fu_3150_p2(0) = '1') else 
        pool_window_V_25_reg_4103;
    select_ln65_27_fu_1879_p3 <= 
        pool_window_V_26_fu_1845_p3 when (xor_ln1651_27_fu_1873_p2(0) = '1') else 
        pool_window_V_27_fu_1853_p3;
    select_ln65_28_fu_3172_p3 <= 
        select_ln65_26_fu_3155_p3 when (xor_ln1651_28_fu_3166_p2(0) = '1') else 
        select_ln65_27_reg_4113;
    select_ln65_29_fu_3196_p3 <= 
        pool_window_V_28_reg_4119 when (xor_ln1651_29_fu_3191_p2(0) = '1') else 
        pool_window_V_29_reg_4124;
    select_ln65_30_fu_1937_p3 <= 
        pool_window_V_30_fu_1903_p3 when (xor_ln1651_30_fu_1931_p2(0) = '1') else 
        pool_window_V_31_fu_1911_p3;
    select_ln65_31_fu_3213_p3 <= 
        select_ln65_29_fu_3196_p3 when (xor_ln1651_31_fu_3207_p2(0) = '1') else 
        select_ln65_30_reg_4134;
    select_ln65_32_fu_3237_p3 <= 
        pool_window_V_32_reg_4140 when (xor_ln1651_32_fu_3232_p2(0) = '1') else 
        pool_window_V_33_reg_4145;
    select_ln65_33_fu_1995_p3 <= 
        pool_window_V_34_fu_1961_p3 when (xor_ln1651_33_fu_1989_p2(0) = '1') else 
        pool_window_V_35_fu_1969_p3;
    select_ln65_34_fu_3254_p3 <= 
        select_ln65_32_fu_3237_p3 when (xor_ln1651_34_fu_3248_p2(0) = '1') else 
        select_ln65_33_reg_4155;
    select_ln65_35_fu_3278_p3 <= 
        pool_window_V_36_reg_4161 when (xor_ln1651_35_fu_3273_p2(0) = '1') else 
        pool_window_V_37_reg_4166;
    select_ln65_36_fu_2053_p3 <= 
        pool_window_V_38_fu_2019_p3 when (xor_ln1651_36_fu_2047_p2(0) = '1') else 
        pool_window_V_39_fu_2027_p3;
    select_ln65_37_fu_3295_p3 <= 
        select_ln65_35_fu_3278_p3 when (xor_ln1651_37_fu_3289_p2(0) = '1') else 
        select_ln65_36_reg_4176;
    select_ln65_38_fu_3319_p3 <= 
        pool_window_V_40_reg_4182 when (xor_ln1651_38_fu_3314_p2(0) = '1') else 
        pool_window_V_41_reg_4187;
    select_ln65_39_fu_2111_p3 <= 
        pool_window_V_42_fu_2077_p3 when (xor_ln1651_39_fu_2105_p2(0) = '1') else 
        pool_window_V_43_fu_2085_p3;
    select_ln65_40_fu_3336_p3 <= 
        select_ln65_38_fu_3319_p3 when (xor_ln1651_40_fu_3330_p2(0) = '1') else 
        select_ln65_39_reg_4197;
    select_ln65_41_fu_3360_p3 <= 
        pool_window_V_44_reg_4203 when (xor_ln1651_41_fu_3355_p2(0) = '1') else 
        pool_window_V_45_reg_4208;
    select_ln65_42_fu_2169_p3 <= 
        pool_window_V_46_fu_2135_p3 when (xor_ln1651_42_fu_2163_p2(0) = '1') else 
        pool_window_V_47_fu_2143_p3;
    select_ln65_43_fu_3377_p3 <= 
        select_ln65_41_fu_3360_p3 when (xor_ln1651_43_fu_3371_p2(0) = '1') else 
        select_ln65_42_reg_4218;
    select_ln65_44_fu_3401_p3 <= 
        pool_window_V_48_reg_4224 when (xor_ln1651_44_fu_3396_p2(0) = '1') else 
        pool_window_V_49_reg_4229;
    select_ln65_45_fu_2227_p3 <= 
        pool_window_V_50_fu_2193_p3 when (xor_ln1651_45_fu_2221_p2(0) = '1') else 
        pool_window_V_51_fu_2201_p3;
    select_ln65_46_fu_3418_p3 <= 
        select_ln65_44_fu_3401_p3 when (xor_ln1651_46_fu_3412_p2(0) = '1') else 
        select_ln65_45_reg_4239;
    select_ln65_47_fu_3442_p3 <= 
        pool_window_V_52_reg_4245 when (xor_ln1651_47_fu_3437_p2(0) = '1') else 
        pool_window_V_53_reg_4250;
    select_ln65_48_fu_2285_p3 <= 
        pool_window_V_54_fu_2251_p3 when (xor_ln1651_48_fu_2279_p2(0) = '1') else 
        pool_window_V_55_fu_2259_p3;
    select_ln65_49_fu_3459_p3 <= 
        select_ln65_47_fu_3442_p3 when (xor_ln1651_49_fu_3453_p2(0) = '1') else 
        select_ln65_48_reg_4260;
    select_ln65_50_fu_3483_p3 <= 
        pool_window_V_56_reg_4266 when (xor_ln1651_50_fu_3478_p2(0) = '1') else 
        pool_window_V_57_reg_4271;
    select_ln65_51_fu_2343_p3 <= 
        pool_window_V_58_fu_2309_p3 when (xor_ln1651_51_fu_2337_p2(0) = '1') else 
        pool_window_V_59_fu_2317_p3;
    select_ln65_52_fu_3500_p3 <= 
        select_ln65_50_fu_3483_p3 when (xor_ln1651_52_fu_3494_p2(0) = '1') else 
        select_ln65_51_reg_4281;
    select_ln65_53_fu_3524_p3 <= 
        pool_window_V_60_reg_4287 when (xor_ln1651_53_fu_3519_p2(0) = '1') else 
        pool_window_V_61_reg_4292;
    select_ln65_54_fu_2401_p3 <= 
        pool_window_V_62_fu_2367_p3 when (xor_ln1651_54_fu_2395_p2(0) = '1') else 
        pool_window_V_63_fu_2375_p3;
    select_ln65_55_fu_3541_p3 <= 
        select_ln65_53_fu_3524_p3 when (xor_ln1651_55_fu_3535_p2(0) = '1') else 
        select_ln65_54_reg_4302;
    select_ln65_56_fu_3565_p3 <= 
        pool_window_V_64_reg_4308 when (xor_ln1651_56_fu_3560_p2(0) = '1') else 
        pool_window_V_65_reg_4313;
    select_ln65_57_fu_2459_p3 <= 
        pool_window_V_66_fu_2425_p3 when (xor_ln1651_57_fu_2453_p2(0) = '1') else 
        pool_window_V_67_fu_2433_p3;
    select_ln65_58_fu_3582_p3 <= 
        select_ln65_56_fu_3565_p3 when (xor_ln1651_58_fu_3576_p2(0) = '1') else 
        select_ln65_57_reg_4323;
    select_ln65_59_fu_3606_p3 <= 
        pool_window_V_68_reg_4329 when (xor_ln1651_59_fu_3601_p2(0) = '1') else 
        pool_window_V_69_reg_4334;
    select_ln65_60_fu_2517_p3 <= 
        pool_window_V_70_fu_2483_p3 when (xor_ln1651_60_fu_2511_p2(0) = '1') else 
        pool_window_V_71_fu_2491_p3;
    select_ln65_61_fu_3623_p3 <= 
        select_ln65_59_fu_3606_p3 when (xor_ln1651_61_fu_3617_p2(0) = '1') else 
        select_ln65_60_reg_4344;
    select_ln65_62_fu_3647_p3 <= 
        pool_window_V_72_reg_4350 when (xor_ln1651_62_fu_3642_p2(0) = '1') else 
        pool_window_V_73_reg_4355;
    select_ln65_63_fu_2575_p3 <= 
        pool_window_V_74_fu_2541_p3 when (xor_ln1651_63_fu_2569_p2(0) = '1') else 
        pool_window_V_75_fu_2549_p3;
    select_ln65_64_fu_3664_p3 <= 
        select_ln65_62_fu_3647_p3 when (xor_ln1651_64_fu_3658_p2(0) = '1') else 
        select_ln65_63_reg_4365;
    select_ln65_65_fu_3688_p3 <= 
        pool_window_V_76_reg_4371 when (xor_ln1651_65_fu_3683_p2(0) = '1') else 
        pool_window_V_77_reg_4376;
    select_ln65_66_fu_2633_p3 <= 
        pool_window_V_78_fu_2599_p3 when (xor_ln1651_66_fu_2627_p2(0) = '1') else 
        pool_window_V_79_fu_2607_p3;
    select_ln65_67_fu_3705_p3 <= 
        select_ln65_65_fu_3688_p3 when (xor_ln1651_67_fu_3699_p2(0) = '1') else 
        select_ln65_66_reg_4386;
    select_ln65_68_fu_3729_p3 <= 
        pool_window_V_80_reg_4392 when (xor_ln1651_68_fu_3724_p2(0) = '1') else 
        pool_window_V_81_reg_4397;
    select_ln65_69_fu_2691_p3 <= 
        pool_window_V_82_fu_2657_p3 when (xor_ln1651_69_fu_2685_p2(0) = '1') else 
        pool_window_V_83_fu_2665_p3;
    select_ln65_70_fu_3746_p3 <= 
        select_ln65_68_fu_3729_p3 when (xor_ln1651_70_fu_3740_p2(0) = '1') else 
        select_ln65_69_reg_4407;
    select_ln65_71_fu_3770_p3 <= 
        pool_window_V_84_reg_4413 when (xor_ln1651_71_fu_3765_p2(0) = '1') else 
        pool_window_V_85_reg_4418;
    select_ln65_72_fu_2749_p3 <= 
        pool_window_V_86_fu_2715_p3 when (xor_ln1651_72_fu_2743_p2(0) = '1') else 
        pool_window_V_87_fu_2723_p3;
    select_ln65_73_fu_3787_p3 <= 
        select_ln65_71_fu_3770_p3 when (xor_ln1651_73_fu_3781_p2(0) = '1') else 
        select_ln65_72_reg_4428;
    select_ln65_74_fu_3811_p3 <= 
        pool_window_V_88_reg_4434 when (xor_ln1651_74_fu_3806_p2(0) = '1') else 
        pool_window_V_89_reg_4439;
    select_ln65_75_fu_2807_p3 <= 
        pool_window_V_90_fu_2773_p3 when (xor_ln1651_75_fu_2801_p2(0) = '1') else 
        pool_window_V_91_fu_2781_p3;
    select_ln65_76_fu_3828_p3 <= 
        select_ln65_74_fu_3811_p3 when (xor_ln1651_76_fu_3822_p2(0) = '1') else 
        select_ln65_75_reg_4449;
    select_ln65_77_fu_3852_p3 <= 
        pool_window_V_92_reg_4455 when (xor_ln1651_77_fu_3847_p2(0) = '1') else 
        pool_window_V_93_reg_4460;
    select_ln65_78_fu_2865_p3 <= 
        pool_window_V_94_fu_2831_p3 when (xor_ln1651_78_fu_2859_p2(0) = '1') else 
        pool_window_V_95_fu_2839_p3;
    select_ln65_79_fu_3869_p3 <= 
        select_ln65_77_fu_3852_p3 when (xor_ln1651_79_fu_3863_p2(0) = '1') else 
        select_ln65_78_reg_4470;
    select_ln65_9_fu_1531_p3 <= 
        pool_window_V_2_fu_1497_p3 when (xor_ln1651_9_fu_1525_p2(0) = '1') else 
        pool_window_V_3_fu_1505_p3;
    select_ln65_fu_2909_p3 <= 
        pool_window_V_reg_3972 when (xor_ln1651_fu_2904_p2(0) = '1') else 
        pool_window_V_1_reg_3977;
    select_ln86_fu_2883_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln86_fu_2877_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln91_fu_442_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln55_fu_398_p2(0) = '1') else 
        ap_const_lv32_1;
    shl_ln841_10_fu_3548_p3 <= (select_ln65_55_fu_3541_p3 & ap_const_lv2_0);
    shl_ln841_11_fu_3589_p3 <= (select_ln65_58_fu_3582_p3 & ap_const_lv2_0);
    shl_ln841_12_fu_3630_p3 <= (select_ln65_61_fu_3623_p3 & ap_const_lv2_0);
    shl_ln841_13_fu_3671_p3 <= (select_ln65_64_fu_3664_p3 & ap_const_lv2_0);
    shl_ln841_14_fu_3712_p3 <= (select_ln65_67_fu_3705_p3 & ap_const_lv2_0);
    shl_ln841_15_fu_3753_p3 <= (select_ln65_70_fu_3746_p3 & ap_const_lv2_0);
    shl_ln841_16_fu_3794_p3 <= (select_ln65_73_fu_3787_p3 & ap_const_lv2_0);
    shl_ln841_17_fu_3835_p3 <= (select_ln65_76_fu_3828_p3 & ap_const_lv2_0);
    shl_ln841_1_fu_3138_p3 <= (select_ln65_25_fu_3131_p3 & ap_const_lv2_0);
    shl_ln841_2_fu_3179_p3 <= (select_ln65_28_fu_3172_p3 & ap_const_lv2_0);
    shl_ln841_3_fu_3220_p3 <= (select_ln65_31_fu_3213_p3 & ap_const_lv2_0);
    shl_ln841_4_fu_3261_p3 <= (select_ln65_34_fu_3254_p3 & ap_const_lv2_0);
    shl_ln841_5_fu_3302_p3 <= (select_ln65_37_fu_3295_p3 & ap_const_lv2_0);
    shl_ln841_6_fu_3343_p3 <= (select_ln65_40_fu_3336_p3 & ap_const_lv2_0);
    shl_ln841_7_fu_3384_p3 <= (select_ln65_43_fu_3377_p3 & ap_const_lv2_0);
    shl_ln841_8_fu_3425_p3 <= (select_ln65_46_fu_3418_p3 & ap_const_lv2_0);
    shl_ln841_9_fu_3466_p3 <= (select_ln65_49_fu_3459_p3 & ap_const_lv2_0);
    shl_ln841_s_fu_3507_p3 <= (select_ln65_52_fu_3500_p3 & ap_const_lv2_0);
    shl_ln_fu_3097_p3 <= (select_ln65_22_fu_3090_p3 & ap_const_lv2_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln115_10_fu_611_p4 <= layer12_out_dout(59 downto 54);
    trunc_ln115_11_fu_621_p4 <= layer12_out_dout(65 downto 60);
    trunc_ln115_12_fu_631_p4 <= layer12_out_dout(71 downto 66);
    trunc_ln115_13_fu_641_p4 <= layer12_out_dout(77 downto 72);
    trunc_ln115_14_fu_651_p4 <= layer12_out_dout(83 downto 78);
    trunc_ln115_15_fu_661_p4 <= layer12_out_dout(89 downto 84);
    trunc_ln115_16_fu_671_p4 <= layer12_out_dout(95 downto 90);
    trunc_ln115_17_fu_681_p4 <= layer12_out_dout(101 downto 96);
    trunc_ln115_18_fu_691_p4 <= layer12_out_dout(107 downto 102);
    trunc_ln115_19_fu_701_p4 <= layer12_out_dout(113 downto 108);
    trunc_ln115_1_fu_521_p4 <= layer12_out_dout(143 downto 138);
    trunc_ln115_20_fu_711_p4 <= layer12_out_dout(119 downto 114);
    trunc_ln115_21_fu_721_p4 <= layer12_out_dout(125 downto 120);
    trunc_ln115_22_fu_731_p4 <= layer12_out_dout(131 downto 126);
    trunc_ln115_2_fu_531_p4 <= layer12_out_dout(11 downto 6);
    trunc_ln115_3_fu_541_p4 <= layer12_out_dout(17 downto 12);
    trunc_ln115_4_fu_551_p4 <= layer12_out_dout(23 downto 18);
    trunc_ln115_5_fu_561_p4 <= layer12_out_dout(29 downto 24);
    trunc_ln115_6_fu_571_p4 <= layer12_out_dout(35 downto 30);
    trunc_ln115_7_fu_581_p4 <= layer12_out_dout(41 downto 36);
    trunc_ln115_8_fu_591_p4 <= layer12_out_dout(47 downto 42);
    trunc_ln115_9_fu_601_p4 <= layer12_out_dout(53 downto 48);
    trunc_ln115_fu_507_p1 <= layer12_out_dout(6 - 1 downto 0);
    trunc_ln115_s_fu_511_p4 <= layer12_out_dout(137 downto 132);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_d0 <= layer12_out_dout(53 downto 48);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_d0 <= layer12_out_dout(47 downto 42);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_d0 <= layer12_out_dout(41 downto 36);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_d0 <= layer12_out_dout(35 downto 30);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_d0 <= layer12_out_dout(29 downto 24);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_d0 <= layer12_out_dout(23 downto 18);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_d0 <= layer12_out_dout(17 downto 12);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_d0 <= layer12_out_dout(11 downto 6);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_d0 <= layer12_out_dout(59 downto 54);

    void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_24u_0_line_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1651_10_fu_2920_p2 <= (icmp_ln1651_10_fu_2915_p2 xor ap_const_lv1_1);
    xor_ln1651_11_fu_2945_p2 <= (icmp_ln1651_11_reg_4003 xor ap_const_lv1_1);
    xor_ln1651_12_fu_1583_p2 <= (icmp_ln1651_12_fu_1577_p2 xor ap_const_lv1_1);
    xor_ln1651_13_fu_2961_p2 <= (icmp_ln1651_13_fu_2956_p2 xor ap_const_lv1_1);
    xor_ln1651_14_fu_2986_p2 <= (icmp_ln1651_14_reg_4024 xor ap_const_lv1_1);
    xor_ln1651_15_fu_1641_p2 <= (icmp_ln1651_15_fu_1635_p2 xor ap_const_lv1_1);
    xor_ln1651_16_fu_3002_p2 <= (icmp_ln1651_16_fu_2997_p2 xor ap_const_lv1_1);
    xor_ln1651_17_fu_3027_p2 <= (icmp_ln1651_17_reg_4045 xor ap_const_lv1_1);
    xor_ln1651_18_fu_1699_p2 <= (icmp_ln1651_18_fu_1693_p2 xor ap_const_lv1_1);
    xor_ln1651_19_fu_3043_p2 <= (icmp_ln1651_19_fu_3038_p2 xor ap_const_lv1_1);
    xor_ln1651_20_fu_3068_p2 <= (icmp_ln1651_20_reg_4066 xor ap_const_lv1_1);
    xor_ln1651_21_fu_1757_p2 <= (icmp_ln1651_21_fu_1751_p2 xor ap_const_lv1_1);
    xor_ln1651_22_fu_3084_p2 <= (icmp_ln1651_22_fu_3079_p2 xor ap_const_lv1_1);
    xor_ln1651_23_fu_3109_p2 <= (icmp_ln1651_23_reg_4087 xor ap_const_lv1_1);
    xor_ln1651_24_fu_1815_p2 <= (icmp_ln1651_24_fu_1809_p2 xor ap_const_lv1_1);
    xor_ln1651_25_fu_3125_p2 <= (icmp_ln1651_25_fu_3120_p2 xor ap_const_lv1_1);
    xor_ln1651_26_fu_3150_p2 <= (icmp_ln1651_26_reg_4108 xor ap_const_lv1_1);
    xor_ln1651_27_fu_1873_p2 <= (icmp_ln1651_27_fu_1867_p2 xor ap_const_lv1_1);
    xor_ln1651_28_fu_3166_p2 <= (icmp_ln1651_28_fu_3161_p2 xor ap_const_lv1_1);
    xor_ln1651_29_fu_3191_p2 <= (icmp_ln1651_29_reg_4129 xor ap_const_lv1_1);
    xor_ln1651_30_fu_1931_p2 <= (icmp_ln1651_30_fu_1925_p2 xor ap_const_lv1_1);
    xor_ln1651_31_fu_3207_p2 <= (icmp_ln1651_31_fu_3202_p2 xor ap_const_lv1_1);
    xor_ln1651_32_fu_3232_p2 <= (icmp_ln1651_32_reg_4150 xor ap_const_lv1_1);
    xor_ln1651_33_fu_1989_p2 <= (icmp_ln1651_33_fu_1983_p2 xor ap_const_lv1_1);
    xor_ln1651_34_fu_3248_p2 <= (icmp_ln1651_34_fu_3243_p2 xor ap_const_lv1_1);
    xor_ln1651_35_fu_3273_p2 <= (icmp_ln1651_35_reg_4171 xor ap_const_lv1_1);
    xor_ln1651_36_fu_2047_p2 <= (icmp_ln1651_36_fu_2041_p2 xor ap_const_lv1_1);
    xor_ln1651_37_fu_3289_p2 <= (icmp_ln1651_37_fu_3284_p2 xor ap_const_lv1_1);
    xor_ln1651_38_fu_3314_p2 <= (icmp_ln1651_38_reg_4192 xor ap_const_lv1_1);
    xor_ln1651_39_fu_2105_p2 <= (icmp_ln1651_39_fu_2099_p2 xor ap_const_lv1_1);
    xor_ln1651_40_fu_3330_p2 <= (icmp_ln1651_40_fu_3325_p2 xor ap_const_lv1_1);
    xor_ln1651_41_fu_3355_p2 <= (icmp_ln1651_41_reg_4213 xor ap_const_lv1_1);
    xor_ln1651_42_fu_2163_p2 <= (icmp_ln1651_42_fu_2157_p2 xor ap_const_lv1_1);
    xor_ln1651_43_fu_3371_p2 <= (icmp_ln1651_43_fu_3366_p2 xor ap_const_lv1_1);
    xor_ln1651_44_fu_3396_p2 <= (icmp_ln1651_44_reg_4234 xor ap_const_lv1_1);
    xor_ln1651_45_fu_2221_p2 <= (icmp_ln1651_45_fu_2215_p2 xor ap_const_lv1_1);
    xor_ln1651_46_fu_3412_p2 <= (icmp_ln1651_46_fu_3407_p2 xor ap_const_lv1_1);
    xor_ln1651_47_fu_3437_p2 <= (icmp_ln1651_47_reg_4255 xor ap_const_lv1_1);
    xor_ln1651_48_fu_2279_p2 <= (icmp_ln1651_48_fu_2273_p2 xor ap_const_lv1_1);
    xor_ln1651_49_fu_3453_p2 <= (icmp_ln1651_49_fu_3448_p2 xor ap_const_lv1_1);
    xor_ln1651_50_fu_3478_p2 <= (icmp_ln1651_50_reg_4276 xor ap_const_lv1_1);
    xor_ln1651_51_fu_2337_p2 <= (icmp_ln1651_51_fu_2331_p2 xor ap_const_lv1_1);
    xor_ln1651_52_fu_3494_p2 <= (icmp_ln1651_52_fu_3489_p2 xor ap_const_lv1_1);
    xor_ln1651_53_fu_3519_p2 <= (icmp_ln1651_53_reg_4297 xor ap_const_lv1_1);
    xor_ln1651_54_fu_2395_p2 <= (icmp_ln1651_54_fu_2389_p2 xor ap_const_lv1_1);
    xor_ln1651_55_fu_3535_p2 <= (icmp_ln1651_55_fu_3530_p2 xor ap_const_lv1_1);
    xor_ln1651_56_fu_3560_p2 <= (icmp_ln1651_56_reg_4318 xor ap_const_lv1_1);
    xor_ln1651_57_fu_2453_p2 <= (icmp_ln1651_57_fu_2447_p2 xor ap_const_lv1_1);
    xor_ln1651_58_fu_3576_p2 <= (icmp_ln1651_58_fu_3571_p2 xor ap_const_lv1_1);
    xor_ln1651_59_fu_3601_p2 <= (icmp_ln1651_59_reg_4339 xor ap_const_lv1_1);
    xor_ln1651_60_fu_2511_p2 <= (icmp_ln1651_60_fu_2505_p2 xor ap_const_lv1_1);
    xor_ln1651_61_fu_3617_p2 <= (icmp_ln1651_61_fu_3612_p2 xor ap_const_lv1_1);
    xor_ln1651_62_fu_3642_p2 <= (icmp_ln1651_62_reg_4360 xor ap_const_lv1_1);
    xor_ln1651_63_fu_2569_p2 <= (icmp_ln1651_63_fu_2563_p2 xor ap_const_lv1_1);
    xor_ln1651_64_fu_3658_p2 <= (icmp_ln1651_64_fu_3653_p2 xor ap_const_lv1_1);
    xor_ln1651_65_fu_3683_p2 <= (icmp_ln1651_65_reg_4381 xor ap_const_lv1_1);
    xor_ln1651_66_fu_2627_p2 <= (icmp_ln1651_66_fu_2621_p2 xor ap_const_lv1_1);
    xor_ln1651_67_fu_3699_p2 <= (icmp_ln1651_67_fu_3694_p2 xor ap_const_lv1_1);
    xor_ln1651_68_fu_3724_p2 <= (icmp_ln1651_68_reg_4402 xor ap_const_lv1_1);
    xor_ln1651_69_fu_2685_p2 <= (icmp_ln1651_69_fu_2679_p2 xor ap_const_lv1_1);
    xor_ln1651_70_fu_3740_p2 <= (icmp_ln1651_70_fu_3735_p2 xor ap_const_lv1_1);
    xor_ln1651_71_fu_3765_p2 <= (icmp_ln1651_71_reg_4423 xor ap_const_lv1_1);
    xor_ln1651_72_fu_2743_p2 <= (icmp_ln1651_72_fu_2737_p2 xor ap_const_lv1_1);
    xor_ln1651_73_fu_3781_p2 <= (icmp_ln1651_73_fu_3776_p2 xor ap_const_lv1_1);
    xor_ln1651_74_fu_3806_p2 <= (icmp_ln1651_74_reg_4444 xor ap_const_lv1_1);
    xor_ln1651_75_fu_2801_p2 <= (icmp_ln1651_75_fu_2795_p2 xor ap_const_lv1_1);
    xor_ln1651_76_fu_3822_p2 <= (icmp_ln1651_76_fu_3817_p2 xor ap_const_lv1_1);
    xor_ln1651_77_fu_3847_p2 <= (icmp_ln1651_77_reg_4465 xor ap_const_lv1_1);
    xor_ln1651_78_fu_2859_p2 <= (icmp_ln1651_78_fu_2853_p2 xor ap_const_lv1_1);
    xor_ln1651_79_fu_3863_p2 <= (icmp_ln1651_79_fu_3858_p2 xor ap_const_lv1_1);
    xor_ln1651_9_fu_1525_p2 <= (icmp_ln1651_9_fu_1519_p2 xor ap_const_lv1_1);
    xor_ln1651_fu_2904_p2 <= (icmp_ln1651_reg_3982 xor ap_const_lv1_1);
    zext_ln48_1_fu_2982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_1_fu_2974_p3),16));
    zext_ln48_2_fu_3023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_2_fu_3015_p3),16));
    zext_ln48_3_fu_3064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_3_fu_3056_p3),16));
    zext_ln48_fu_2941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_pack_data_fu_2933_p3),16));
    zext_ln837_10_fu_3515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_s_fu_3507_p3),16));
    zext_ln837_11_fu_3556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_10_fu_3548_p3),16));
    zext_ln837_12_fu_3597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_11_fu_3589_p3),16));
    zext_ln837_13_fu_3638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_12_fu_3630_p3),16));
    zext_ln837_14_fu_3679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_13_fu_3671_p3),16));
    zext_ln837_15_fu_3720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_14_fu_3712_p3),16));
    zext_ln837_16_fu_3761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_15_fu_3753_p3),16));
    zext_ln837_17_fu_3802_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_16_fu_3794_p3),16));
    zext_ln837_18_fu_3843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_17_fu_3835_p3),16));
    zext_ln837_1_fu_3146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_1_fu_3138_p3),16));
    zext_ln837_2_fu_3187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_2_fu_3179_p3),16));
    zext_ln837_3_fu_3228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_3_fu_3220_p3),16));
    zext_ln837_4_fu_3269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_4_fu_3261_p3),16));
    zext_ln837_5_fu_3310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_5_fu_3302_p3),16));
    zext_ln837_6_fu_3351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_6_fu_3343_p3),16));
    zext_ln837_7_fu_3392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_7_fu_3384_p3),16));
    zext_ln837_8_fu_3433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_8_fu_3425_p3),16));
    zext_ln837_9_fu_3474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln841_9_fu_3466_p3),16));
    zext_ln837_fu_3105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_3097_p3),16));
end behav;
