

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;


entity uart_fsm is
port(
	
end uart_fsm;

architecture rtl of uart_fsm is

-- conmponents
component d_flipflop is
port(
	d, clk, en, preset, clear : in std_logic;
	q, q_not: out std_logic);
end component;

-- wires
signal ;
	

begin	
	state : d_flipflop port map();	-- idle 0, shift 1
	
end rtl;