INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
