# Reading pref.tcl
# do C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/simulation/keypad_simul_1/keypad_simul_1.mdo
# Loading project keypad_simul_1
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 14:16:26 on Nov 17,2022
# vlog -reportprogress 300 -sv -mfcu "+incdir+"C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1"" -work work C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/final_proj.sv C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/testbench.sv 
# -- Compiling module fin_proj_top
# -- Compiling module main_fsm
# -- Compiling module fourbit_synchronizer
# -- Compiling module matrix_decoder
# -- Compiling module sub_bytes_tb
# 
# Top level modules:
# 	fin_proj_top
# 	sub_bytes_tb
# End time: 14:16:26 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of final_proj.sv was successful.
# Compile of testbench.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.sub_bytes_tb
# vsim -gui work.sub_bytes_tb 
# Start time: 14:16:39 on Nov 17,2022
# //  ModelSim - Lattice FPGA Edition 2021.4 Oct 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.sub_bytes_tb
# Loading work.main_fsm
# Loading work.fourbit_synchronizer
# Loading work.matrix_decoder
add wave -position end  sim:/sub_bytes_tb/clk
add wave -position end  sim:/sub_bytes_tb/reset
add wave -position end  sim:/sub_bytes_tb/done
add wave -position end  sim:/sub_bytes_tb/cols
add wave -position end  sim:/sub_bytes_tb/rows
add wave -position end  sim:/sub_bytes_tb/leds
add wave -position end  sim:/sub_bytes_tb/crct_pwd
add wave -position end  sim:/sub_bytes_tb/incrct_pwd

run 1000
# error: CanCompile -> can't read "ProjectFiles(C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/testbench.sv)": no such element in array
# error: CanCompile -> can't read "ProjectFiles(C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/testbench.sv)": no such element in array
# error: CanCompile -> can't read "ProjectFiles(C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/testbench.sv)": no such element in array
# error: CanCompile -> can't read "ProjectFiles(C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/source/impl_1/testbench.sv)": no such element in array
# error: Project::canCompileOOD -> can't read "ProjectFiles(C:\Users\lserafini\Desktop\E155_Project\fpga\final_proj_fpga\source\impl_1\testbench.sv)": no such element in array
# error: Project::canCompileOOD -> can't read "ProjectFiles(C:\Users\lserafini\Desktop\E155_Project\fpga\final_proj_fpga\source\impl_1\testbench.sv)": no such element in array
# End time: 14:21:18 on Nov 17,2022, Elapsed time: 0:04:39
# Errors: 0, Warnings: 6
