

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes'
================================================================
* Date:           Wed May 15 18:45:59 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min    |    max    | min |    max    |   Type  |
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |        1|  283137122|  10.000 ns|  2.831 sec|    1|  283137122|       no|
    +---------+-----------+-----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+-----------+-----------+-----------+-----------+----------+----------+
        |                        |   Latency (cycles)  | Iteration |  Initiation Interval  |   Trip   |          |
        |        Loop Name       |   min   |    max    |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +------------------------+---------+-----------+-----------+-----------+-----------+----------+----------+
        |- loop_YUYV8            |        0|  141579360|  4 ~ 32773|          -|          -|  0 ~ 4320|        no|
        |- loop_UYVY8            |        0|  141579360|  4 ~ 32773|          -|          -|  0 ~ 4320|        no|
        |- loop_Y_UV8_Y_UV8_420  |        0|  283137120|  4 ~ 65541|          -|          -|  0 ~ 4320|        no|
        +------------------------+---------+-----------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 5 6 
4 --> 3 
5 --> 3 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %VideoFormat, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%VideoFormat_read = read i6 @_ssdm_op_Read.ap_fifo.i6P0A, i6 %VideoFormat"   --->   Operation 8 'read' 'VideoFormat_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %video_format_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i6P0A, i6 %video_format_c, i6 %VideoFormat_read"   --->   Operation 10 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %Height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%Height_read = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %Height"   --->   Operation 12 'read' 'Height_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %height_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %height_c, i12 %Height_read"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %WidthInBytes, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%widthInPix = read i15 @_ssdm_op_Read.ap_fifo.i15P0A, i15 %WidthInBytes"   --->   Operation 16 'read' 'widthInPix' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 15> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %WidthInBytes_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i15P0A, i15 %WidthInBytes_c, i15 %widthInPix"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 15> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes_plane0, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes_plane1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes_plane1, void @empty_9, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes_plane0, void @empty_9, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img, void @empty_9, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.91ns)   --->   "%switch_ln274 = switch i6 %VideoFormat_read, void %if.end359, i6 43, void %if.end366, i6 42, void %if.end365, i6 11, void %if.end364, i6 10, void %if.end364, i6 27, void %if.end363, i6 16, void %if.end362, i6 15, void %if.end362, i6 12, void %if.then24, i6 28, void %if.then83, i6 19, void %if.then177, i6 18, void %if.then177" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:274]   --->   Operation 24 'switch' 'switch_ln274' <Predicate = true> <Delay = 1.91>

State 2 <SV = 1> <Delay = 4.40>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%y_2 = alloca i32 1"   --->   Operation 25 'alloca' 'y_2' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%remainPix_4 = trunc i15 %widthInPix" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:571]   --->   Operation 26 'trunc' 'remainPix_4' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln571 = zext i15 %widthInPix" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:571]   --->   Operation 27 'zext' 'zext_ln571' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.94ns)   --->   "%add_ln571 = add i16 %zext_ln571, i16 7" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:571]   --->   Operation 28 'add' 'add_ln571' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln571_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln571, i32 3, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:571]   --->   Operation 29 'partselect' 'trunc_ln571_1' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln574 = zext i3 %remainPix_4" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:574]   --->   Operation 30 'zext' 'zext_ln574' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.65ns)   --->   "%icmp_ln576 = icmp_eq  i3 %remainPix_4, i3 0" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 31 'icmp' 'icmp_ln576' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.02ns)   --->   "%remainPix_5 = select i1 %icmp_ln576, i4 8, i4 %zext_ln574" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 32 'select' 'remainPix_5' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.67ns)   --->   "%sub209 = add i13 %trunc_ln571_1, i13 8191" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:571]   --->   Operation 33 'add' 'sub209' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %remainPix_5, i32 1, i32 3" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 34 'partselect' 'tmp_2' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%icmp11 = icmp_ne  i3 %tmp_2, i3 0" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 35 'icmp' 'icmp11' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%cmp212_2 = icmp_ugt  i4 %remainPix_5, i4 2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 36 'icmp' 'cmp212_2' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %remainPix_5, i32 2, i32 3" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 37 'partselect' 'tmp_3' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.56ns)   --->   "%icmp14 = icmp_ne  i2 %tmp_3, i2 0" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 38 'icmp' 'icmp14' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%cmp212_4 = icmp_ugt  i4 %remainPix_5, i4 4" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 39 'icmp' 'cmp212_4' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%cmp212_5 = icmp_ugt  i4 %remainPix_5, i4 5" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 40 'icmp' 'cmp212_5' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.73ns)   --->   "%cmp212_6 = icmp_ugt  i4 %remainPix_5, i4 6" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576]   --->   Operation 41 'icmp' 'cmp212_6' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln583 = store i12 0, i12 %y_2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 42 'store' 'store_ln583' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln583 = br void %VITIS_LOOP_586_8" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 43 'br' 'br_ln583' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%y_1 = alloca i32 1"   --->   Operation 44 'alloca' 'y_1' <Predicate = (VideoFormat_read == 28)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i15 %widthInPix" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:534]   --->   Operation 45 'zext' 'zext_ln534' <Predicate = (VideoFormat_read == 28)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.94ns)   --->   "%add_ln534 = add i16 %zext_ln534, i16 7" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:534]   --->   Operation 46 'add' 'add_ln534' <Predicate = (VideoFormat_read == 28)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln534_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln534, i32 3, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:534]   --->   Operation 47 'partselect' 'trunc_ln534_1' <Predicate = (VideoFormat_read == 28)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%remainPix_2 = partselect i2 @_ssdm_op_PartSelect.i2.i15.i32.i32, i15 %widthInPix, i32 1, i32 2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:536]   --->   Operation 48 'partselect' 'remainPix_2' <Predicate = (VideoFormat_read == 28)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln537 = zext i2 %remainPix_2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:537]   --->   Operation 49 'zext' 'zext_ln537' <Predicate = (VideoFormat_read == 28)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.56ns)   --->   "%icmp_ln539 = icmp_eq  i2 %remainPix_2, i2 0" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:539]   --->   Operation 50 'icmp' 'icmp_ln539' <Predicate = (VideoFormat_read == 28)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.98ns)   --->   "%remainPix_3 = select i1 %icmp_ln539, i3 4, i3 %zext_ln537" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:539]   --->   Operation 51 'select' 'remainPix_3' <Predicate = (VideoFormat_read == 28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.67ns)   --->   "%sub118 = add i13 %trunc_ln534_1, i13 8191" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:534]   --->   Operation 52 'add' 'sub118' <Predicate = (VideoFormat_read == 28)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %remainPix_3, i32 1, i32 2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:539]   --->   Operation 53 'partselect' 'tmp_1' <Predicate = (VideoFormat_read == 28)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.56ns)   --->   "%icmp8 = icmp_ne  i2 %tmp_1, i2 0" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:539]   --->   Operation 54 'icmp' 'icmp8' <Predicate = (VideoFormat_read == 28)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.65ns)   --->   "%cmp121_2 = icmp_ugt  i3 %remainPix_3, i3 2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:539]   --->   Operation 55 'icmp' 'cmp121_2' <Predicate = (VideoFormat_read == 28)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln546 = store i12 0, i12 %y_1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:546]   --->   Operation 56 'store' 'store_ln546' <Predicate = (VideoFormat_read == 28)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln546 = br void %VITIS_LOOP_549_5" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:546]   --->   Operation 57 'br' 'br_ln546' <Predicate = (VideoFormat_read == 28)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 58 'alloca' 'y' <Predicate = (VideoFormat_read == 12)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln496 = zext i15 %widthInPix" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:496]   --->   Operation 59 'zext' 'zext_ln496' <Predicate = (VideoFormat_read == 12)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.94ns)   --->   "%add_ln496 = add i16 %zext_ln496, i16 7" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:496]   --->   Operation 60 'add' 'add_ln496' <Predicate = (VideoFormat_read == 12)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln496_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln496, i32 3, i32 15" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:496]   --->   Operation 61 'partselect' 'trunc_ln496_1' <Predicate = (VideoFormat_read == 12)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%remainPix = partselect i2 @_ssdm_op_PartSelect.i2.i15.i32.i32, i15 %widthInPix, i32 1, i32 2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:498]   --->   Operation 62 'partselect' 'remainPix' <Predicate = (VideoFormat_read == 12)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i2 %remainPix" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:499]   --->   Operation 63 'zext' 'zext_ln499' <Predicate = (VideoFormat_read == 12)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.56ns)   --->   "%icmp_ln501 = icmp_eq  i2 %remainPix, i2 0" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:501]   --->   Operation 64 'icmp' 'icmp_ln501' <Predicate = (VideoFormat_read == 12)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.98ns)   --->   "%remainPix_1 = select i1 %icmp_ln501, i3 4, i3 %zext_ln499" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:501]   --->   Operation 65 'select' 'remainPix_1' <Predicate = (VideoFormat_read == 12)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.67ns)   --->   "%sub40 = add i13 %trunc_ln496_1, i13 8191" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:496]   --->   Operation 66 'add' 'sub40' <Predicate = (VideoFormat_read == 12)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %remainPix_1, i32 1, i32 2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:501]   --->   Operation 67 'partselect' 'tmp' <Predicate = (VideoFormat_read == 12)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.56ns)   --->   "%icmp = icmp_ne  i2 %tmp, i2 0" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:501]   --->   Operation 68 'icmp' 'icmp' <Predicate = (VideoFormat_read == 12)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.65ns)   --->   "%cmp43_2 = icmp_ugt  i3 %remainPix_1, i3 2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:501]   --->   Operation 69 'icmp' 'cmp43_2' <Predicate = (VideoFormat_read == 12)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln508 = store i12 0, i12 %y" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:508]   --->   Operation 70 'store' 'store_ln508' <Predicate = (VideoFormat_read == 12)> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln508 = br void %VITIS_LOOP_511_1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:508]   --->   Operation 71 'br' 'br_ln508' <Predicate = (VideoFormat_read == 12)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.81>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%y_7 = load i12 %y_2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 72 'load' 'y_7' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i12 %y_7" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 73 'trunc' 'trunc_ln583' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.54ns)   --->   "%icmp_ln583 = icmp_eq  i12 %y_7, i12 %Height_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 74 'icmp' 'icmp_ln583' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.54ns)   --->   "%y_8 = add i12 %y_7, i12 1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 75 'add' 'y_8' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln583 = br i1 %icmp_ln583, void %VITIS_LOOP_586_8.split, void %if.end359.loopexit" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 76 'br' 'br_ln583' <Predicate = (VideoFormat_read == 18) | (VideoFormat_read == 19)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%empty_142 = wait i32 @_ssdm_op_Wait"   --->   Operation 77 'wait' 'empty_142' <Predicate = (VideoFormat_read == 18 & !icmp_ln583) | (VideoFormat_read == 19 & !icmp_ln583)> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (3.26ns)   --->   "%call_ln571 = call void @MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8, i13 %trunc_ln571_1, i64 %bytePlanes_plane1, i64 %bytePlanes_plane0, i6 %VideoFormat_read, i1 %trunc_ln583, i1 %icmp_ln576, i1 %cmp212_6, i1 %cmp212_5, i1 %cmp212_4, i1 %icmp14, i1 %cmp212_2, i13 %sub209, i24 %img, i1 %icmp11" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:571]   --->   Operation 78 'call' 'call_ln571' <Predicate = (VideoFormat_read == 18 & !icmp_ln583) | (VideoFormat_read == 19 & !icmp_ln583)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln583 = store i12 %y_8, i12 %y_2" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 79 'store' 'store_ln583' <Predicate = (VideoFormat_read == 18 & !icmp_ln583) | (VideoFormat_read == 19 & !icmp_ln583)> <Delay = 1.58>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end359"   --->   Operation 80 'br' 'br_ln0' <Predicate = (VideoFormat_read == 18 & icmp_ln583) | (VideoFormat_read == 19 & icmp_ln583)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%y_5 = load i12 %y_1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:546]   --->   Operation 81 'load' 'y_5' <Predicate = (VideoFormat_read == 28)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.54ns)   --->   "%icmp_ln546 = icmp_eq  i12 %y_5, i12 %Height_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:546]   --->   Operation 82 'icmp' 'icmp_ln546' <Predicate = (VideoFormat_read == 28)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.54ns)   --->   "%y_6 = add i12 %y_5, i12 1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:546]   --->   Operation 83 'add' 'y_6' <Predicate = (VideoFormat_read == 28)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln546 = br i1 %icmp_ln546, void %VITIS_LOOP_549_5.split, void %if.end360.loopexit" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:546]   --->   Operation 84 'br' 'br_ln546' <Predicate = (VideoFormat_read == 28)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%empty_141 = wait i32 @_ssdm_op_Wait"   --->   Operation 85 'wait' 'empty_141' <Predicate = (VideoFormat_read == 28 & !icmp_ln546)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (3.26ns)   --->   "%call_ln534 = call void @MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5, i13 %trunc_ln534_1, i64 %bytePlanes_plane0, i1 %icmp_ln539, i1 %cmp121_2, i13 %sub118, i24 %img, i1 %icmp8" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:534]   --->   Operation 86 'call' 'call_ln534' <Predicate = (VideoFormat_read == 28 & !icmp_ln546)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln546 = store i12 %y_6, i12 %y_1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:546]   --->   Operation 87 'store' 'store_ln546' <Predicate = (VideoFormat_read == 28 & !icmp_ln546)> <Delay = 1.58>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end360"   --->   Operation 88 'br' 'br_ln0' <Predicate = (VideoFormat_read == 28 & icmp_ln546)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%y_3 = load i12 %y" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:508]   --->   Operation 89 'load' 'y_3' <Predicate = (VideoFormat_read == 12)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.54ns)   --->   "%icmp_ln508 = icmp_eq  i12 %y_3, i12 %Height_read" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:508]   --->   Operation 90 'icmp' 'icmp_ln508' <Predicate = (VideoFormat_read == 12)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.54ns)   --->   "%y_4 = add i12 %y_3, i12 1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:508]   --->   Operation 91 'add' 'y_4' <Predicate = (VideoFormat_read == 12)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %icmp_ln508, void %VITIS_LOOP_511_1.split, void %if.end361.loopexit" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:508]   --->   Operation 92 'br' 'br_ln508' <Predicate = (VideoFormat_read == 12)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 93 'wait' 'empty' <Predicate = (VideoFormat_read == 12 & !icmp_ln508)> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (3.26ns)   --->   "%call_ln496 = call void @MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1, i13 %trunc_ln496_1, i64 %bytePlanes_plane0, i1 %icmp_ln501, i1 %cmp43_2, i13 %sub40, i24 %img, i1 %icmp" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:496]   --->   Operation 94 'call' 'call_ln496' <Predicate = (VideoFormat_read == 12 & !icmp_ln508)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln508 = store i12 %y_4, i12 %y" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:508]   --->   Operation 95 'store' 'store_ln508' <Predicate = (VideoFormat_read == 12 & !icmp_ln508)> <Delay = 1.58>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end361"   --->   Operation 96 'br' 'br_ln0' <Predicate = (VideoFormat_read == 12 & icmp_ln508)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end360"   --->   Operation 97 'br' 'br_ln0' <Predicate = (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 27 & VideoFormat_read != 16 & VideoFormat_read != 15 & VideoFormat_read != 12 & VideoFormat_read != 28 & icmp_ln583) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 27 & VideoFormat_read != 16 & VideoFormat_read != 15 & VideoFormat_read != 12 & VideoFormat_read != 28 & VideoFormat_read != 19 & VideoFormat_read != 18)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end361"   --->   Operation 98 'br' 'br_ln0' <Predicate = (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 27 & VideoFormat_read != 16 & VideoFormat_read != 15 & VideoFormat_read != 12 & VideoFormat_read != 28 & icmp_ln583) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 27 & VideoFormat_read != 16 & VideoFormat_read != 15 & VideoFormat_read != 12 & VideoFormat_read != 28 & VideoFormat_read != 19 & VideoFormat_read != 18) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 27 & VideoFormat_read != 16 & VideoFormat_read != 15 & VideoFormat_read != 12 & VideoFormat_read == 28 & icmp_ln546)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end362"   --->   Operation 99 'br' 'br_ln0' <Predicate = (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 27 & VideoFormat_read != 16 & VideoFormat_read != 15 & VideoFormat_read != 12 & VideoFormat_read != 28 & icmp_ln583) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 27 & VideoFormat_read != 16 & VideoFormat_read != 15 & VideoFormat_read != 12 & VideoFormat_read != 28 & VideoFormat_read != 19 & VideoFormat_read != 18) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 27 & VideoFormat_read != 16 & VideoFormat_read != 15 & VideoFormat_read != 12 & VideoFormat_read == 28 & icmp_ln546) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 27 & VideoFormat_read != 16 & VideoFormat_read != 15 & VideoFormat_read == 12 & icmp_ln508)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end363"   --->   Operation 100 'br' 'br_ln0' <Predicate = (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 27 & VideoFormat_read != 12 & VideoFormat_read != 28 & icmp_ln583) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 27 & VideoFormat_read != 12 & VideoFormat_read != 28 & VideoFormat_read != 19 & VideoFormat_read != 18) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 27 & VideoFormat_read != 12 & VideoFormat_read == 28 & icmp_ln546) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 27 & VideoFormat_read == 12 & icmp_ln508) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 27 & VideoFormat_read == 15) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 27 & VideoFormat_read == 16)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end364"   --->   Operation 101 'br' 'br_ln0' <Predicate = (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 12 & VideoFormat_read != 28 & icmp_ln583) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 12 & VideoFormat_read != 28 & VideoFormat_read != 19 & VideoFormat_read != 18) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read != 12 & VideoFormat_read == 28 & icmp_ln546) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read == 12 & icmp_ln508) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read == 15) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read == 16) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 11 & VideoFormat_read != 10 & VideoFormat_read == 27)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end365"   --->   Operation 102 'br' 'br_ln0' <Predicate = (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 12 & VideoFormat_read != 28 & icmp_ln583) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 12 & VideoFormat_read != 28 & VideoFormat_read != 19 & VideoFormat_read != 18) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read != 12 & VideoFormat_read == 28 & icmp_ln546) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read == 12 & icmp_ln508) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read == 15) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read == 16) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read == 27) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read == 10) | (VideoFormat_read != 43 & VideoFormat_read != 42 & VideoFormat_read == 11)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end366"   --->   Operation 103 'br' 'br_ln0' <Predicate = (VideoFormat_read != 43 & VideoFormat_read != 12 & VideoFormat_read != 28 & icmp_ln583) | (VideoFormat_read != 43 & VideoFormat_read != 12 & VideoFormat_read != 28 & VideoFormat_read != 19 & VideoFormat_read != 18) | (VideoFormat_read != 43 & VideoFormat_read != 12 & VideoFormat_read == 28 & icmp_ln546) | (VideoFormat_read != 43 & VideoFormat_read == 12 & icmp_ln508) | (VideoFormat_read != 43 & VideoFormat_read == 15) | (VideoFormat_read != 43 & VideoFormat_read == 16) | (VideoFormat_read != 43 & VideoFormat_read == 27) | (VideoFormat_read != 43 & VideoFormat_read == 10) | (VideoFormat_read != 43 & VideoFormat_read == 11) | (VideoFormat_read != 43 & VideoFormat_read == 42)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln1056 = ret" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1056]   --->   Operation 104 'ret' 'ret_ln1056' <Predicate = (VideoFormat_read == 18 & icmp_ln583) | (VideoFormat_read == 19 & icmp_ln583) | (VideoFormat_read != 28 & VideoFormat_read != 19 & VideoFormat_read != 18 & icmp_ln508) | (VideoFormat_read == 28 & icmp_ln546) | (VideoFormat_read != 12 & VideoFormat_read != 28 & VideoFormat_read != 19 & VideoFormat_read != 18)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%speclooptripcount_ln584 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4320, i64 2160" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:584]   --->   Operation 105 'speclooptripcount' 'speclooptripcount_ln584' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln583 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 106 'specloopname' 'specloopname_ln583' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln571 = call void @MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8, i13 %trunc_ln571_1, i64 %bytePlanes_plane1, i64 %bytePlanes_plane0, i6 %VideoFormat_read, i1 %trunc_ln583, i1 %icmp_ln576, i1 %cmp212_6, i1 %cmp212_5, i1 %cmp212_4, i1 %icmp14, i1 %cmp212_2, i13 %sub209, i24 %img, i1 %icmp11" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:571]   --->   Operation 107 'call' 'call_ln571' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln583 = br void %VITIS_LOOP_586_8" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583]   --->   Operation 108 'br' 'br_ln583' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln547 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4320, i64 2160" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:547]   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln547' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln546 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:546]   --->   Operation 110 'specloopname' 'specloopname_ln546' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln534 = call void @MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5, i13 %trunc_ln534_1, i64 %bytePlanes_plane0, i1 %icmp_ln539, i1 %cmp121_2, i13 %sub118, i24 %img, i1 %icmp8" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:534]   --->   Operation 111 'call' 'call_ln534' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln546 = br void %VITIS_LOOP_549_5" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:546]   --->   Operation 112 'br' 'br_ln546' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln509 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4320, i64 2160" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:509]   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln509' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln508 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:508]   --->   Operation 114 'specloopname' 'specloopname_ln508' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln496 = call void @MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1, i13 %trunc_ln496_1, i64 %bytePlanes_plane0, i1 %icmp_ln501, i1 %cmp43_2, i13 %sub40, i24 %img, i1 %icmp" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:496]   --->   Operation 115 'call' 'call_ln496' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln508 = br void %VITIS_LOOP_511_1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:508]   --->   Operation 116 'br' 'br_ln508' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.268ns
The critical path consists of the following:
	fifo read operation ('VideoFormat_read') on port 'VideoFormat' [11]  (3.634 ns)
	fifo write operation ('write_ln0') on port 'video_format_c' [13]  (3.634 ns)

 <State 2>: 4.409ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln576', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576) [35]  (1.650 ns)
	'select' operation ('remainPix', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576) [36]  (1.024 ns)
	'icmp' operation ('cmp212_2', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:576) [40]  (1.735 ns)

 <State 3>: 4.814ns
The critical path consists of the following:
	'load' operation ('y', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:583) on local variable 'y' [49]  (0.000 ns)
	'call' operation ('call_ln571', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:571) to 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8' [58]  (3.268 ns)
	blocking operation 1.547 ns on control path)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
