INFO: [VRFC 10-163] Analyzing VHDL file "/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sim_1/new/Bench_test_FPBN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bench_test_FPBN
