--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Daniel\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5184366701 paths analyzed, 455 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.426ns.
--------------------------------------------------------------------------------
Slack:                  0.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.335ns (Levels of Logic = 15)
  Clock Path Skew:      -0.056ns (0.656 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.AQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X4Y53.B5       net (fanout=7)        0.676   testRig/M_state_q_FSM_FFd9
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA231
    SLICE_X4Y53.D1       net (fanout=1)        0.598   testRig/Mmux_testA231
    SLICE_X4Y53.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA233_F
                                                       testRig/Mmux_testA233
    SLICE_X9Y51.A5       net (fanout=4)        0.787   Mmux_testA23
    SLICE_X9Y51.A        Tilo                  0.259   M_mode_selector_q
                                                       a<1>
    SLICE_X15Y62.B2      net (fanout=28)       2.942   a[1]
    SLICE_X15Y62.B       Tilo                  0.259   alu8test/M_fa01_sum
                                                       alu8test/arith/mul8/fa01/Mxor_sum_xo<0>1
    SLICE_X14Y62.B1      net (fanout=2)        0.736   alu8test/M_fa01_sum
    SLICE_X14Y62.B       Tilo                  0.235   alu8test/M_fa14_sum
                                                       alu8test/arith/mul8/fa11/Mxor_sum_xo<0>1
    SLICE_X14Y61.A2      net (fanout=3)        0.688   alu8test/M_fa11_sum
    SLICE_X14Y61.A       Tilo                  0.235   alu8test/x[24]
                                                       alu8test/arith/mul8/fa21/Mxor_sum_xo<0>1
    SLICE_X18Y60.C2      net (fanout=4)        0.980   alu8test/M_fa21_sum
    SLICE_X18Y60.C       Tilo                  0.235   alu8test/arith/mul8/x[26]
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X21Y54.A2      net (fanout=2)        1.665   alu8test/M_fa31_cout
    SLICE_X21Y54.A       Tilo                  0.259   alu8test/Mmux_alu153
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X22Y60.D4      net (fanout=2)        0.998   alu8test/M_fa32_sum
    SLICE_X22Y60.D       Tilo                  0.235   alu8test/N468
                                                       alu8test/Mmux_alu1716_SW2
    SLICE_X19Y53.A3      net (fanout=1)        1.177   alu8test/N468
    SLICE_X19Y53.A       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu1716
    SLICE_X19Y53.B6      net (fanout=3)        0.154   Mmux_alu1715
    SLICE_X19Y53.B       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu172_SW1
    SLICE_X19Y54.B2      net (fanout=1)        0.914   alu8test/N137
    SLICE_X19Y54.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_cy<4>11_SW5
    SLICE_X19Y55.A5      net (fanout=2)        0.420   alu8test/arith/div8/a[7]_b[7]_div_0/N304
    SLICE_X19Y55.A       Tilo                  0.259   alu8test/a[7]_b[7]_XOR_119_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0_SW0
    SLICE_X20Y54.A1      net (fanout=2)        1.410   alu8test/arith/div8/a[7]_b[7]_div_0/N382
    SLICE_X20Y54.A       Tilo                  0.254   N359
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW1
    SLICE_X21Y55.D3      net (fanout=1)        0.575   N356
    SLICE_X21Y55.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       M_seg_values<7>1
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.335ns (4.615ns logic, 14.720ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  0.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.299ns (Levels of Logic = 15)
  Clock Path Skew:      -0.056ns (0.656 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.AQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X4Y53.B5       net (fanout=7)        0.676   testRig/M_state_q_FSM_FFd9
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA231
    SLICE_X4Y53.D1       net (fanout=1)        0.598   testRig/Mmux_testA231
    SLICE_X4Y53.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA233_F
                                                       testRig/Mmux_testA233
    SLICE_X9Y51.A5       net (fanout=4)        0.787   Mmux_testA23
    SLICE_X9Y51.A        Tilo                  0.259   M_mode_selector_q
                                                       a<1>
    SLICE_X15Y62.B2      net (fanout=28)       2.942   a[1]
    SLICE_X15Y62.B       Tilo                  0.259   alu8test/M_fa01_sum
                                                       alu8test/arith/mul8/fa01/Mxor_sum_xo<0>1
    SLICE_X14Y62.B1      net (fanout=2)        0.736   alu8test/M_fa01_sum
    SLICE_X14Y62.B       Tilo                  0.235   alu8test/M_fa14_sum
                                                       alu8test/arith/mul8/fa11/Mxor_sum_xo<0>1
    SLICE_X14Y61.A2      net (fanout=3)        0.688   alu8test/M_fa11_sum
    SLICE_X14Y61.A       Tilo                  0.235   alu8test/x[24]
                                                       alu8test/arith/mul8/fa21/Mxor_sum_xo<0>1
    SLICE_X18Y60.C2      net (fanout=4)        0.980   alu8test/M_fa21_sum
    SLICE_X18Y60.C       Tilo                  0.235   alu8test/arith/mul8/x[26]
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X21Y54.A2      net (fanout=2)        1.665   alu8test/M_fa31_cout
    SLICE_X21Y54.A       Tilo                  0.259   alu8test/Mmux_alu153
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X22Y60.D4      net (fanout=2)        0.998   alu8test/M_fa32_sum
    SLICE_X22Y60.D       Tilo                  0.235   alu8test/N468
                                                       alu8test/Mmux_alu1716_SW2
    SLICE_X19Y53.A3      net (fanout=1)        1.177   alu8test/N468
    SLICE_X19Y53.A       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu1716
    SLICE_X19Y53.B6      net (fanout=3)        0.154   Mmux_alu1715
    SLICE_X19Y53.B       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu172_SW1
    SLICE_X19Y54.B2      net (fanout=1)        0.914   alu8test/N137
    SLICE_X19Y54.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_cy<4>11_SW5
    SLICE_X19Y54.C1      net (fanout=2)        0.710   alu8test/arith/div8/a[7]_b[7]_div_0/N304
    SLICE_X19Y54.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0_SW1
    SLICE_X21Y55.C6      net (fanout=2)        0.737   alu8test/arith/div8/a[7]_b[7]_div_0/N383
    SLICE_X21Y55.C       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X21Y55.D2      net (fanout=1)        0.917   N355
    SLICE_X21Y55.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       M_seg_values<7>1
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.299ns (4.620ns logic, 14.679ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd4 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.251ns (Levels of Logic = 19)
  Clock Path Skew:      -0.047ns (0.663 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd4 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   M_state_q_FSM_FFd4_0
                                                       testRig/booleTest/M_state_q_FSM_FFd4
    SLICE_X10Y52.A3      net (fanout=11)       0.814   M_state_q_FSM_FFd4_0
    SLICE_X10Y52.A       Tilo                  0.235   M_state_q_FSM_FFd4_0
                                                       b<7>2
    SLICE_X10Y54.B6      net (fanout=1)        0.358   b<7>2
    SLICE_X10Y54.B       Tilo                  0.235   b<4>3
                                                       b<7>3
    SLICE_X11Y57.A6      net (fanout=3)        1.355   b<7>3
    SLICE_X11Y57.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N435
                                                       b<7>5
    SLICE_X8Y53.D2       net (fanout=53)       1.288   b[7]
    SLICE_X8Y53.CMUX     Topdc                 0.456   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW0_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW0
    SLICE_X8Y53.A2       net (fanout=1)        0.741   alu8test/arith/div8/a[7]_b[7]_div_0/N160
    SLICE_X8Y53.A        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1_SW0
    SLICE_X13Y57.B5      net (fanout=5)        1.013   alu8test/arith/div8/a[7]_b[7]_div_0/N52
    SLICE_X13Y57.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N240
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X14Y57.D6      net (fanout=13)       0.388   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.A6      net (fanout=7)        0.575   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW10
    SLICE_X20Y59.D4      net (fanout=3)        0.526   alu8test/arith/div8/a[7]_b[7]_div_0/N298
    SLICE_X20Y59.CMUX    Topdc                 0.456   testRig/pp1/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7
    SLICE_X20Y59.A6      net (fanout=1)        0.751   N377
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.251ns (5.602ns logic, 13.649ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd4 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.242ns (Levels of Logic = 19)
  Clock Path Skew:      -0.047ns (0.663 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd4 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   M_state_q_FSM_FFd4_0
                                                       testRig/booleTest/M_state_q_FSM_FFd4
    SLICE_X10Y52.A3      net (fanout=11)       0.814   M_state_q_FSM_FFd4_0
    SLICE_X10Y52.A       Tilo                  0.235   M_state_q_FSM_FFd4_0
                                                       b<7>2
    SLICE_X10Y54.B6      net (fanout=1)        0.358   b<7>2
    SLICE_X10Y54.B       Tilo                  0.235   b<4>3
                                                       b<7>3
    SLICE_X11Y57.A6      net (fanout=3)        1.355   b<7>3
    SLICE_X11Y57.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N435
                                                       b<7>5
    SLICE_X10Y51.D2      net (fanout=53)       1.242   b[7]
    SLICE_X10Y51.CMUX    Topdc                 0.402   a[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW1_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW1
    SLICE_X8Y53.A3       net (fanout=1)        0.832   alu8test/arith/div8/a[7]_b[7]_div_0/N161
    SLICE_X8Y53.A        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1_SW0
    SLICE_X13Y57.B5      net (fanout=5)        1.013   alu8test/arith/div8/a[7]_b[7]_div_0/N52
    SLICE_X13Y57.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N240
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X14Y57.D6      net (fanout=13)       0.388   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.A6      net (fanout=7)        0.575   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW10
    SLICE_X20Y59.D4      net (fanout=3)        0.526   alu8test/arith/div8/a[7]_b[7]_div_0/N298
    SLICE_X20Y59.CMUX    Topdc                 0.456   testRig/pp1/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7
    SLICE_X20Y59.A6      net (fanout=1)        0.751   N377
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.242ns (5.548ns logic, 13.694ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/cmpTest/M_state_q_FSM_FFd3 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.237ns (Levels of Logic = 21)
  Clock Path Skew:      -0.049ns (0.663 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/cmpTest/M_state_q_FSM_FFd3 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.CQ       Tcko                  0.525   M_state_q_FSM_FFd3
                                                       testRig/cmpTest/M_state_q_FSM_FFd3
    SLICE_X3Y53.C5       net (fanout=8)        0.799   M_state_q_FSM_FFd3
    SLICE_X3Y53.C        Tilo                  0.259   testRig/M_state_q_FSM_FFd11_0
                                                       testRig/Mmux_alufn2111
    SLICE_X9Y54.C3       net (fanout=1)        0.989   testRig/Mmux_alufn211
    SLICE_X9Y54.C        Tilo                  0.259   b<1>4
                                                       testRig/Mmux_testB223
    SLICE_X9Y56.B5       net (fanout=7)        0.499   Mmux_testB22
    SLICE_X9Y56.B        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_15_OUT_Madd_Madd_cy[3]
                                                       b<3>3
    SLICE_X9Y54.A5       net (fanout=17)       0.533   b[3]
    SLICE_X9Y54.A        Tilo                  0.259   b<1>4
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11_1
    SLICE_X10Y53.A5      net (fanout=3)        0.649   alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11
    SLICE_X10Y53.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[1]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1_SW1
    SLICE_X8Y53.B5       net (fanout=1)        0.415   alu8test/arith/div8/a[7]_b[7]_div_0/N77
    SLICE_X8Y53.B        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X8Y53.A5       net (fanout=10)       0.269   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X8Y53.A        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1_SW0
    SLICE_X13Y57.B5      net (fanout=5)        1.013   alu8test/arith/div8/a[7]_b[7]_div_0/N52
    SLICE_X13Y57.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N240
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X14Y57.D6      net (fanout=13)       0.388   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.A6      net (fanout=7)        0.575   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW10
    SLICE_X20Y59.D4      net (fanout=3)        0.526   alu8test/arith/div8/a[7]_b[7]_div_0/N298
    SLICE_X20Y59.CMUX    Topdc                 0.456   testRig/pp1/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7
    SLICE_X20Y59.A6      net (fanout=1)        0.751   N377
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.237ns (5.991ns logic, 13.246ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  0.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.229ns (Levels of Logic = 15)
  Clock Path Skew:      -0.056ns (0.656 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.AQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X4Y53.B5       net (fanout=7)        0.676   testRig/M_state_q_FSM_FFd9
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA231
    SLICE_X4Y53.D1       net (fanout=1)        0.598   testRig/Mmux_testA231
    SLICE_X4Y53.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA233_F
                                                       testRig/Mmux_testA233
    SLICE_X9Y51.A5       net (fanout=4)        0.787   Mmux_testA23
    SLICE_X9Y51.A        Tilo                  0.259   M_mode_selector_q
                                                       a<1>
    SLICE_X15Y62.B2      net (fanout=28)       2.942   a[1]
    SLICE_X15Y62.B       Tilo                  0.259   alu8test/M_fa01_sum
                                                       alu8test/arith/mul8/fa01/Mxor_sum_xo<0>1
    SLICE_X14Y62.B1      net (fanout=2)        0.736   alu8test/M_fa01_sum
    SLICE_X14Y62.B       Tilo                  0.235   alu8test/M_fa14_sum
                                                       alu8test/arith/mul8/fa11/Mxor_sum_xo<0>1
    SLICE_X14Y61.A2      net (fanout=3)        0.688   alu8test/M_fa11_sum
    SLICE_X14Y61.A       Tilo                  0.235   alu8test/x[24]
                                                       alu8test/arith/mul8/fa21/Mxor_sum_xo<0>1
    SLICE_X18Y60.C2      net (fanout=4)        0.980   alu8test/M_fa21_sum
    SLICE_X18Y60.C       Tilo                  0.235   alu8test/arith/mul8/x[26]
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X21Y54.A2      net (fanout=2)        1.665   alu8test/M_fa31_cout
    SLICE_X21Y54.A       Tilo                  0.259   alu8test/Mmux_alu153
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X22Y60.D4      net (fanout=2)        0.998   alu8test/M_fa32_sum
    SLICE_X22Y60.D       Tilo                  0.235   alu8test/N468
                                                       alu8test/Mmux_alu1716_SW2
    SLICE_X19Y53.A3      net (fanout=1)        1.177   alu8test/N468
    SLICE_X19Y53.A       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu1716
    SLICE_X19Y53.D3      net (fanout=3)        0.402   Mmux_alu1715
    SLICE_X19Y53.D       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu172_SW0
    SLICE_X19Y54.B3      net (fanout=2)        0.560   alu8test/N136
    SLICE_X19Y54.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_cy<4>11_SW5
    SLICE_X19Y55.A5      net (fanout=2)        0.420   alu8test/arith/div8/a[7]_b[7]_div_0/N304
    SLICE_X19Y55.A       Tilo                  0.259   alu8test/a[7]_b[7]_XOR_119_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0_SW0
    SLICE_X20Y54.A1      net (fanout=2)        1.410   alu8test/arith/div8/a[7]_b[7]_div_0/N382
    SLICE_X20Y54.A       Tilo                  0.254   N359
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW1
    SLICE_X21Y55.D3      net (fanout=1)        0.575   N356
    SLICE_X21Y55.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       M_seg_values<7>1
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.229ns (4.615ns logic, 14.614ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  0.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.224ns (Levels of Logic = 15)
  Clock Path Skew:      -0.056ns (0.656 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.AQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X4Y53.B5       net (fanout=7)        0.676   testRig/M_state_q_FSM_FFd9
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA231
    SLICE_X4Y53.D1       net (fanout=1)        0.598   testRig/Mmux_testA231
    SLICE_X4Y53.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA233_F
                                                       testRig/Mmux_testA233
    SLICE_X9Y51.A5       net (fanout=4)        0.787   Mmux_testA23
    SLICE_X9Y51.A        Tilo                  0.259   M_mode_selector_q
                                                       a<1>
    SLICE_X15Y62.B2      net (fanout=28)       2.942   a[1]
    SLICE_X15Y62.B       Tilo                  0.259   alu8test/M_fa01_sum
                                                       alu8test/arith/mul8/fa01/Mxor_sum_xo<0>1
    SLICE_X14Y62.B1      net (fanout=2)        0.736   alu8test/M_fa01_sum
    SLICE_X14Y62.B       Tilo                  0.235   alu8test/M_fa14_sum
                                                       alu8test/arith/mul8/fa11/Mxor_sum_xo<0>1
    SLICE_X14Y61.A2      net (fanout=3)        0.688   alu8test/M_fa11_sum
    SLICE_X14Y61.A       Tilo                  0.235   alu8test/x[24]
                                                       alu8test/arith/mul8/fa21/Mxor_sum_xo<0>1
    SLICE_X18Y60.C2      net (fanout=4)        0.980   alu8test/M_fa21_sum
    SLICE_X18Y60.C       Tilo                  0.235   alu8test/arith/mul8/x[26]
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X21Y54.A2      net (fanout=2)        1.665   alu8test/M_fa31_cout
    SLICE_X21Y54.A       Tilo                  0.259   alu8test/Mmux_alu153
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X22Y60.D4      net (fanout=2)        0.998   alu8test/M_fa32_sum
    SLICE_X22Y60.D       Tilo                  0.235   alu8test/N468
                                                       alu8test/Mmux_alu1716_SW2
    SLICE_X19Y53.A3      net (fanout=1)        1.177   alu8test/N468
    SLICE_X19Y53.A       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu1716
    SLICE_X19Y53.B6      net (fanout=3)        0.154   Mmux_alu1715
    SLICE_X19Y53.B       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu172_SW1
    SLICE_X19Y54.B2      net (fanout=1)        0.914   alu8test/N137
    SLICE_X19Y54.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_cy<4>11_SW5
    SLICE_X19Y55.A5      net (fanout=2)        0.420   alu8test/arith/div8/a[7]_b[7]_div_0/N304
    SLICE_X19Y55.A       Tilo                  0.259   alu8test/a[7]_b[7]_XOR_119_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0_SW0
    SLICE_X21Y55.C2      net (fanout=2)        0.952   alu8test/arith/div8/a[7]_b[7]_div_0/N382
    SLICE_X21Y55.C       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X21Y55.D2      net (fanout=1)        0.917   N355
    SLICE_X21Y55.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       M_seg_values<7>1
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.224ns (4.620ns logic, 14.604ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  0.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd8 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.215ns (Levels of Logic = 15)
  Clock Path Skew:      -0.061ns (0.656 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd8 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_3
                                                       testRig/adderTest/M_state_q_FSM_FFd8
    SLICE_X4Y53.B2       net (fanout=7)        0.556   M_state_q_FSM_FFd8_0
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA231
    SLICE_X4Y53.D1       net (fanout=1)        0.598   testRig/Mmux_testA231
    SLICE_X4Y53.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA233_F
                                                       testRig/Mmux_testA233
    SLICE_X9Y51.A5       net (fanout=4)        0.787   Mmux_testA23
    SLICE_X9Y51.A        Tilo                  0.259   M_mode_selector_q
                                                       a<1>
    SLICE_X15Y62.B2      net (fanout=28)       2.942   a[1]
    SLICE_X15Y62.B       Tilo                  0.259   alu8test/M_fa01_sum
                                                       alu8test/arith/mul8/fa01/Mxor_sum_xo<0>1
    SLICE_X14Y62.B1      net (fanout=2)        0.736   alu8test/M_fa01_sum
    SLICE_X14Y62.B       Tilo                  0.235   alu8test/M_fa14_sum
                                                       alu8test/arith/mul8/fa11/Mxor_sum_xo<0>1
    SLICE_X14Y61.A2      net (fanout=3)        0.688   alu8test/M_fa11_sum
    SLICE_X14Y61.A       Tilo                  0.235   alu8test/x[24]
                                                       alu8test/arith/mul8/fa21/Mxor_sum_xo<0>1
    SLICE_X18Y60.C2      net (fanout=4)        0.980   alu8test/M_fa21_sum
    SLICE_X18Y60.C       Tilo                  0.235   alu8test/arith/mul8/x[26]
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X21Y54.A2      net (fanout=2)        1.665   alu8test/M_fa31_cout
    SLICE_X21Y54.A       Tilo                  0.259   alu8test/Mmux_alu153
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X22Y60.D4      net (fanout=2)        0.998   alu8test/M_fa32_sum
    SLICE_X22Y60.D       Tilo                  0.235   alu8test/N468
                                                       alu8test/Mmux_alu1716_SW2
    SLICE_X19Y53.A3      net (fanout=1)        1.177   alu8test/N468
    SLICE_X19Y53.A       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu1716
    SLICE_X19Y53.B6      net (fanout=3)        0.154   Mmux_alu1715
    SLICE_X19Y53.B       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu172_SW1
    SLICE_X19Y54.B2      net (fanout=1)        0.914   alu8test/N137
    SLICE_X19Y54.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_cy<4>11_SW5
    SLICE_X19Y55.A5      net (fanout=2)        0.420   alu8test/arith/div8/a[7]_b[7]_div_0/N304
    SLICE_X19Y55.A       Tilo                  0.259   alu8test/a[7]_b[7]_XOR_119_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0_SW0
    SLICE_X20Y54.A1      net (fanout=2)        1.410   alu8test/arith/div8/a[7]_b[7]_div_0/N382
    SLICE_X20Y54.A       Tilo                  0.254   N359
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW1
    SLICE_X21Y55.D3      net (fanout=1)        0.575   N356
    SLICE_X21Y55.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       M_seg_values<7>1
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.215ns (4.615ns logic, 14.600ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/cmpTest/M_state_q_FSM_FFd3 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.221ns (Levels of Logic = 21)
  Clock Path Skew:      -0.049ns (0.663 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/cmpTest/M_state_q_FSM_FFd3 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.CQ       Tcko                  0.525   M_state_q_FSM_FFd3
                                                       testRig/cmpTest/M_state_q_FSM_FFd3
    SLICE_X3Y53.C5       net (fanout=8)        0.799   M_state_q_FSM_FFd3
    SLICE_X3Y53.C        Tilo                  0.259   testRig/M_state_q_FSM_FFd11_0
                                                       testRig/Mmux_alufn2111
    SLICE_X9Y54.C3       net (fanout=1)        0.989   testRig/Mmux_alufn211
    SLICE_X9Y54.C        Tilo                  0.259   b<1>4
                                                       testRig/Mmux_testB223
    SLICE_X9Y56.B5       net (fanout=7)        0.499   Mmux_testB22
    SLICE_X9Y56.B        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_15_OUT_Madd_Madd_cy[3]
                                                       b<3>3
    SLICE_X9Y54.A5       net (fanout=17)       0.533   b[3]
    SLICE_X9Y54.A        Tilo                  0.259   b<1>4
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11_1
    SLICE_X10Y53.A5      net (fanout=3)        0.649   alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11
    SLICE_X10Y53.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[1]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1_SW1
    SLICE_X8Y53.B5       net (fanout=1)        0.415   alu8test/arith/div8/a[7]_b[7]_div_0/N77
    SLICE_X8Y53.B        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y56.A5      net (fanout=10)       0.906   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y56.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_91_o12
    SLICE_X13Y57.B6      net (fanout=6)        0.360   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_91_o
    SLICE_X13Y57.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N240
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X14Y57.D6      net (fanout=13)       0.388   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.A6      net (fanout=7)        0.575   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW10
    SLICE_X20Y59.D4      net (fanout=3)        0.526   alu8test/arith/div8/a[7]_b[7]_div_0/N298
    SLICE_X20Y59.CMUX    Topdc                 0.456   testRig/pp1/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7
    SLICE_X20Y59.A6      net (fanout=1)        0.751   N377
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.221ns (5.991ns logic, 13.230ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd4 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.206ns (Levels of Logic = 15)
  Clock Path Skew:      -0.058ns (0.656 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd4 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.BQ       Tcko                  0.430   testRig/M_state_q_FSM_FFd4
                                                       testRig/adderTest/M_state_q_FSM_FFd4
    SLICE_X4Y53.B3       net (fanout=8)        0.642   testRig/M_state_q_FSM_FFd4
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA231
    SLICE_X4Y53.D1       net (fanout=1)        0.598   testRig/Mmux_testA231
    SLICE_X4Y53.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA233_F
                                                       testRig/Mmux_testA233
    SLICE_X9Y51.A5       net (fanout=4)        0.787   Mmux_testA23
    SLICE_X9Y51.A        Tilo                  0.259   M_mode_selector_q
                                                       a<1>
    SLICE_X15Y62.B2      net (fanout=28)       2.942   a[1]
    SLICE_X15Y62.B       Tilo                  0.259   alu8test/M_fa01_sum
                                                       alu8test/arith/mul8/fa01/Mxor_sum_xo<0>1
    SLICE_X14Y62.B1      net (fanout=2)        0.736   alu8test/M_fa01_sum
    SLICE_X14Y62.B       Tilo                  0.235   alu8test/M_fa14_sum
                                                       alu8test/arith/mul8/fa11/Mxor_sum_xo<0>1
    SLICE_X14Y61.A2      net (fanout=3)        0.688   alu8test/M_fa11_sum
    SLICE_X14Y61.A       Tilo                  0.235   alu8test/x[24]
                                                       alu8test/arith/mul8/fa21/Mxor_sum_xo<0>1
    SLICE_X18Y60.C2      net (fanout=4)        0.980   alu8test/M_fa21_sum
    SLICE_X18Y60.C       Tilo                  0.235   alu8test/arith/mul8/x[26]
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X21Y54.A2      net (fanout=2)        1.665   alu8test/M_fa31_cout
    SLICE_X21Y54.A       Tilo                  0.259   alu8test/Mmux_alu153
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X22Y60.D4      net (fanout=2)        0.998   alu8test/M_fa32_sum
    SLICE_X22Y60.D       Tilo                  0.235   alu8test/N468
                                                       alu8test/Mmux_alu1716_SW2
    SLICE_X19Y53.A3      net (fanout=1)        1.177   alu8test/N468
    SLICE_X19Y53.A       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu1716
    SLICE_X19Y53.B6      net (fanout=3)        0.154   Mmux_alu1715
    SLICE_X19Y53.B       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu172_SW1
    SLICE_X19Y54.B2      net (fanout=1)        0.914   alu8test/N137
    SLICE_X19Y54.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_cy<4>11_SW5
    SLICE_X19Y55.A5      net (fanout=2)        0.420   alu8test/arith/div8/a[7]_b[7]_div_0/N304
    SLICE_X19Y55.A       Tilo                  0.259   alu8test/a[7]_b[7]_XOR_119_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0_SW0
    SLICE_X20Y54.A1      net (fanout=2)        1.410   alu8test/arith/div8/a[7]_b[7]_div_0/N382
    SLICE_X20Y54.A       Tilo                  0.254   N359
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW1
    SLICE_X21Y55.D3      net (fanout=1)        0.575   N356
    SLICE_X21Y55.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       M_seg_values<7>1
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.206ns (4.520ns logic, 14.686ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  0.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd3 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.213ns (Levels of Logic = 19)
  Clock Path Skew:      -0.050ns (0.663 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd3 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_0
                                                       testRig/booleTest/M_state_q_FSM_FFd3
    SLICE_X10Y52.A4      net (fanout=10)       0.727   M_state_q_FSM_FFd3_0
    SLICE_X10Y52.A       Tilo                  0.235   M_state_q_FSM_FFd4_0
                                                       b<7>2
    SLICE_X10Y54.B6      net (fanout=1)        0.358   b<7>2
    SLICE_X10Y54.B       Tilo                  0.235   b<4>3
                                                       b<7>3
    SLICE_X11Y57.A6      net (fanout=3)        1.355   b<7>3
    SLICE_X11Y57.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N435
                                                       b<7>5
    SLICE_X8Y53.D2       net (fanout=53)       1.288   b[7]
    SLICE_X8Y53.CMUX     Topdc                 0.456   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW0_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW0
    SLICE_X8Y53.A2       net (fanout=1)        0.741   alu8test/arith/div8/a[7]_b[7]_div_0/N160
    SLICE_X8Y53.A        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1_SW0
    SLICE_X13Y57.B5      net (fanout=5)        1.013   alu8test/arith/div8/a[7]_b[7]_div_0/N52
    SLICE_X13Y57.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N240
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X14Y57.D6      net (fanout=13)       0.388   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.A6      net (fanout=7)        0.575   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW10
    SLICE_X20Y59.D4      net (fanout=3)        0.526   alu8test/arith/div8/a[7]_b[7]_div_0/N298
    SLICE_X20Y59.CMUX    Topdc                 0.456   testRig/pp1/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7
    SLICE_X20Y59.A6      net (fanout=1)        0.751   N377
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.213ns (5.651ns logic, 13.562ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  0.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd4 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.211ns (Levels of Logic = 19)
  Clock Path Skew:      -0.047ns (0.663 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd4 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   M_state_q_FSM_FFd4_0
                                                       testRig/booleTest/M_state_q_FSM_FFd4
    SLICE_X10Y52.A3      net (fanout=11)       0.814   M_state_q_FSM_FFd4_0
    SLICE_X10Y52.A       Tilo                  0.235   M_state_q_FSM_FFd4_0
                                                       b<7>2
    SLICE_X10Y54.B6      net (fanout=1)        0.358   b<7>2
    SLICE_X10Y54.B       Tilo                  0.235   b<4>3
                                                       b<7>3
    SLICE_X11Y57.A6      net (fanout=3)        1.355   b<7>3
    SLICE_X11Y57.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N435
                                                       b<7>5
    SLICE_X8Y53.C1       net (fanout=53)       1.274   b[7]
    SLICE_X8Y53.CMUX     Tilo                  0.430   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW0_G
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW0
    SLICE_X8Y53.A2       net (fanout=1)        0.741   alu8test/arith/div8/a[7]_b[7]_div_0/N160
    SLICE_X8Y53.A        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1_SW0
    SLICE_X13Y57.B5      net (fanout=5)        1.013   alu8test/arith/div8/a[7]_b[7]_div_0/N52
    SLICE_X13Y57.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N240
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X14Y57.D6      net (fanout=13)       0.388   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.A6      net (fanout=7)        0.575   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW10
    SLICE_X20Y59.D4      net (fanout=3)        0.526   alu8test/arith/div8/a[7]_b[7]_div_0/N298
    SLICE_X20Y59.CMUX    Topdc                 0.456   testRig/pp1/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7
    SLICE_X20Y59.A6      net (fanout=1)        0.751   N377
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.211ns (5.576ns logic, 13.635ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.202ns (Levels of Logic = 15)
  Clock Path Skew:      -0.056ns (0.656 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.AQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X4Y53.B5       net (fanout=7)        0.676   testRig/M_state_q_FSM_FFd9
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA231
    SLICE_X4Y53.D1       net (fanout=1)        0.598   testRig/Mmux_testA231
    SLICE_X4Y53.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA233_F
                                                       testRig/Mmux_testA233
    SLICE_X9Y51.A5       net (fanout=4)        0.787   Mmux_testA23
    SLICE_X9Y51.A        Tilo                  0.259   M_mode_selector_q
                                                       a<1>
    SLICE_X15Y62.B2      net (fanout=28)       2.942   a[1]
    SLICE_X15Y62.B       Tilo                  0.259   alu8test/M_fa01_sum
                                                       alu8test/arith/mul8/fa01/Mxor_sum_xo<0>1
    SLICE_X14Y62.B1      net (fanout=2)        0.736   alu8test/M_fa01_sum
    SLICE_X14Y62.B       Tilo                  0.235   alu8test/M_fa14_sum
                                                       alu8test/arith/mul8/fa11/Mxor_sum_xo<0>1
    SLICE_X18Y61.A2      net (fanout=3)        0.960   alu8test/M_fa11_sum
    SLICE_X18Y61.A       Tilo                  0.235   alu8test/arith/mul8/x[20]
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X18Y60.C4      net (fanout=5)        0.575   alu8test/arith/mul8/M_fa21_cout
    SLICE_X18Y60.C       Tilo                  0.235   alu8test/arith/mul8/x[26]
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X21Y54.A2      net (fanout=2)        1.665   alu8test/M_fa31_cout
    SLICE_X21Y54.A       Tilo                  0.259   alu8test/Mmux_alu153
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X22Y60.D4      net (fanout=2)        0.998   alu8test/M_fa32_sum
    SLICE_X22Y60.D       Tilo                  0.235   alu8test/N468
                                                       alu8test/Mmux_alu1716_SW2
    SLICE_X19Y53.A3      net (fanout=1)        1.177   alu8test/N468
    SLICE_X19Y53.A       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu1716
    SLICE_X19Y53.B6      net (fanout=3)        0.154   Mmux_alu1715
    SLICE_X19Y53.B       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu172_SW1
    SLICE_X19Y54.B2      net (fanout=1)        0.914   alu8test/N137
    SLICE_X19Y54.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_cy<4>11_SW5
    SLICE_X19Y55.A5      net (fanout=2)        0.420   alu8test/arith/div8/a[7]_b[7]_div_0/N304
    SLICE_X19Y55.A       Tilo                  0.259   alu8test/a[7]_b[7]_XOR_119_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0_SW0
    SLICE_X20Y54.A1      net (fanout=2)        1.410   alu8test/arith/div8/a[7]_b[7]_div_0/N382
    SLICE_X20Y54.A       Tilo                  0.254   N359
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW1
    SLICE_X21Y55.D3      net (fanout=1)        0.575   N356
    SLICE_X21Y55.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       M_seg_values<7>1
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.202ns (4.615ns logic, 14.587ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd10 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.200ns (Levels of Logic = 19)
  Clock Path Skew:      -0.057ns (0.663 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd10 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.AQ       Tcko                  0.476   M_state_q_FSM_FFd10_0
                                                       testRig/booleTest/M_state_q_FSM_FFd10
    SLICE_X10Y52.A5      net (fanout=11)       0.763   M_state_q_FSM_FFd10_0
    SLICE_X10Y52.A       Tilo                  0.235   M_state_q_FSM_FFd4_0
                                                       b<7>2
    SLICE_X10Y54.B6      net (fanout=1)        0.358   b<7>2
    SLICE_X10Y54.B       Tilo                  0.235   b<4>3
                                                       b<7>3
    SLICE_X11Y57.A6      net (fanout=3)        1.355   b<7>3
    SLICE_X11Y57.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N435
                                                       b<7>5
    SLICE_X8Y53.D2       net (fanout=53)       1.288   b[7]
    SLICE_X8Y53.CMUX     Topdc                 0.456   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW0_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW0
    SLICE_X8Y53.A2       net (fanout=1)        0.741   alu8test/arith/div8/a[7]_b[7]_div_0/N160
    SLICE_X8Y53.A        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1_SW0
    SLICE_X13Y57.B5      net (fanout=5)        1.013   alu8test/arith/div8/a[7]_b[7]_div_0/N52
    SLICE_X13Y57.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N240
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X14Y57.D6      net (fanout=13)       0.388   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.A6      net (fanout=7)        0.575   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW10
    SLICE_X20Y59.D4      net (fanout=3)        0.526   alu8test/arith/div8/a[7]_b[7]_div_0/N298
    SLICE_X20Y59.CMUX    Topdc                 0.456   testRig/pp1/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7
    SLICE_X20Y59.A6      net (fanout=1)        0.751   N377
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.200ns (5.602ns logic, 13.598ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd4 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.209ns (Levels of Logic = 19)
  Clock Path Skew:      -0.047ns (0.663 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd4 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   M_state_q_FSM_FFd4_0
                                                       testRig/booleTest/M_state_q_FSM_FFd4
    SLICE_X10Y52.A3      net (fanout=11)       0.814   M_state_q_FSM_FFd4_0
    SLICE_X10Y52.A       Tilo                  0.235   M_state_q_FSM_FFd4_0
                                                       b<7>2
    SLICE_X10Y54.B6      net (fanout=1)        0.358   b<7>2
    SLICE_X10Y54.B       Tilo                  0.235   b<4>3
                                                       b<7>3
    SLICE_X11Y57.A6      net (fanout=3)        1.355   b<7>3
    SLICE_X11Y57.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N435
                                                       b<7>5
    SLICE_X8Y53.D2       net (fanout=53)       1.288   b[7]
    SLICE_X8Y53.CMUX     Topdc                 0.456   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW0_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW0
    SLICE_X8Y53.A2       net (fanout=1)        0.741   alu8test/arith/div8/a[7]_b[7]_div_0/N160
    SLICE_X8Y53.A        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1_SW0
    SLICE_X13Y57.B5      net (fanout=5)        1.013   alu8test/arith/div8/a[7]_b[7]_div_0/N52
    SLICE_X13Y57.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N240
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X14Y57.D6      net (fanout=13)       0.388   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.B6      net (fanout=7)        0.662   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW9
    SLICE_X20Y59.C5      net (fanout=3)        0.423   alu8test/arith/div8/a[7]_b[7]_div_0/N297
    SLICE_X20Y59.CMUX    Tilo                  0.430   testRig/pp1/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7_G
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7
    SLICE_X20Y59.A6      net (fanout=1)        0.751   N377
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.209ns (5.576ns logic, 13.633ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.198ns (Levels of Logic = 15)
  Clock Path Skew:      -0.056ns (0.656 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.AQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X4Y53.B5       net (fanout=7)        0.676   testRig/M_state_q_FSM_FFd9
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA231
    SLICE_X4Y53.D1       net (fanout=1)        0.598   testRig/Mmux_testA231
    SLICE_X4Y53.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA233_F
                                                       testRig/Mmux_testA233
    SLICE_X9Y51.A5       net (fanout=4)        0.787   Mmux_testA23
    SLICE_X9Y51.A        Tilo                  0.259   M_mode_selector_q
                                                       a<1>
    SLICE_X15Y62.B2      net (fanout=28)       2.942   a[1]
    SLICE_X15Y62.B       Tilo                  0.259   alu8test/M_fa01_sum
                                                       alu8test/arith/mul8/fa01/Mxor_sum_xo<0>1
    SLICE_X14Y62.B1      net (fanout=2)        0.736   alu8test/M_fa01_sum
    SLICE_X14Y62.B       Tilo                  0.235   alu8test/M_fa14_sum
                                                       alu8test/arith/mul8/fa11/Mxor_sum_xo<0>1
    SLICE_X18Y61.A2      net (fanout=3)        0.960   alu8test/M_fa11_sum
    SLICE_X18Y61.A       Tilo                  0.235   alu8test/arith/mul8/x[20]
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X14Y62.C4      net (fanout=5)        0.799   alu8test/arith/mul8/M_fa21_cout
    SLICE_X14Y62.C       Tilo                  0.235   alu8test/M_fa14_sum
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1
    SLICE_X21Y54.A6      net (fanout=2)        1.437   alu8test/M_fa23_sum
    SLICE_X21Y54.A       Tilo                  0.259   alu8test/Mmux_alu153
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X22Y60.D4      net (fanout=2)        0.998   alu8test/M_fa32_sum
    SLICE_X22Y60.D       Tilo                  0.235   alu8test/N468
                                                       alu8test/Mmux_alu1716_SW2
    SLICE_X19Y53.A3      net (fanout=1)        1.177   alu8test/N468
    SLICE_X19Y53.A       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu1716
    SLICE_X19Y53.B6      net (fanout=3)        0.154   Mmux_alu1715
    SLICE_X19Y53.B       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu172_SW1
    SLICE_X19Y54.B2      net (fanout=1)        0.914   alu8test/N137
    SLICE_X19Y54.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_cy<4>11_SW5
    SLICE_X19Y55.A5      net (fanout=2)        0.420   alu8test/arith/div8/a[7]_b[7]_div_0/N304
    SLICE_X19Y55.A       Tilo                  0.259   alu8test/a[7]_b[7]_XOR_119_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0_SW0
    SLICE_X20Y54.A1      net (fanout=2)        1.410   alu8test/arith/div8/a[7]_b[7]_div_0/N382
    SLICE_X20Y54.A       Tilo                  0.254   N359
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW1
    SLICE_X21Y55.D3      net (fanout=1)        0.575   N356
    SLICE_X21Y55.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       M_seg_values<7>1
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.198ns (4.615ns logic, 14.583ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd3 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.204ns (Levels of Logic = 19)
  Clock Path Skew:      -0.050ns (0.663 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd3 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_0
                                                       testRig/booleTest/M_state_q_FSM_FFd3
    SLICE_X10Y52.A4      net (fanout=10)       0.727   M_state_q_FSM_FFd3_0
    SLICE_X10Y52.A       Tilo                  0.235   M_state_q_FSM_FFd4_0
                                                       b<7>2
    SLICE_X10Y54.B6      net (fanout=1)        0.358   b<7>2
    SLICE_X10Y54.B       Tilo                  0.235   b<4>3
                                                       b<7>3
    SLICE_X11Y57.A6      net (fanout=3)        1.355   b<7>3
    SLICE_X11Y57.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N435
                                                       b<7>5
    SLICE_X10Y51.D2      net (fanout=53)       1.242   b[7]
    SLICE_X10Y51.CMUX    Topdc                 0.402   a[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW1_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW1
    SLICE_X8Y53.A3       net (fanout=1)        0.832   alu8test/arith/div8/a[7]_b[7]_div_0/N161
    SLICE_X8Y53.A        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1_SW0
    SLICE_X13Y57.B5      net (fanout=5)        1.013   alu8test/arith/div8/a[7]_b[7]_div_0/N52
    SLICE_X13Y57.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N240
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X14Y57.D6      net (fanout=13)       0.388   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.A6      net (fanout=7)        0.575   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW10
    SLICE_X20Y59.D4      net (fanout=3)        0.526   alu8test/arith/div8/a[7]_b[7]_div_0/N298
    SLICE_X20Y59.CMUX    Topdc                 0.456   testRig/pp1/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7
    SLICE_X20Y59.A6      net (fanout=1)        0.751   N377
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.204ns (5.597ns logic, 13.607ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/cmpTest/M_state_q_FSM_FFd3 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.205ns (Levels of Logic = 20)
  Clock Path Skew:      -0.049ns (0.663 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/cmpTest/M_state_q_FSM_FFd3 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.CQ       Tcko                  0.525   M_state_q_FSM_FFd3
                                                       testRig/cmpTest/M_state_q_FSM_FFd3
    SLICE_X3Y53.C5       net (fanout=8)        0.799   M_state_q_FSM_FFd3
    SLICE_X3Y53.C        Tilo                  0.259   testRig/M_state_q_FSM_FFd11_0
                                                       testRig/Mmux_alufn2111
    SLICE_X9Y54.C3       net (fanout=1)        0.989   testRig/Mmux_alufn211
    SLICE_X9Y54.C        Tilo                  0.259   b<1>4
                                                       testRig/Mmux_testB223
    SLICE_X9Y56.B5       net (fanout=7)        0.499   Mmux_testB22
    SLICE_X9Y56.B        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_15_OUT_Madd_Madd_cy[3]
                                                       b<3>3
    SLICE_X9Y54.A5       net (fanout=17)       0.533   b[3]
    SLICE_X9Y54.A        Tilo                  0.259   b<1>4
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11_1
    SLICE_X10Y53.A5      net (fanout=3)        0.649   alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11
    SLICE_X10Y53.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[1]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1_SW1
    SLICE_X8Y53.B5       net (fanout=1)        0.415   alu8test/arith/div8/a[7]_b[7]_div_0/N77
    SLICE_X8Y53.B        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X15Y55.B1      net (fanout=10)       1.170   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X15Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_118_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X14Y57.D5      net (fanout=5)        0.722   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.A6      net (fanout=7)        0.575   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW10
    SLICE_X20Y59.D4      net (fanout=3)        0.526   alu8test/arith/div8/a[7]_b[7]_div_0/N298
    SLICE_X20Y59.CMUX    Topdc                 0.456   testRig/pp1/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7
    SLICE_X20Y59.A6      net (fanout=1)        0.751   N377
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.205ns (5.737ns logic, 13.468ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.193ns (Levels of Logic = 15)
  Clock Path Skew:      -0.056ns (0.656 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.AQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X4Y53.B5       net (fanout=7)        0.676   testRig/M_state_q_FSM_FFd9
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA231
    SLICE_X4Y53.D1       net (fanout=1)        0.598   testRig/Mmux_testA231
    SLICE_X4Y53.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA233_F
                                                       testRig/Mmux_testA233
    SLICE_X9Y51.A5       net (fanout=4)        0.787   Mmux_testA23
    SLICE_X9Y51.A        Tilo                  0.259   M_mode_selector_q
                                                       a<1>
    SLICE_X15Y62.B2      net (fanout=28)       2.942   a[1]
    SLICE_X15Y62.B       Tilo                  0.259   alu8test/M_fa01_sum
                                                       alu8test/arith/mul8/fa01/Mxor_sum_xo<0>1
    SLICE_X14Y62.B1      net (fanout=2)        0.736   alu8test/M_fa01_sum
    SLICE_X14Y62.B       Tilo                  0.235   alu8test/M_fa14_sum
                                                       alu8test/arith/mul8/fa11/Mxor_sum_xo<0>1
    SLICE_X14Y61.A2      net (fanout=3)        0.688   alu8test/M_fa11_sum
    SLICE_X14Y61.A       Tilo                  0.235   alu8test/x[24]
                                                       alu8test/arith/mul8/fa21/Mxor_sum_xo<0>1
    SLICE_X18Y60.C2      net (fanout=4)        0.980   alu8test/M_fa21_sum
    SLICE_X18Y60.C       Tilo                  0.235   alu8test/arith/mul8/x[26]
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X21Y54.A2      net (fanout=2)        1.665   alu8test/M_fa31_cout
    SLICE_X21Y54.A       Tilo                  0.259   alu8test/Mmux_alu153
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X22Y60.D4      net (fanout=2)        0.998   alu8test/M_fa32_sum
    SLICE_X22Y60.D       Tilo                  0.235   alu8test/N468
                                                       alu8test/Mmux_alu1716_SW2
    SLICE_X19Y53.A3      net (fanout=1)        1.177   alu8test/N468
    SLICE_X19Y53.A       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu1716
    SLICE_X19Y53.D3      net (fanout=3)        0.402   Mmux_alu1715
    SLICE_X19Y53.D       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu172_SW0
    SLICE_X19Y54.B3      net (fanout=2)        0.560   alu8test/N136
    SLICE_X19Y54.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_cy<4>11_SW5
    SLICE_X19Y54.C1      net (fanout=2)        0.710   alu8test/arith/div8/a[7]_b[7]_div_0/N304
    SLICE_X19Y54.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0_SW1
    SLICE_X21Y55.C6      net (fanout=2)        0.737   alu8test/arith/div8/a[7]_b[7]_div_0/N383
    SLICE_X21Y55.C       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X21Y55.D2      net (fanout=1)        0.917   N355
    SLICE_X21Y55.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       M_seg_values<7>1
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.193ns (4.620ns logic, 14.573ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  0.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd10 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.191ns (Levels of Logic = 19)
  Clock Path Skew:      -0.057ns (0.663 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd10 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.AQ       Tcko                  0.476   M_state_q_FSM_FFd10_0
                                                       testRig/booleTest/M_state_q_FSM_FFd10
    SLICE_X10Y52.A5      net (fanout=11)       0.763   M_state_q_FSM_FFd10_0
    SLICE_X10Y52.A       Tilo                  0.235   M_state_q_FSM_FFd4_0
                                                       b<7>2
    SLICE_X10Y54.B6      net (fanout=1)        0.358   b<7>2
    SLICE_X10Y54.B       Tilo                  0.235   b<4>3
                                                       b<7>3
    SLICE_X11Y57.A6      net (fanout=3)        1.355   b<7>3
    SLICE_X11Y57.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N435
                                                       b<7>5
    SLICE_X10Y51.D2      net (fanout=53)       1.242   b[7]
    SLICE_X10Y51.CMUX    Topdc                 0.402   a[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW1_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW1
    SLICE_X8Y53.A3       net (fanout=1)        0.832   alu8test/arith/div8/a[7]_b[7]_div_0/N161
    SLICE_X8Y53.A        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1_SW0
    SLICE_X13Y57.B5      net (fanout=5)        1.013   alu8test/arith/div8/a[7]_b[7]_div_0/N52
    SLICE_X13Y57.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N240
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X14Y57.D6      net (fanout=13)       0.388   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.A6      net (fanout=7)        0.575   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW10
    SLICE_X20Y59.D4      net (fanout=3)        0.526   alu8test/arith/div8/a[7]_b[7]_div_0/N298
    SLICE_X20Y59.CMUX    Topdc                 0.456   testRig/pp1/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7
    SLICE_X20Y59.A6      net (fanout=1)        0.751   N377
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.191ns (5.548ns logic, 13.643ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd4 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.200ns (Levels of Logic = 19)
  Clock Path Skew:      -0.047ns (0.663 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd4 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   M_state_q_FSM_FFd4_0
                                                       testRig/booleTest/M_state_q_FSM_FFd4
    SLICE_X10Y52.A3      net (fanout=11)       0.814   M_state_q_FSM_FFd4_0
    SLICE_X10Y52.A       Tilo                  0.235   M_state_q_FSM_FFd4_0
                                                       b<7>2
    SLICE_X10Y54.B6      net (fanout=1)        0.358   b<7>2
    SLICE_X10Y54.B       Tilo                  0.235   b<4>3
                                                       b<7>3
    SLICE_X11Y57.A6      net (fanout=3)        1.355   b<7>3
    SLICE_X11Y57.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N435
                                                       b<7>5
    SLICE_X10Y51.D2      net (fanout=53)       1.242   b[7]
    SLICE_X10Y51.CMUX    Topdc                 0.402   a[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW1_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW1
    SLICE_X8Y53.A3       net (fanout=1)        0.832   alu8test/arith/div8/a[7]_b[7]_div_0/N161
    SLICE_X8Y53.A        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1_SW0
    SLICE_X13Y57.B5      net (fanout=5)        1.013   alu8test/arith/div8/a[7]_b[7]_div_0/N52
    SLICE_X13Y57.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N240
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X14Y57.D6      net (fanout=13)       0.388   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.B6      net (fanout=7)        0.662   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW9
    SLICE_X20Y59.C5      net (fanout=3)        0.423   alu8test/arith/div8/a[7]_b[7]_div_0/N297
    SLICE_X20Y59.CMUX    Tilo                  0.430   testRig/pp1/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7_G
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7
    SLICE_X20Y59.A6      net (fanout=1)        0.751   N377
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.200ns (5.522ns logic, 13.678ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/cmpTest/M_state_q_FSM_FFd3 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.195ns (Levels of Logic = 21)
  Clock Path Skew:      -0.049ns (0.663 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/cmpTest/M_state_q_FSM_FFd3 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.CQ       Tcko                  0.525   M_state_q_FSM_FFd3
                                                       testRig/cmpTest/M_state_q_FSM_FFd3
    SLICE_X3Y53.C5       net (fanout=8)        0.799   M_state_q_FSM_FFd3
    SLICE_X3Y53.C        Tilo                  0.259   testRig/M_state_q_FSM_FFd11_0
                                                       testRig/Mmux_alufn2111
    SLICE_X9Y54.C3       net (fanout=1)        0.989   testRig/Mmux_alufn211
    SLICE_X9Y54.C        Tilo                  0.259   b<1>4
                                                       testRig/Mmux_testB223
    SLICE_X9Y56.B5       net (fanout=7)        0.499   Mmux_testB22
    SLICE_X9Y56.B        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_15_OUT_Madd_Madd_cy[3]
                                                       b<3>3
    SLICE_X9Y54.A5       net (fanout=17)       0.533   b[3]
    SLICE_X9Y54.A        Tilo                  0.259   b<1>4
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11_1
    SLICE_X10Y53.A5      net (fanout=3)        0.649   alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11
    SLICE_X10Y53.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[1]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1_SW1
    SLICE_X8Y53.B5       net (fanout=1)        0.415   alu8test/arith/div8/a[7]_b[7]_div_0/N77
    SLICE_X8Y53.B        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X8Y53.A5       net (fanout=10)       0.269   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X8Y53.A        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1_SW0
    SLICE_X13Y57.B5      net (fanout=5)        1.013   alu8test/arith/div8/a[7]_b[7]_div_0/N52
    SLICE_X13Y57.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N240
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X14Y57.D6      net (fanout=13)       0.388   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.B6      net (fanout=7)        0.662   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW9
    SLICE_X20Y59.C5      net (fanout=3)        0.423   alu8test/arith/div8/a[7]_b[7]_div_0/N297
    SLICE_X20Y59.CMUX    Tilo                  0.430   testRig/pp1/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7_G
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7
    SLICE_X20Y59.A6      net (fanout=1)        0.751   N377
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.195ns (5.965ns logic, 13.230ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd8 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.179ns (Levels of Logic = 15)
  Clock Path Skew:      -0.061ns (0.656 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd8 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_3
                                                       testRig/adderTest/M_state_q_FSM_FFd8
    SLICE_X4Y53.B2       net (fanout=7)        0.556   M_state_q_FSM_FFd8_0
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA231
    SLICE_X4Y53.D1       net (fanout=1)        0.598   testRig/Mmux_testA231
    SLICE_X4Y53.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA233_F
                                                       testRig/Mmux_testA233
    SLICE_X9Y51.A5       net (fanout=4)        0.787   Mmux_testA23
    SLICE_X9Y51.A        Tilo                  0.259   M_mode_selector_q
                                                       a<1>
    SLICE_X15Y62.B2      net (fanout=28)       2.942   a[1]
    SLICE_X15Y62.B       Tilo                  0.259   alu8test/M_fa01_sum
                                                       alu8test/arith/mul8/fa01/Mxor_sum_xo<0>1
    SLICE_X14Y62.B1      net (fanout=2)        0.736   alu8test/M_fa01_sum
    SLICE_X14Y62.B       Tilo                  0.235   alu8test/M_fa14_sum
                                                       alu8test/arith/mul8/fa11/Mxor_sum_xo<0>1
    SLICE_X14Y61.A2      net (fanout=3)        0.688   alu8test/M_fa11_sum
    SLICE_X14Y61.A       Tilo                  0.235   alu8test/x[24]
                                                       alu8test/arith/mul8/fa21/Mxor_sum_xo<0>1
    SLICE_X18Y60.C2      net (fanout=4)        0.980   alu8test/M_fa21_sum
    SLICE_X18Y60.C       Tilo                  0.235   alu8test/arith/mul8/x[26]
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X21Y54.A2      net (fanout=2)        1.665   alu8test/M_fa31_cout
    SLICE_X21Y54.A       Tilo                  0.259   alu8test/Mmux_alu153
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X22Y60.D4      net (fanout=2)        0.998   alu8test/M_fa32_sum
    SLICE_X22Y60.D       Tilo                  0.235   alu8test/N468
                                                       alu8test/Mmux_alu1716_SW2
    SLICE_X19Y53.A3      net (fanout=1)        1.177   alu8test/N468
    SLICE_X19Y53.A       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu1716
    SLICE_X19Y53.B6      net (fanout=3)        0.154   Mmux_alu1715
    SLICE_X19Y53.B       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu172_SW1
    SLICE_X19Y54.B2      net (fanout=1)        0.914   alu8test/N137
    SLICE_X19Y54.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_cy<4>11_SW5
    SLICE_X19Y54.C1      net (fanout=2)        0.710   alu8test/arith/div8/a[7]_b[7]_div_0/N304
    SLICE_X19Y54.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0_SW1
    SLICE_X21Y55.C6      net (fanout=2)        0.737   alu8test/arith/div8/a[7]_b[7]_div_0/N383
    SLICE_X21Y55.C       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X21Y55.D2      net (fanout=1)        0.917   N355
    SLICE_X21Y55.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       M_seg_values<7>1
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.179ns (4.620ns logic, 14.559ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/cmpTest/M_state_q_FSM_FFd3 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.179ns (Levels of Logic = 21)
  Clock Path Skew:      -0.049ns (0.663 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/cmpTest/M_state_q_FSM_FFd3 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.CQ       Tcko                  0.525   M_state_q_FSM_FFd3
                                                       testRig/cmpTest/M_state_q_FSM_FFd3
    SLICE_X3Y53.C5       net (fanout=8)        0.799   M_state_q_FSM_FFd3
    SLICE_X3Y53.C        Tilo                  0.259   testRig/M_state_q_FSM_FFd11_0
                                                       testRig/Mmux_alufn2111
    SLICE_X9Y54.C3       net (fanout=1)        0.989   testRig/Mmux_alufn211
    SLICE_X9Y54.C        Tilo                  0.259   b<1>4
                                                       testRig/Mmux_testB223
    SLICE_X9Y56.B5       net (fanout=7)        0.499   Mmux_testB22
    SLICE_X9Y56.B        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_15_OUT_Madd_Madd_cy[3]
                                                       b<3>3
    SLICE_X9Y54.A5       net (fanout=17)       0.533   b[3]
    SLICE_X9Y54.A        Tilo                  0.259   b<1>4
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11_1
    SLICE_X10Y53.A5      net (fanout=3)        0.649   alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11
    SLICE_X10Y53.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[1]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1_SW1
    SLICE_X8Y53.B5       net (fanout=1)        0.415   alu8test/arith/div8/a[7]_b[7]_div_0/N77
    SLICE_X8Y53.B        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y56.A5      net (fanout=10)       0.906   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y56.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_91_o12
    SLICE_X13Y57.B6      net (fanout=6)        0.360   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_91_o
    SLICE_X13Y57.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N240
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X14Y57.D6      net (fanout=13)       0.388   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.B6      net (fanout=7)        0.662   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW9
    SLICE_X20Y59.C5      net (fanout=3)        0.423   alu8test/arith/div8/a[7]_b[7]_div_0/N297
    SLICE_X20Y59.CMUX    Tilo                  0.430   testRig/pp1/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7_G
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7
    SLICE_X20Y59.A6      net (fanout=1)        0.751   N377
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.179ns (5.965ns logic, 13.214ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd4 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.170ns (Levels of Logic = 15)
  Clock Path Skew:      -0.058ns (0.656 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd4 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.BQ       Tcko                  0.430   testRig/M_state_q_FSM_FFd4
                                                       testRig/adderTest/M_state_q_FSM_FFd4
    SLICE_X4Y53.B3       net (fanout=8)        0.642   testRig/M_state_q_FSM_FFd4
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA231
    SLICE_X4Y53.D1       net (fanout=1)        0.598   testRig/Mmux_testA231
    SLICE_X4Y53.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA233_F
                                                       testRig/Mmux_testA233
    SLICE_X9Y51.A5       net (fanout=4)        0.787   Mmux_testA23
    SLICE_X9Y51.A        Tilo                  0.259   M_mode_selector_q
                                                       a<1>
    SLICE_X15Y62.B2      net (fanout=28)       2.942   a[1]
    SLICE_X15Y62.B       Tilo                  0.259   alu8test/M_fa01_sum
                                                       alu8test/arith/mul8/fa01/Mxor_sum_xo<0>1
    SLICE_X14Y62.B1      net (fanout=2)        0.736   alu8test/M_fa01_sum
    SLICE_X14Y62.B       Tilo                  0.235   alu8test/M_fa14_sum
                                                       alu8test/arith/mul8/fa11/Mxor_sum_xo<0>1
    SLICE_X14Y61.A2      net (fanout=3)        0.688   alu8test/M_fa11_sum
    SLICE_X14Y61.A       Tilo                  0.235   alu8test/x[24]
                                                       alu8test/arith/mul8/fa21/Mxor_sum_xo<0>1
    SLICE_X18Y60.C2      net (fanout=4)        0.980   alu8test/M_fa21_sum
    SLICE_X18Y60.C       Tilo                  0.235   alu8test/arith/mul8/x[26]
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X21Y54.A2      net (fanout=2)        1.665   alu8test/M_fa31_cout
    SLICE_X21Y54.A       Tilo                  0.259   alu8test/Mmux_alu153
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X22Y60.D4      net (fanout=2)        0.998   alu8test/M_fa32_sum
    SLICE_X22Y60.D       Tilo                  0.235   alu8test/N468
                                                       alu8test/Mmux_alu1716_SW2
    SLICE_X19Y53.A3      net (fanout=1)        1.177   alu8test/N468
    SLICE_X19Y53.A       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu1716
    SLICE_X19Y53.B6      net (fanout=3)        0.154   Mmux_alu1715
    SLICE_X19Y53.B       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu172_SW1
    SLICE_X19Y54.B2      net (fanout=1)        0.914   alu8test/N137
    SLICE_X19Y54.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_cy<4>11_SW5
    SLICE_X19Y54.C1      net (fanout=2)        0.710   alu8test/arith/div8/a[7]_b[7]_div_0/N304
    SLICE_X19Y54.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0_SW1
    SLICE_X21Y55.C6      net (fanout=2)        0.737   alu8test/arith/div8/a[7]_b[7]_div_0/N383
    SLICE_X21Y55.C       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X21Y55.D2      net (fanout=1)        0.917   N355
    SLICE_X21Y55.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       M_seg_values<7>1
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.170ns (4.525ns logic, 14.645ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  0.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd4 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.180ns (Levels of Logic = 19)
  Clock Path Skew:      -0.047ns (0.663 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd4 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   M_state_q_FSM_FFd4_0
                                                       testRig/booleTest/M_state_q_FSM_FFd4
    SLICE_X10Y52.A3      net (fanout=11)       0.814   M_state_q_FSM_FFd4_0
    SLICE_X10Y52.A       Tilo                  0.235   M_state_q_FSM_FFd4_0
                                                       b<7>2
    SLICE_X10Y54.B6      net (fanout=1)        0.358   b<7>2
    SLICE_X10Y54.B       Tilo                  0.235   b<4>3
                                                       b<7>3
    SLICE_X11Y57.A6      net (fanout=3)        1.355   b<7>3
    SLICE_X11Y57.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N435
                                                       b<7>5
    SLICE_X8Y53.D2       net (fanout=53)       1.288   b[7]
    SLICE_X8Y53.CMUX     Topdc                 0.456   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW0_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW0
    SLICE_X8Y53.A2       net (fanout=1)        0.741   alu8test/arith/div8/a[7]_b[7]_div_0/N160
    SLICE_X8Y53.A        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1_SW0
    SLICE_X13Y57.B5      net (fanout=5)        1.013   alu8test/arith/div8/a[7]_b[7]_div_0/N52
    SLICE_X13Y57.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N240
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X14Y57.D6      net (fanout=13)       0.388   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.B6      net (fanout=7)        0.662   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW9
    SLICE_X22Y59.D1      net (fanout=3)        0.555   alu8test/arith/div8/a[7]_b[7]_div_0/N297
    SLICE_X22Y59.CMUX    Topdc                 0.402   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW6_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW6
    SLICE_X20Y59.A3      net (fanout=1)        0.618   N376
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.180ns (5.548ns logic, 13.632ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.169ns (Levels of Logic = 15)
  Clock Path Skew:      -0.056ns (0.656 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.AQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X4Y53.B5       net (fanout=7)        0.676   testRig/M_state_q_FSM_FFd9
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA231
    SLICE_X4Y53.D1       net (fanout=1)        0.598   testRig/Mmux_testA231
    SLICE_X4Y53.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA233_F
                                                       testRig/Mmux_testA233
    SLICE_X9Y51.A5       net (fanout=4)        0.787   Mmux_testA23
    SLICE_X9Y51.A        Tilo                  0.259   M_mode_selector_q
                                                       a<1>
    SLICE_X15Y62.B2      net (fanout=28)       2.942   a[1]
    SLICE_X15Y62.B       Tilo                  0.259   alu8test/M_fa01_sum
                                                       alu8test/arith/mul8/fa01/Mxor_sum_xo<0>1
    SLICE_X14Y62.B1      net (fanout=2)        0.736   alu8test/M_fa01_sum
    SLICE_X14Y62.BMUX    Tilo                  0.298   alu8test/M_fa14_sum
                                                       alu8test/arith/mul8/fa11/cout1
    SLICE_X14Y60.D5      net (fanout=4)        0.664   alu8test/arith/mul8/M_fa11_cout
    SLICE_X14Y60.D       Tilo                  0.235   alu8test/arith/mul8/M_fa13_sum
                                                       alu8test/arith/mul8/fa13/Mxor_sum_xo<0>1
    SLICE_X14Y62.C3      net (fanout=5)        1.003   alu8test/arith/mul8/M_fa13_sum
    SLICE_X14Y62.C       Tilo                  0.235   alu8test/M_fa14_sum
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1
    SLICE_X21Y54.A6      net (fanout=2)        1.437   alu8test/M_fa23_sum
    SLICE_X21Y54.A       Tilo                  0.259   alu8test/Mmux_alu153
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X22Y60.D4      net (fanout=2)        0.998   alu8test/M_fa32_sum
    SLICE_X22Y60.D       Tilo                  0.235   alu8test/N468
                                                       alu8test/Mmux_alu1716_SW2
    SLICE_X19Y53.A3      net (fanout=1)        1.177   alu8test/N468
    SLICE_X19Y53.A       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu1716
    SLICE_X19Y53.B6      net (fanout=3)        0.154   Mmux_alu1715
    SLICE_X19Y53.B       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu172_SW1
    SLICE_X19Y54.B2      net (fanout=1)        0.914   alu8test/N137
    SLICE_X19Y54.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_cy<4>11_SW5
    SLICE_X19Y55.A5      net (fanout=2)        0.420   alu8test/arith/div8/a[7]_b[7]_div_0/N304
    SLICE_X19Y55.A       Tilo                  0.259   alu8test/a[7]_b[7]_XOR_119_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0_SW0
    SLICE_X20Y54.A1      net (fanout=2)        1.410   alu8test/arith/div8/a[7]_b[7]_div_0/N382
    SLICE_X20Y54.A       Tilo                  0.254   N359
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW1
    SLICE_X21Y55.D3      net (fanout=1)        0.575   N356
    SLICE_X21Y55.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       M_seg_values<7>1
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.169ns (4.678ns logic, 14.491ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd3 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.173ns (Levels of Logic = 19)
  Clock Path Skew:      -0.050ns (0.663 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd3 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_0
                                                       testRig/booleTest/M_state_q_FSM_FFd3
    SLICE_X10Y52.A4      net (fanout=10)       0.727   M_state_q_FSM_FFd3_0
    SLICE_X10Y52.A       Tilo                  0.235   M_state_q_FSM_FFd4_0
                                                       b<7>2
    SLICE_X10Y54.B6      net (fanout=1)        0.358   b<7>2
    SLICE_X10Y54.B       Tilo                  0.235   b<4>3
                                                       b<7>3
    SLICE_X11Y57.A6      net (fanout=3)        1.355   b<7>3
    SLICE_X11Y57.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N435
                                                       b<7>5
    SLICE_X8Y53.C1       net (fanout=53)       1.274   b[7]
    SLICE_X8Y53.CMUX     Tilo                  0.430   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW0_G
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW0
    SLICE_X8Y53.A2       net (fanout=1)        0.741   alu8test/arith/div8/a[7]_b[7]_div_0/N160
    SLICE_X8Y53.A        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1_SW0
    SLICE_X13Y57.B5      net (fanout=5)        1.013   alu8test/arith/div8/a[7]_b[7]_div_0/N52
    SLICE_X13Y57.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N240
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X14Y57.D6      net (fanout=13)       0.388   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.A6      net (fanout=7)        0.575   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW10
    SLICE_X20Y59.D4      net (fanout=3)        0.526   alu8test/arith/div8/a[7]_b[7]_div_0/N298
    SLICE_X20Y59.CMUX    Topdc                 0.456   testRig/pp1/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7
    SLICE_X20Y59.A6      net (fanout=1)        0.751   N377
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.173ns (5.625ns logic, 13.548ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd9 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.166ns (Levels of Logic = 15)
  Clock Path Skew:      -0.056ns (0.656 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd9 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.AQ       Tcko                  0.525   testRig/M_state_q_FSM_FFd9
                                                       testRig/adderTest/M_state_q_FSM_FFd9
    SLICE_X4Y53.B5       net (fanout=7)        0.676   testRig/M_state_q_FSM_FFd9
    SLICE_X4Y53.B        Tilo                  0.254   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA231
    SLICE_X4Y53.D1       net (fanout=1)        0.598   testRig/Mmux_testA231
    SLICE_X4Y53.CMUX     Topdc                 0.456   M_state_q_FSM_FFd3_3
                                                       testRig/Mmux_testA233_F
                                                       testRig/Mmux_testA233
    SLICE_X9Y51.A5       net (fanout=4)        0.787   Mmux_testA23
    SLICE_X9Y51.A        Tilo                  0.259   M_mode_selector_q
                                                       a<1>
    SLICE_X15Y62.B2      net (fanout=28)       2.942   a[1]
    SLICE_X15Y62.B       Tilo                  0.259   alu8test/M_fa01_sum
                                                       alu8test/arith/mul8/fa01/Mxor_sum_xo<0>1
    SLICE_X14Y62.B1      net (fanout=2)        0.736   alu8test/M_fa01_sum
    SLICE_X14Y62.B       Tilo                  0.235   alu8test/M_fa14_sum
                                                       alu8test/arith/mul8/fa11/Mxor_sum_xo<0>1
    SLICE_X18Y61.A2      net (fanout=3)        0.960   alu8test/M_fa11_sum
    SLICE_X18Y61.A       Tilo                  0.235   alu8test/arith/mul8/x[20]
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X18Y60.C4      net (fanout=5)        0.575   alu8test/arith/mul8/M_fa21_cout
    SLICE_X18Y60.C       Tilo                  0.235   alu8test/arith/mul8/x[26]
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X21Y54.A2      net (fanout=2)        1.665   alu8test/M_fa31_cout
    SLICE_X21Y54.A       Tilo                  0.259   alu8test/Mmux_alu153
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X22Y60.D4      net (fanout=2)        0.998   alu8test/M_fa32_sum
    SLICE_X22Y60.D       Tilo                  0.235   alu8test/N468
                                                       alu8test/Mmux_alu1716_SW2
    SLICE_X19Y53.A3      net (fanout=1)        1.177   alu8test/N468
    SLICE_X19Y53.A       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu1716
    SLICE_X19Y53.B6      net (fanout=3)        0.154   Mmux_alu1715
    SLICE_X19Y53.B       Tilo                  0.259   alu8test/N136
                                                       alu8test/Mmux_alu172_SW1
    SLICE_X19Y54.B2      net (fanout=1)        0.914   alu8test/N137
    SLICE_X19Y54.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_cy<4>11_SW5
    SLICE_X19Y54.C1      net (fanout=2)        0.710   alu8test/arith/div8/a[7]_b[7]_div_0/N304
    SLICE_X19Y54.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N257
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0_SW1
    SLICE_X21Y55.C6      net (fanout=2)        0.737   alu8test/arith/div8/a[7]_b[7]_div_0/N383
    SLICE_X21Y55.C       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X21Y55.D2      net (fanout=1)        0.917   N355
    SLICE_X21Y55.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       M_seg_values<7>1
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.166ns (4.620ns logic, 14.546ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd3 (FF)
  Destination:          testRig/pp1/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.171ns (Levels of Logic = 19)
  Clock Path Skew:      -0.050ns (0.663 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd3 to testRig/pp1/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   M_state_q_FSM_FFd3_0
                                                       testRig/booleTest/M_state_q_FSM_FFd3
    SLICE_X10Y52.A4      net (fanout=10)       0.727   M_state_q_FSM_FFd3_0
    SLICE_X10Y52.A       Tilo                  0.235   M_state_q_FSM_FFd4_0
                                                       b<7>2
    SLICE_X10Y54.B6      net (fanout=1)        0.358   b<7>2
    SLICE_X10Y54.B       Tilo                  0.235   b<4>3
                                                       b<7>3
    SLICE_X11Y57.A6      net (fanout=3)        1.355   b<7>3
    SLICE_X11Y57.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N435
                                                       b<7>5
    SLICE_X8Y53.D2       net (fanout=53)       1.288   b[7]
    SLICE_X8Y53.CMUX     Topdc                 0.456   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW0_F
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW0
    SLICE_X8Y53.A2       net (fanout=1)        0.741   alu8test/arith/div8/a[7]_b[7]_div_0/N160
    SLICE_X8Y53.A        Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1_SW0
    SLICE_X13Y57.B5      net (fanout=5)        1.013   alu8test/arith/div8/a[7]_b[7]_div_0/N52
    SLICE_X13Y57.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N240
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X14Y57.D6      net (fanout=13)       0.388   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X14Y57.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut<6>1
    SLICE_X17Y55.B4      net (fanout=3)        0.927   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
    SLICE_X17Y55.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW3
    SLICE_X17Y55.A5      net (fanout=1)        0.230   alu8test/arith/div8/a[7]_b[7]_div_0/N235
    SLICE_X17Y55.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N294
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o111
    SLICE_X14Y56.C6      net (fanout=11)       0.648   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_142_o
    SLICE_X14Y56.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_165_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o11
    SLICE_X16Y56.D4      net (fanout=17)       0.577   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[3]
    SLICE_X16Y56.D       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o131
    SLICE_X16Y55.CX      net (fanout=5)        0.658   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
    SLICE_X16Y55.COUT    Tcxcy                 0.117   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy<5>
    SLICE_X16Y56.CIN     net (fanout=1)        0.082   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_cy[5]
    SLICE_X16Y56.BMUX    Tcinb                 0.310   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_166_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_17_OUT_Madd_Madd_xor<7>
    SLICE_X21Y55.A6      net (fanout=11)       1.093   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_17_OUT[7]
    SLICE_X21Y55.A       Tilo                  0.259   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o16
    SLICE_X18Y55.B5      net (fanout=4)        0.661   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_183_o
    SLICE_X18Y55.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N87
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o1_SW2
    SLICE_X22Y56.C6      net (fanout=4)        0.964   alu8test/arith/div8/a[7]_b[7]_div_0/N172
    SLICE_X22Y56.C       Tilo                  0.235   BUS_0009_INV_130_o1
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21_1
    SLICE_X22Y59.B6      net (fanout=7)        0.662   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0008_INV_131_o21
    SLICE_X22Y59.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N297
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW9
    SLICE_X20Y59.C5      net (fanout=3)        0.423   alu8test/arith/div8/a[7]_b[7]_div_0/N297
    SLICE_X20Y59.CMUX    Tilo                  0.430   testRig/pp1/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7_G
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW7
    SLICE_X20Y59.A6      net (fanout=1)        0.751   N377
    SLICE_X20Y59.CLK     Tas                   0.339   testRig/pp1/M_pipe_q[0]
                                                       M_seg_values<1>1
                                                       testRig/pp1/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.171ns (5.625ns logic, 13.546ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp2_out/CLK
  Logical resource: testRig/pp0/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp2_out/CLK
  Logical resource: testRig/pp2/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp1_out/CLK
  Logical resource: testRig/pp1/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp4_out/CLK
  Logical resource: testRig/pp3/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp4_out/CLK
  Logical resource: testRig/pp6/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp4_out/CLK
  Logical resource: testRig/pp4/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp7_out/CLK
  Logical resource: testRig/pp5/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp7_out/CLK
  Logical resource: testRig/pp7/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testRig/M_counter_q_19/CLK
  Logical resource: testRig/adderTest/M_counter_q_18/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testRig/M_counter_q_19/CLK
  Logical resource: testRig/adderTest/M_counter_q_19/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testRig/M_counter_q_23/CLK
  Logical resource: testRig/adderTest/M_counter_q_20/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.426|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5184366701 paths, 0 nets, and 3477 connections

Design statistics:
   Minimum period:  19.426ns{1}   (Maximum frequency:  51.477MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 20 13:28:55 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



