<<<

[#AUIPC_CHERI,reftext="AUIPC ({cheri_base_ext_name})"]
==== AUIPC ({cheri_base_ext_name})

Synopsis::
{AUIPC_CHERI_DESC}

Mnemonic::
`auipc {cd}, imm`

ifdef::cheri_standalone_spec[]
{cheri_int_mode_name} Mnemonic::
`auipc rd, imm`
endif::[]

Encoding::
include::wavedrom/rv64_lui-auipc.adoc[]

include::base_isa_extension.adoc[]

Description::
Form a 32-bit offset from the 20-bit immediate filling the lowest 12 bits with zeros.
Increment the address of the AUIPC instruction's <<pcc>> by the 32-bit offset, then write the output capability to `{cd}`.
+
include::rep_range_check.adoc[]

// CHERIoT uses an 11-bit shift due to a different capability format

Operation::
+
sail::execute[clause="AUIPC_capmode(_, _)",part=body,unindent]
