;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 17-Nov-15 10:23:29 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x0F210000  	3873
0x0008	0x0CF10000  	3313
0x000C	0x0CF10000  	3313
0x0010	0x0CF10000  	3313
0x0014	0x0CF10000  	3313
0x0018	0x0CF10000  	3313
0x001C	0x0CF10000  	3313
0x0020	0x0CF10000  	3313
0x0024	0x0CF10000  	3313
0x0028	0x0CF10000  	3313
0x002C	0x0CF10000  	3313
0x0030	0x0CF10000  	3313
0x0034	0x0CF10000  	3313
0x0038	0x0CF10000  	3313
0x003C	0x0CF10000  	3313
0x0040	0x0CF10000  	3313
0x0044	0x0CF10000  	3313
0x0048	0x0CF10000  	3313
0x004C	0x0CF10000  	3313
0x0050	0x0CF10000  	3313
0x0054	0x0CF10000  	3313
0x0058	0x0CF10000  	3313
0x005C	0x0CF10000  	3313
0x0060	0x0CF10000  	3313
0x0064	0x0CF10000  	3313
0x0068	0x0CF10000  	3313
0x006C	0x0CF10000  	3313
0x0070	0x0CF10000  	3313
0x0074	0x0CF10000  	3313
0x0078	0x0CF10000  	3313
0x007C	0x0CF10000  	3313
0x0080	0x0CF10000  	3313
0x0084	0x0CF10000  	3313
0x0088	0x0DE10000  	3553
0x008C	0x0CF10000  	3313
0x0090	0x0CF10000  	3313
0x0094	0x0CF10000  	3313
0x0098	0x0CF10000  	3313
0x009C	0x0CF10000  	3313
0x00A0	0x0CF10000  	3313
0x00A4	0x0CF10000  	3313
0x00A8	0x0CF10000  	3313
0x00AC	0x0CF10000  	3313
0x00B0	0x0CF10000  	3313
0x00B4	0x0CF10000  	3313
0x00B8	0x0CF10000  	3313
0x00BC	0x0CF10000  	3313
0x00C0	0x0CF10000  	3313
0x00C4	0x0CF10000  	3313
0x00C8	0x0CF10000  	3313
0x00CC	0x0CF10000  	3313
0x00D0	0x0CF10000  	3313
0x00D4	0x0CF10000  	3313
0x00D8	0x0CF10000  	3313
0x00DC	0x0CF10000  	3313
0x00E0	0x0CF90000  	3321
0x00E4	0x0CF10000  	3313
0x00E8	0x0CF10000  	3313
0x00EC	0x0CF10000  	3313
0x00F0	0x0CF10000  	3313
0x00F4	0x0CF10000  	3313
0x00F8	0x0CF10000  	3313
0x00FC	0x0CF10000  	3313
0x0100	0x0CF10000  	3313
0x0104	0x0CF10000  	3313
0x0108	0x0CF10000  	3313
0x010C	0x0CF10000  	3313
0x0110	0x0CF10000  	3313
0x0114	0x0CF10000  	3313
0x0118	0x0CF10000  	3313
0x011C	0x0CF10000  	3313
0x0120	0x0CF10000  	3313
0x0124	0x0CF10000  	3313
0x0128	0x0CF10000  	3313
0x012C	0x0CF10000  	3313
; end of ____SysVT
_main:
;Ex_13.c, 75 :: 		void main()
0x0F20	0xF7FFFF86  BL	3632
0x0F24	0xF000F86E  BL	4100
0x0F28	0xF000F818  BL	3932
0x0F2C	0xF000F82A  BL	3972
;Ex_13.c, 77 :: 		setup();
0x0F30	0xF7FFFEAE  BL	_setup+0
;Ex_13.c, 79 :: 		while(1)
L_main18:
;Ex_13.c, 81 :: 		lcd_print(2, 2, regular_adc_data);
0x0F34	0x4807    LDR	R0, [PC, #28]
0x0F36	0x8800    LDRH	R0, [R0, #0]
0x0F38	0xB282    UXTH	R2, R0
0x0F3A	0x2102    MOVS	R1, #2
0x0F3C	0x2002    MOVS	R0, #2
0x0F3E	0xF7FFFE4B  BL	_lcd_print+0
;Ex_13.c, 82 :: 		lcd_print(12, 2, injected_adc_data);
0x0F42	0x4805    LDR	R0, [PC, #20]
0x0F44	0x8800    LDRH	R0, [R0, #0]
0x0F46	0xB282    UXTH	R2, R0
0x0F48	0x2102    MOVS	R1, #2
0x0F4A	0x200C    MOVS	R0, #12
0x0F4C	0xF7FFFE44  BL	_lcd_print+0
;Ex_13.c, 83 :: 		};
0x0F50	0xE7F0    B	L_main18
;Ex_13.c, 84 :: 		}
L_end_main:
L__main_end_loop:
0x0F52	0xE7FE    B	L__main_end_loop
0x0F54	0x000E2000  	regular_adc_data+0
0x0F58	0x00102000  	injected_adc_data+0
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x0CDC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x0CDE	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x0CE2	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0CE6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x0CEA	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x0CEC	0xB001    ADD	SP, SP, #4
0x0CEE	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x0C54	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x0C56	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x0C5A	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0C5E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0C62	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x0C64	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x0C68	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x0C6A	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x0C6C	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x0C6E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x0C72	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x0C76	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x0C78	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x0C7C	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x0C7E	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x0C80	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x0C84	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x0C88	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x0C8A	0xB001    ADD	SP, SP, #4
0x0C8C	0x4770    BX	LR
; end of ___FillZeros
_setup:
;Ex_13.c, 87 :: 		void setup()
0x0C90	0xB081    SUB	SP, SP, #4
0x0C92	0xF8CDE000  STR	LR, [SP, #0]
;Ex_13.c, 89 :: 		GPIO_init();
0x0C96	0xF7FFFCDB  BL	_GPIO_init+0
;Ex_13.c, 90 :: 		ADC_init();
0x0C9A	0xF7FFFD39  BL	_ADC_init+0
;Ex_13.c, 91 :: 		exeternal_interrupt_init();
0x0C9E	0xF7FFFF37  BL	_exeternal_interrupt_init+0
;Ex_13.c, 92 :: 		LCD_Init();
0x0CA2	0xF7FFFE0F  BL	_Lcd_Init+0
;Ex_13.c, 94 :: 		LCD_Cmd(_LCD_CLEAR);
0x0CA6	0x2001    MOVS	R0, #1
0x0CA8	0xF7FFFBFE  BL	_Lcd_Cmd+0
;Ex_13.c, 95 :: 		LCD_Cmd(_LCD_CURSOR_OFF);
0x0CAC	0x200C    MOVS	R0, #12
0x0CAE	0xF7FFFBFB  BL	_Lcd_Cmd+0
;Ex_13.c, 97 :: 		lcd_out(1, 1, "CH00 R");
0x0CB2	0x4808    LDR	R0, [PC, #32]
0x0CB4	0x4602    MOV	R2, R0
0x0CB6	0x2101    MOVS	R1, #1
0x0CB8	0x2001    MOVS	R0, #1
0x0CBA	0xF7FFFC5B  BL	_Lcd_Out+0
;Ex_13.c, 98 :: 		lcd_out(1, 11, "CH01 I");
0x0CBE	0x4806    LDR	R0, [PC, #24]
0x0CC0	0x4602    MOV	R2, R0
0x0CC2	0x210B    MOVS	R1, #11
0x0CC4	0x2001    MOVS	R0, #1
0x0CC6	0xF7FFFC55  BL	_Lcd_Out+0
;Ex_13.c, 99 :: 		}
L_end_setup:
0x0CCA	0xF8DDE000  LDR	LR, [SP, #0]
0x0CCE	0xB001    ADD	SP, SP, #4
0x0CD0	0x4770    BX	LR
0x0CD2	0xBF00    NOP
0x0CD4	0x00002000  	?lstr1_Ex_13+0
0x0CD8	0x00072000  	?lstr2_Ex_13+0
; end of _setup
_GPIO_init:
;Ex_13.c, 102 :: 		void GPIO_init()
;Ex_13.c, 104 :: 		enable_GPIOA(enable);
0x0650	0x2101    MOVS	R1, #1
0x0652	0x4827    LDR	R0, [PC, #156]
0x0654	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 105 :: 		enable_GPIOB(enable);
0x0656	0x4827    LDR	R0, [PC, #156]
0x0658	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 106 :: 		enable_GPIOC(enable);
0x065A	0x4827    LDR	R0, [PC, #156]
0x065C	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 108 :: 		setup_GPIOA(0, analog_input);
0x065E	0x4827    LDR	R0, [PC, #156]
0x0660	0x6801    LDR	R1, [R0, #0]
0x0662	0xF06F000F  MVN	R0, #15
0x0666	0x4001    ANDS	R1, R0
0x0668	0x4824    LDR	R0, [PC, #144]
0x066A	0x6001    STR	R1, [R0, #0]
0x066C	0x4823    LDR	R0, [PC, #140]
0x066E	0x6801    LDR	R1, [R0, #0]
0x0670	0x4822    LDR	R0, [PC, #136]
0x0672	0x6001    STR	R1, [R0, #0]
L_GPIO_init29:
;Ex_13.c, 109 :: 		setup_GPIOA(1, analog_input);
0x0674	0x4821    LDR	R0, [PC, #132]
0x0676	0x6800    LDR	R0, [R0, #0]
0x0678	0xF000010F  AND	R1, R0, #15
0x067C	0x481F    LDR	R0, [PC, #124]
0x067E	0x6001    STR	R1, [R0, #0]
0x0680	0x481E    LDR	R0, [PC, #120]
0x0682	0x6801    LDR	R1, [R0, #0]
0x0684	0x481D    LDR	R0, [PC, #116]
0x0686	0x6001    STR	R1, [R0, #0]
L_GPIO_init42:
;Ex_13.c, 110 :: 		setup_GPIOB(11, digital_input);
L_GPIO_init49:
0x0688	0x481D    LDR	R0, [PC, #116]
0x068A	0x6801    LDR	R1, [R0, #0]
0x068C	0xF64070FF  MOVW	R0, #4095
0x0690	0x4001    ANDS	R1, R0
0x0692	0x481B    LDR	R0, [PC, #108]
0x0694	0x6001    STR	R1, [R0, #0]
0x0696	0x481A    LDR	R0, [PC, #104]
0x0698	0x6800    LDR	R0, [R0, #0]
0x069A	0xF4404100  ORR	R1, R0, #32768
0x069E	0x4818    LDR	R0, [PC, #96]
0x06A0	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 111 :: 		enable_pull_up_GPIOB(11);
0x06A2	0x4818    LDR	R0, [PC, #96]
0x06A4	0x6800    LDR	R0, [R0, #0]
0x06A6	0xF4406100  ORR	R1, R0, #2048
0x06AA	0x4816    LDR	R0, [PC, #88]
0x06AC	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 112 :: 		setup_GPIOC(13, (GPIO_PP_output | output_mode_low_speed));
L_GPIO_init60:
0x06AE	0x4816    LDR	R0, [PC, #88]
0x06B0	0x6801    LDR	R1, [R0, #0]
0x06B2	0xF46F0070  MVN	R0, #15728640
0x06B6	0x4001    ANDS	R1, R0
0x06B8	0x4813    LDR	R0, [PC, #76]
0x06BA	0x6001    STR	R1, [R0, #0]
0x06BC	0x4812    LDR	R0, [PC, #72]
0x06BE	0x6800    LDR	R0, [R0, #0]
0x06C0	0xF4401100  ORR	R1, R0, #2097152
0x06C4	0x4810    LDR	R0, [PC, #64]
0x06C6	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 113 :: 		setup_GPIOC(15, digital_input);
L_GPIO_init71:
0x06C8	0x480F    LDR	R0, [PC, #60]
0x06CA	0x6801    LDR	R1, [R0, #0]
0x06CC	0xF06F4070  MVN	R0, #-268435456
0x06D0	0x4001    ANDS	R1, R0
0x06D2	0x480D    LDR	R0, [PC, #52]
0x06D4	0x6001    STR	R1, [R0, #0]
0x06D6	0x480C    LDR	R0, [PC, #48]
0x06D8	0x6800    LDR	R0, [R0, #0]
0x06DA	0xF0404100  ORR	R1, R0, #-2147483648
0x06DE	0x480A    LDR	R0, [PC, #40]
0x06E0	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 114 :: 		enable_pull_up_GPIOC(15);
0x06E2	0x480A    LDR	R0, [PC, #40]
0x06E4	0x6800    LDR	R0, [R0, #0]
0x06E6	0xF4404100  ORR	R1, R0, #32768
0x06EA	0x4808    LDR	R0, [PC, #32]
0x06EC	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 115 :: 		}
L_end_GPIO_init:
0x06EE	0x4770    BX	LR
0x06F0	0x03084242  	RCC_APB2ENRbits+0
0x06F4	0x030C4242  	RCC_APB2ENRbits+0
0x06F8	0x03104242  	RCC_APB2ENRbits+0
0x06FC	0x08004001  	GPIOA_CRL+0
0x0700	0x0C044001  	GPIOB_CRH+0
0x0704	0x0C0C4001  	GPIOB_ODR+0
0x0708	0x10044001  	GPIOC_CRH+0
0x070C	0x100C4001  	GPIOC_ODR+0
; end of _GPIO_init
_ADC_init:
;Ex_13.c, 118 :: 		void ADC_init()
0x0710	0xB081    SUB	SP, SP, #4
0x0712	0xF8CDE000  STR	LR, [SP, #0]
;Ex_13.c, 120 :: 		ADC1_Enable();
0x0716	0x2101    MOVS	R1, #1
0x0718	0x4858    LDR	R0, [PC, #352]
0x071A	0x6001    STR	R1, [R0, #0]
0x071C	0x4858    LDR	R0, [PC, #352]
0x071E	0x6001    STR	R1, [R0, #0]
0x0720	0x2200    MOVS	R2, #0
0x0722	0x4857    LDR	R0, [PC, #348]
0x0724	0x6002    STR	R2, [R0, #0]
;Ex_13.c, 121 :: 		clr_ADC1_settings();
0x0726	0x2100    MOVS	R1, #0
0x0728	0x4856    LDR	R0, [PC, #344]
0x072A	0x6001    STR	R1, [R0, #0]
0x072C	0x2100    MOVS	R1, #0
0x072E	0x4856    LDR	R0, [PC, #344]
0x0730	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 122 :: 		set_ADC_mode(independent_mode);
0x0732	0x4854    LDR	R0, [PC, #336]
0x0734	0x6801    LDR	R1, [R0, #0]
0x0736	0xF46F2070  MVN	R0, #983040
0x073A	0x4001    ANDS	R1, R0
0x073C	0x4851    LDR	R0, [PC, #324]
0x073E	0x6001    STR	R1, [R0, #0]
0x0740	0x4850    LDR	R0, [PC, #320]
0x0742	0x6801    LDR	R1, [R0, #0]
0x0744	0x484F    LDR	R0, [PC, #316]
0x0746	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 123 :: 		set_ADC1_data_alignment(right_alignment);
0x0748	0x4850    LDR	R0, [PC, #320]
0x074A	0x6002    STR	R2, [R0, #0]
;Ex_13.c, 124 :: 		set_ADC1_scan_conversion_mode(disable);
0x074C	0x4850    LDR	R0, [PC, #320]
0x074E	0x6002    STR	R2, [R0, #0]
;Ex_13.c, 125 :: 		set_ADC1_continuous_conversion_mode(disable);
0x0750	0x4850    LDR	R0, [PC, #320]
0x0752	0x6002    STR	R2, [R0, #0]
;Ex_13.c, 126 :: 		set_ADC1_sample_time(sample_time_239_5_cycles, 0);
0x0754	0x4850    LDR	R0, [PC, #320]
0x0756	0x6801    LDR	R1, [R0, #0]
0x0758	0xF06F0007  MVN	R0, #7
0x075C	0x4001    ANDS	R1, R0
0x075E	0x484E    LDR	R0, [PC, #312]
0x0760	0x6001    STR	R1, [R0, #0]
0x0762	0x484D    LDR	R0, [PC, #308]
0x0764	0x6800    LDR	R0, [R0, #0]
0x0766	0xF0400107  ORR	R1, R0, #7
0x076A	0x484B    LDR	R0, [PC, #300]
0x076C	0x6001    STR	R1, [R0, #0]
L_ADC_init94:
;Ex_13.c, 127 :: 		set_ADC1_sample_time(sample_time_239_5_cycles, 1);
0x076E	0x484A    LDR	R0, [PC, #296]
0x0770	0x6801    LDR	R1, [R0, #0]
0x0772	0xF06F0038  MVN	R0, #56
0x0776	0x4001    ANDS	R1, R0
0x0778	0x4847    LDR	R0, [PC, #284]
0x077A	0x6001    STR	R1, [R0, #0]
0x077C	0x4846    LDR	R0, [PC, #280]
0x077E	0x6800    LDR	R0, [R0, #0]
0x0780	0xF0400138  ORR	R1, R0, #56
0x0784	0x4844    LDR	R0, [PC, #272]
0x0786	0x6001    STR	R1, [R0, #0]
L_ADC_init101:
;Ex_13.c, 129 :: 		set_ADC1_injected_sequence(4, 1);
0x0788	0x4844    LDR	R0, [PC, #272]
0x078A	0x6801    LDR	R1, [R0, #0]
0x078C	0xF46F2078  MVN	R0, #1015808
0x0790	0x4001    ANDS	R1, R0
0x0792	0x4842    LDR	R0, [PC, #264]
0x0794	0x6001    STR	R1, [R0, #0]
0x0796	0x4841    LDR	R0, [PC, #260]
0x0798	0x6800    LDR	R0, [R0, #0]
0x079A	0xF4404100  ORR	R1, R0, #32768
0x079E	0x483F    LDR	R0, [PC, #252]
0x07A0	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 130 :: 		set_ADC1_injected_number_of_conversions(1);
0x07A2	0x483E    LDR	R0, [PC, #248]
0x07A4	0x6801    LDR	R1, [R0, #0]
0x07A6	0xF46F1040  MVN	R0, #3145728
0x07AA	0x4001    ANDS	R1, R0
0x07AC	0x483B    LDR	R0, [PC, #236]
0x07AE	0x6001    STR	R1, [R0, #0]
0x07B0	0x483A    LDR	R0, [PC, #232]
0x07B2	0x6801    LDR	R1, [R0, #0]
0x07B4	0x4839    LDR	R0, [PC, #228]
0x07B6	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 131 :: 		set_ADC1_external_trigger_injected_conversion_edge(EXTI_15_trigger);
0x07B8	0x2101    MOVS	R1, #1
0x07BA	0x4839    LDR	R0, [PC, #228]
0x07BC	0x6001    STR	R1, [R0, #0]
0x07BE	0x4832    LDR	R0, [PC, #200]
0x07C0	0x6801    LDR	R1, [R0, #0]
0x07C2	0xF46F40E0  MVN	R0, #28672
0x07C6	0x4001    ANDS	R1, R0
0x07C8	0x482F    LDR	R0, [PC, #188]
0x07CA	0x6001    STR	R1, [R0, #0]
0x07CC	0x482E    LDR	R0, [PC, #184]
0x07CE	0x6800    LDR	R0, [R0, #0]
0x07D0	0xF44041C0  ORR	R1, R0, #24576
0x07D4	0x482C    LDR	R0, [PC, #176]
0x07D6	0x6001    STR	R1, [R0, #0]
L_ADC_init114:
;Ex_13.c, 132 :: 		set_ADC1_injected_end_of_conversion_interrupt(enable);
0x07D8	0x2101    MOVS	R1, #1
0x07DA	0x4832    LDR	R0, [PC, #200]
0x07DC	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 134 :: 		set_ADC1_regular_sequence(1, 1);
0x07DE	0x4832    LDR	R0, [PC, #200]
0x07E0	0x6801    LDR	R1, [R0, #0]
0x07E2	0xF06F001F  MVN	R0, #31
0x07E6	0x4001    ANDS	R1, R0
0x07E8	0x482F    LDR	R0, [PC, #188]
0x07EA	0x6001    STR	R1, [R0, #0]
0x07EC	0x482E    LDR	R0, [PC, #184]
0x07EE	0x6800    LDR	R0, [R0, #0]
0x07F0	0xF0400101  ORR	R1, R0, #1
0x07F4	0x482C    LDR	R0, [PC, #176]
0x07F6	0x6001    STR	R1, [R0, #0]
L_ADC_init121:
;Ex_13.c, 135 :: 		set_ADC1_regular_number_of_conversions(1);
0x07F8	0x482C    LDR	R0, [PC, #176]
0x07FA	0x6801    LDR	R1, [R0, #0]
0x07FC	0xF46F0070  MVN	R0, #15728640
0x0800	0x4001    ANDS	R1, R0
0x0802	0x482A    LDR	R0, [PC, #168]
0x0804	0x6001    STR	R1, [R0, #0]
0x0806	0x4829    LDR	R0, [PC, #164]
0x0808	0x6801    LDR	R1, [R0, #0]
0x080A	0x4828    LDR	R0, [PC, #160]
0x080C	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 136 :: 		set_ADC1_external_trigger_regular_conversion_edge(EXTI_11_trigger);
0x080E	0x2101    MOVS	R1, #1
0x0810	0x4827    LDR	R0, [PC, #156]
0x0812	0x6001    STR	R1, [R0, #0]
0x0814	0x481C    LDR	R0, [PC, #112]
0x0816	0x6801    LDR	R1, [R0, #0]
0x0818	0xF46F2060  MVN	R0, #917504
0x081C	0x4001    ANDS	R1, R0
0x081E	0x481A    LDR	R0, [PC, #104]
0x0820	0x6001    STR	R1, [R0, #0]
0x0822	0x4819    LDR	R0, [PC, #100]
0x0824	0x6800    LDR	R0, [R0, #0]
0x0826	0xF4402140  ORR	R1, R0, #786432
0x082A	0x4817    LDR	R0, [PC, #92]
0x082C	0x6001    STR	R1, [R0, #0]
L_ADC_init133:
;Ex_13.c, 137 :: 		set_ADC1_regular_end_of_conversion_interrupt(enable);
0x082E	0x2101    MOVS	R1, #1
0x0830	0x4820    LDR	R0, [PC, #128]
0x0832	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 139 :: 		NVIC_IntEnable(IVT_INT_ADC1_2);
0x0834	0xF2400022  MOVW	R0, #34
0x0838	0xF7FFFDFA  BL	_NVIC_IntEnable+0
;Ex_13.c, 140 :: 		EnableInterrupts();
0x083C	0xF7FFFDB8  BL	_EnableInterrupts+0
;Ex_13.c, 141 :: 		ADC1_calibrate();
0x0840	0x2101    MOVS	R1, #1
0x0842	0x481D    LDR	R0, [PC, #116]
0x0844	0x6001    STR	R1, [R0, #0]
0x0846	0x481D    LDR	R0, [PC, #116]
0x0848	0x6001    STR	R1, [R0, #0]
L_ADC_init137:
0x084A	0x491C    LDR	R1, [PC, #112]
0x084C	0x6808    LDR	R0, [R1, #0]
0x084E	0xB100    CBZ	R0, L_ADC_init138
0x0850	0xE7FB    B	L_ADC_init137
L_ADC_init138:
;Ex_13.c, 142 :: 		start_ADC1();
0x0852	0x2101    MOVS	R1, #1
0x0854	0x481A    LDR	R0, [PC, #104]
0x0856	0x6001    STR	R1, [R0, #0]
0x0858	0xF2423727  MOVW	R7, #8999
0x085C	0xF2C00700  MOVT	R7, #0
L_ADC_init142:
0x0860	0x1E7F    SUBS	R7, R7, #1
0x0862	0xD1FD    BNE	L_ADC_init142
0x0864	0xBF00    NOP
0x0866	0xBF00    NOP
0x0868	0xBF00    NOP
0x086A	0xBF00    NOP
0x086C	0xBF00    NOP
0x086E	0x2101    MOVS	R1, #1
0x0870	0x4813    LDR	R0, [PC, #76]
0x0872	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 143 :: 		}
L_end_ADC_init:
0x0874	0xF8DDE000  LDR	LR, [SP, #0]
0x0878	0xB001    ADD	SP, SP, #4
0x087A	0x4770    BX	LR
0x087C	0x03244242  	RCC_APB2ENRbits+0
0x0880	0x01A44242  	RCC_APB2RSTRbits+0
0x0884	0x24044001  	ADC1_CR1+0
0x0888	0x24084001  	ADC1_CR2+0
0x088C	0x812C4224  	ADC1_CR2bits+0
0x0890	0x80A04224  	ADC1_CR1bits+0
0x0894	0x81044224  	ADC1_CR2bits+0
0x0898	0x24104001  	ADC1_SMPR2+0
0x089C	0x24384001  	ADC1_JSQR+0
0x08A0	0x813C4224  	ADC1_CR2bits+0
0x08A4	0x809C4224  	ADC1_CR1bits+0
0x08A8	0x24344001  	ADC1_SQR3+0
0x08AC	0x242C4001  	ADC1_SQR1+0
0x08B0	0x81504224  	ADC1_CR2bits+0
0x08B4	0x80944224  	ADC1_CR1bits+0
0x08B8	0x810C4224  	ADC1_CR2bits+0
0x08BC	0x81084224  	ADC1_CR2bits+0
0x08C0	0x81004224  	ADC1_CR2bits+0
; end of _ADC_init
_NVIC_IntEnable:
;__Lib_System_101_102_103.c, 155 :: 		
; ivt start address is: 0 (R0)
0x0430	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 167 :: 		
0x0432	0x2804    CMP	R0, #4
0x0434	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 172 :: 		
0x0436	0x4919    LDR	R1, [PC, #100]
0x0438	0x6809    LDR	R1, [R1, #0]
0x043A	0xF4413280  ORR	R2, R1, #65536
0x043E	0x4917    LDR	R1, [PC, #92]
0x0440	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 173 :: 		
0x0442	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_101_102_103.c, 174 :: 		
; ivt start address is: 0 (R0)
0x0444	0x2805    CMP	R0, #5
0x0446	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 179 :: 		
0x0448	0x4914    LDR	R1, [PC, #80]
0x044A	0x6809    LDR	R1, [R1, #0]
0x044C	0xF4413200  ORR	R2, R1, #131072
0x0450	0x4912    LDR	R1, [PC, #72]
0x0452	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 180 :: 		
0x0454	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_101_102_103.c, 181 :: 		
; ivt start address is: 0 (R0)
0x0456	0x2806    CMP	R0, #6
0x0458	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 186 :: 		
0x045A	0x4910    LDR	R1, [PC, #64]
0x045C	0x6809    LDR	R1, [R1, #0]
0x045E	0xF4412280  ORR	R2, R1, #262144
0x0462	0x490E    LDR	R1, [PC, #56]
0x0464	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 187 :: 		
0x0466	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_101_102_103.c, 188 :: 		
; ivt start address is: 0 (R0)
0x0468	0x280F    CMP	R0, #15
0x046A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 193 :: 		
0x046C	0x490C    LDR	R1, [PC, #48]
0x046E	0x6809    LDR	R1, [R1, #0]
0x0470	0xF0410202  ORR	R2, R1, #2
0x0474	0x490A    LDR	R1, [PC, #40]
0x0476	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 194 :: 		
0x0478	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_101_102_103.c, 195 :: 		
; ivt start address is: 0 (R0)
0x047A	0x2810    CMP	R0, #16
0x047C	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_101_102_103.c, 200 :: 		
0x047E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0482	0x0961    LSRS	R1, R4, #5
0x0484	0x008A    LSLS	R2, R1, #2
0x0486	0x4907    LDR	R1, [PC, #28]
0x0488	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 201 :: 		
0x048A	0xF004021F  AND	R2, R4, #31
0x048E	0xF04F0101  MOV	R1, #1
0x0492	0x4091    LSLS	R1, R2
0x0494	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 202 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_101_102_103.c, 203 :: 		
L_end_NVIC_IntEnable:
0x0496	0xB001    ADD	SP, SP, #4
0x0498	0x4770    BX	LR
0x049A	0xBF00    NOP
0x049C	0xED24E000  	NVIC_SHCSR+0
0x04A0	0xE010E000  	NVIC_SYSTICKCSR+0
0x04A4	0xE100E000  	NVIC_SETENA0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_101_102_103.c, 106 :: 		
0x03B0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 109 :: 		
0x03B2	0xF3EF8C10  MRS	R12, #16
0x03B6	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_101_102_103.c, 110 :: 		
0x03B8	0xB662    CPSIE	i
;__Lib_System_101_102_103.c, 112 :: 		
; result end address is: 0 (R0)
;__Lib_System_101_102_103.c, 113 :: 		
L_end_EnableInterrupts:
0x03BA	0xB001    ADD	SP, SP, #4
0x03BC	0x4770    BX	LR
; end of _EnableInterrupts
_exeternal_interrupt_init:
;Ex_13.c, 146 :: 		void exeternal_interrupt_init()
0x0B10	0xB081    SUB	SP, SP, #4
0x0B12	0xF8CDE000  STR	LR, [SP, #0]
;Ex_13.c, 148 :: 		AFIO_enable(enable);
0x0B16	0x2101    MOVS	R1, #1
0x0B18	0x4816    LDR	R0, [PC, #88]
0x0B1A	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 149 :: 		falling_edge_selector(11);
0x0B1C	0x4816    LDR	R0, [PC, #88]
0x0B1E	0x6800    LDR	R0, [R0, #0]
0x0B20	0xF4406100  ORR	R1, R0, #2048
0x0B24	0x4814    LDR	R0, [PC, #80]
0x0B26	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 150 :: 		falling_edge_selector(15);
0x0B28	0x4813    LDR	R0, [PC, #76]
0x0B2A	0x6800    LDR	R0, [R0, #0]
0x0B2C	0xF4404100  ORR	R1, R0, #32768
0x0B30	0x4811    LDR	R0, [PC, #68]
0x0B32	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 151 :: 		set_EXTI8_11(11, PB_pin);
0x0B34	0x4811    LDR	R0, [PC, #68]
0x0B36	0x6800    LDR	R0, [R0, #0]
0x0B38	0xF4405180  ORR	R1, R0, #4096
0x0B3C	0x480F    LDR	R0, [PC, #60]
0x0B3E	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 152 :: 		set_EXTI12_15(15, PC_pin);
0x0B40	0x480F    LDR	R0, [PC, #60]
0x0B42	0x6800    LDR	R0, [R0, #0]
0x0B44	0xF4405100  ORR	R1, R0, #8192
0x0B48	0x480D    LDR	R0, [PC, #52]
0x0B4A	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 153 :: 		interrupt_mask(11);
0x0B4C	0x480D    LDR	R0, [PC, #52]
0x0B4E	0x6800    LDR	R0, [R0, #0]
0x0B50	0xF4406100  ORR	R1, R0, #2048
0x0B54	0x480B    LDR	R0, [PC, #44]
0x0B56	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 154 :: 		interrupt_mask(15);
0x0B58	0x480A    LDR	R0, [PC, #40]
0x0B5A	0x6800    LDR	R0, [R0, #0]
0x0B5C	0xF4404100  ORR	R1, R0, #32768
0x0B60	0x4808    LDR	R0, [PC, #32]
0x0B62	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 155 :: 		NVIC_IntEnable(IVT_INT_EXTI15_10);
0x0B64	0xF2400038  MOVW	R0, #56
0x0B68	0xF7FFFC62  BL	_NVIC_IntEnable+0
;Ex_13.c, 156 :: 		}
L_end_exeternal_interrupt_init:
0x0B6C	0xF8DDE000  LDR	LR, [SP, #0]
0x0B70	0xB001    ADD	SP, SP, #4
0x0B72	0x4770    BX	LR
0x0B74	0x03004242  	RCC_APB2ENRbits+0
0x0B78	0x040C4001  	EXTI_FTSR+0
0x0B7C	0x00104001  	AFIO_EXTICR3+0
0x0B80	0x00144001  	AFIO_EXTICR4+0
0x0B84	0x04004001  	EXTI_IMR+0
; end of _exeternal_interrupt_init
_Lcd_Init:
;__Lib_Lcd.c, 77 :: 		
0x08C4	0xB086    SUB	SP, SP, #24
0x08C6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Lcd.c, 80 :: 		
0x08CA	0xF640400C  MOVW	R0, #lo_addr(LCD_EN+0)
;__Lib_Lcd.c, 81 :: 		
0x08CE	0xF2C40001  MOVT	R0, #hi_addr(LCD_EN+0)
;__Lib_Lcd.c, 82 :: 		
0x08D2	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 83 :: 		
0x08D6	0xEA4F0181  LSL	R1, R1, BitPos(LCD_EN+0)
;__Lib_Lcd.c, 85 :: 		
0x08DA	0x4A85    LDR	R2, [PC, #532]
0x08DC	0xB289    UXTH	R1, R1
0x08DE	0xF7FFFC6D  BL	_GPIO_Config+0
;__Lib_Lcd.c, 88 :: 		
0x08E2	0xF640400C  MOVW	R0, #lo_addr(LCD_RS+0)
;__Lib_Lcd.c, 89 :: 		
0x08E6	0xF2C40001  MOVT	R0, #hi_addr(LCD_RS+0)
;__Lib_Lcd.c, 90 :: 		
0x08EA	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 91 :: 		
0x08EE	0xEA4F0141  LSL	R1, R1, BitPos(LCD_RS+0)
;__Lib_Lcd.c, 93 :: 		
0x08F2	0x4A7F    LDR	R2, [PC, #508]
0x08F4	0xB289    UXTH	R1, R1
0x08F6	0xF7FFFC61  BL	_GPIO_Config+0
;__Lib_Lcd.c, 96 :: 		
0x08FA	0xF640400C  MOVW	R0, #lo_addr(LCD_D4+0)
;__Lib_Lcd.c, 97 :: 		
0x08FE	0xF2C40001  MOVT	R0, #hi_addr(LCD_D4+0)
;__Lib_Lcd.c, 98 :: 		
0x0902	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 99 :: 		
0x0906	0xEA4F3101  LSL	R1, R1, BitPos(LCD_D4+0)
;__Lib_Lcd.c, 101 :: 		
0x090A	0x4A79    LDR	R2, [PC, #484]
0x090C	0xB289    UXTH	R1, R1
0x090E	0xF7FFFC55  BL	_GPIO_Config+0
;__Lib_Lcd.c, 104 :: 		
0x0912	0xF640400C  MOVW	R0, #lo_addr(LCD_D5+0)
;__Lib_Lcd.c, 105 :: 		
0x0916	0xF2C40001  MOVT	R0, #hi_addr(LCD_D5+0)
;__Lib_Lcd.c, 106 :: 		
0x091A	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 107 :: 		
0x091E	0xEA4F3141  LSL	R1, R1, BitPos(LCD_D5+0)
;__Lib_Lcd.c, 109 :: 		
0x0922	0x4A73    LDR	R2, [PC, #460]
0x0924	0xB289    UXTH	R1, R1
0x0926	0xF7FFFC49  BL	_GPIO_Config+0
;__Lib_Lcd.c, 112 :: 		
0x092A	0xF640400C  MOVW	R0, #lo_addr(LCD_D6+0)
;__Lib_Lcd.c, 113 :: 		
0x092E	0xF2C40001  MOVT	R0, #hi_addr(LCD_D6+0)
;__Lib_Lcd.c, 114 :: 		
0x0932	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 115 :: 		
0x0936	0xEA4F3181  LSL	R1, R1, BitPos(LCD_D6+0)
;__Lib_Lcd.c, 117 :: 		
0x093A	0x4A6D    LDR	R2, [PC, #436]
0x093C	0xB289    UXTH	R1, R1
0x093E	0xF7FFFC3D  BL	_GPIO_Config+0
;__Lib_Lcd.c, 120 :: 		
0x0942	0xF640400C  MOVW	R0, #lo_addr(LCD_D7+0)
;__Lib_Lcd.c, 121 :: 		
0x0946	0xF2C40001  MOVT	R0, #hi_addr(LCD_D7+0)
;__Lib_Lcd.c, 122 :: 		
0x094A	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 123 :: 		
0x094E	0xEA4F31C1  LSL	R1, R1, BitPos(LCD_D7+0)
;__Lib_Lcd.c, 125 :: 		
0x0952	0x4A67    LDR	R2, [PC, #412]
0x0954	0xB289    UXTH	R1, R1
0x0956	0xF7FFFC31  BL	_GPIO_Config+0
;__Lib_Lcd.c, 127 :: 		
0x095A	0x2100    MOVS	R1, #0
0x095C	0xB249    SXTB	R1, R1
0x095E	0x4865    LDR	R0, [PC, #404]
0x0960	0x9005    STR	R0, [SP, #20]
0x0962	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 128 :: 		
0x0964	0x4864    LDR	R0, [PC, #400]
0x0966	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 129 :: 		
0x0968	0x4864    LDR	R0, [PC, #400]
0x096A	0x9004    STR	R0, [SP, #16]
0x096C	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 130 :: 		
0x096E	0x4864    LDR	R0, [PC, #400]
0x0970	0x9003    STR	R0, [SP, #12]
0x0972	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 131 :: 		
0x0974	0x4863    LDR	R0, [PC, #396]
0x0976	0x9002    STR	R0, [SP, #8]
0x0978	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 132 :: 		
0x097A	0x4863    LDR	R0, [PC, #396]
0x097C	0x9001    STR	R0, [SP, #4]
0x097E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 134 :: 		
0x0980	0xF7FFFD1E  BL	_Delay_5500us+0
;__Lib_Lcd.c, 135 :: 		
0x0984	0xF7FFFD1C  BL	_Delay_5500us+0
;__Lib_Lcd.c, 136 :: 		
0x0988	0xF7FFFD1A  BL	_Delay_5500us+0
;__Lib_Lcd.c, 139 :: 		
0x098C	0x2101    MOVS	R1, #1
0x098E	0xB249    SXTB	R1, R1
0x0990	0x485C    LDR	R0, [PC, #368]
0x0992	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 140 :: 		
0x0994	0x9801    LDR	R0, [SP, #4]
0x0996	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 141 :: 		
0x0998	0x9805    LDR	R0, [SP, #20]
0x099A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 142 :: 		
0x099C	0xF7FFFD3C  BL	_Delay_1us+0
;__Lib_Lcd.c, 143 :: 		
0x09A0	0x2100    MOVS	R1, #0
0x09A2	0xB249    SXTB	R1, R1
0x09A4	0x4853    LDR	R0, [PC, #332]
0x09A6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 144 :: 		
0x09A8	0xF7FFFD0A  BL	_Delay_5500us+0
;__Lib_Lcd.c, 146 :: 		
0x09AC	0x2101    MOVS	R1, #1
0x09AE	0xB249    SXTB	R1, R1
0x09B0	0x4850    LDR	R0, [PC, #320]
0x09B2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 147 :: 		
0x09B4	0xF7FFFD30  BL	_Delay_1us+0
;__Lib_Lcd.c, 148 :: 		
0x09B8	0x2100    MOVS	R1, #0
0x09BA	0xB249    SXTB	R1, R1
0x09BC	0x484D    LDR	R0, [PC, #308]
0x09BE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 149 :: 		
0x09C0	0xF7FFFCFE  BL	_Delay_5500us+0
;__Lib_Lcd.c, 151 :: 		
0x09C4	0x2101    MOVS	R1, #1
0x09C6	0xB249    SXTB	R1, R1
0x09C8	0x484A    LDR	R0, [PC, #296]
0x09CA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 152 :: 		
0x09CC	0xF7FFFD24  BL	_Delay_1us+0
;__Lib_Lcd.c, 153 :: 		
0x09D0	0x2100    MOVS	R1, #0
0x09D2	0xB249    SXTB	R1, R1
0x09D4	0x4847    LDR	R0, [PC, #284]
0x09D6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 154 :: 		
0x09D8	0xF7FFFCF2  BL	_Delay_5500us+0
;__Lib_Lcd.c, 157 :: 		
0x09DC	0x2100    MOVS	R1, #0
0x09DE	0xB249    SXTB	R1, R1
0x09E0	0x4849    LDR	R0, [PC, #292]
0x09E2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 158 :: 		
0x09E4	0x2101    MOVS	R1, #1
0x09E6	0xB249    SXTB	R1, R1
0x09E8	0x9805    LDR	R0, [SP, #20]
0x09EA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 159 :: 		
0x09EC	0xF7FFFD14  BL	_Delay_1us+0
;__Lib_Lcd.c, 160 :: 		
0x09F0	0x2100    MOVS	R1, #0
0x09F2	0xB249    SXTB	R1, R1
0x09F4	0x483F    LDR	R0, [PC, #252]
0x09F6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 161 :: 		
0x09F8	0xF7FFFCE2  BL	_Delay_5500us+0
;__Lib_Lcd.c, 164 :: 		
0x09FC	0x2101    MOVS	R1, #1
0x09FE	0xB249    SXTB	R1, R1
0x0A00	0x483C    LDR	R0, [PC, #240]
0x0A02	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 165 :: 		
0x0A04	0xF7FFFD08  BL	_Delay_1us+0
;__Lib_Lcd.c, 166 :: 		
0x0A08	0x2100    MOVS	R1, #0
0x0A0A	0xB249    SXTB	R1, R1
0x0A0C	0x4839    LDR	R0, [PC, #228]
0x0A0E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 168 :: 		
0x0A10	0x9802    LDR	R0, [SP, #8]
0x0A12	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 169 :: 		
0x0A14	0x2101    MOVS	R1, #1
0x0A16	0xB249    SXTB	R1, R1
0x0A18	0x9804    LDR	R0, [SP, #16]
0x0A1A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 170 :: 		
0x0A1C	0x9805    LDR	R0, [SP, #20]
0x0A1E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 171 :: 		
0x0A20	0xF7FFFCFA  BL	_Delay_1us+0
;__Lib_Lcd.c, 172 :: 		
0x0A24	0x2100    MOVS	R1, #0
0x0A26	0xB249    SXTB	R1, R1
0x0A28	0x4832    LDR	R0, [PC, #200]
0x0A2A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 173 :: 		
0x0A2C	0xF7FFFCC8  BL	_Delay_5500us+0
;__Lib_Lcd.c, 176 :: 		
0x0A30	0x2100    MOVS	R1, #0
0x0A32	0xB249    SXTB	R1, R1
0x0A34	0x4831    LDR	R0, [PC, #196]
0x0A36	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 177 :: 		
0x0A38	0x2101    MOVS	R1, #1
0x0A3A	0xB249    SXTB	R1, R1
0x0A3C	0x9801    LDR	R0, [SP, #4]
0x0A3E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 178 :: 		
0x0A40	0x9805    LDR	R0, [SP, #20]
0x0A42	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 179 :: 		
0x0A44	0xF7FFFCE8  BL	_Delay_1us+0
;__Lib_Lcd.c, 180 :: 		
0x0A48	0x2100    MOVS	R1, #0
0x0A4A	0xB249    SXTB	R1, R1
0x0A4C	0x4829    LDR	R0, [PC, #164]
0x0A4E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 182 :: 		
0x0A50	0x9801    LDR	R0, [SP, #4]
0x0A52	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 183 :: 		
0x0A54	0x2101    MOVS	R1, #1
0x0A56	0xB249    SXTB	R1, R1
0x0A58	0x9805    LDR	R0, [SP, #20]
0x0A5A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 184 :: 		
0x0A5C	0xF7FFFCDC  BL	_Delay_1us+0
;__Lib_Lcd.c, 185 :: 		
0x0A60	0x2100    MOVS	R1, #0
0x0A62	0xB249    SXTB	R1, R1
0x0A64	0x4823    LDR	R0, [PC, #140]
0x0A66	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 186 :: 		
0x0A68	0xF7FFFCAA  BL	_Delay_5500us+0
;__Lib_Lcd.c, 189 :: 		
0x0A6C	0x2101    MOVS	R1, #1
0x0A6E	0xB249    SXTB	R1, R1
0x0A70	0x4820    LDR	R0, [PC, #128]
0x0A72	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 190 :: 		
0x0A74	0xF7FFFCD0  BL	_Delay_1us+0
;__Lib_Lcd.c, 191 :: 		
0x0A78	0x2100    MOVS	R1, #0
0x0A7A	0xB249    SXTB	R1, R1
0x0A7C	0x481D    LDR	R0, [PC, #116]
0x0A7E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 193 :: 		
0x0A80	0x2101    MOVS	R1, #1
0x0A82	0xB249    SXTB	R1, R1
0x0A84	0x9801    LDR	R0, [SP, #4]
0x0A86	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 194 :: 		
0x0A88	0x9805    LDR	R0, [SP, #20]
0x0A8A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 195 :: 		
0x0A8C	0xF7FFFCC4  BL	_Delay_1us+0
;__Lib_Lcd.c, 196 :: 		
0x0A90	0x2100    MOVS	R1, #0
0x0A92	0xB249    SXTB	R1, R1
0x0A94	0x4817    LDR	R0, [PC, #92]
0x0A96	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 197 :: 		
0x0A98	0xF7FFFC92  BL	_Delay_5500us+0
;__Lib_Lcd.c, 200 :: 		
0x0A9C	0x2100    MOVS	R1, #0
0x0A9E	0xB249    SXTB	R1, R1
0x0AA0	0x4819    LDR	R0, [PC, #100]
0x0AA2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 201 :: 		
0x0AA4	0x2101    MOVS	R1, #1
0x0AA6	0xB249    SXTB	R1, R1
0x0AA8	0x9805    LDR	R0, [SP, #20]
0x0AAA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 202 :: 		
0x0AAC	0xF7FFFCB4  BL	_Delay_1us+0
;__Lib_Lcd.c, 203 :: 		
0x0AB0	0x2100    MOVS	R1, #0
0x0AB2	0xB249    SXTB	R1, R1
0x0AB4	0x480F    LDR	R0, [PC, #60]
0x0AB6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 205 :: 		
0x0AB8	0x2101    MOVS	R1, #1
0x0ABA	0xB249    SXTB	R1, R1
0x0ABC	0x9804    LDR	R0, [SP, #16]
0x0ABE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 206 :: 		
0x0AC0	0x9803    LDR	R0, [SP, #12]
0x0AC2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 207 :: 		
0x0AC4	0x9802    LDR	R0, [SP, #8]
0x0AC6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 208 :: 		
0x0AC8	0x9801    LDR	R0, [SP, #4]
0x0ACA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 209 :: 		
0x0ACC	0x9805    LDR	R0, [SP, #20]
0x0ACE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 210 :: 		
0x0AD0	0xF7FFFCA2  BL	_Delay_1us+0
;__Lib_Lcd.c, 211 :: 		
0x0AD4	0x2100    MOVS	R1, #0
0x0AD6	0xB249    SXTB	R1, R1
0x0AD8	0x4806    LDR	R0, [PC, #24]
0x0ADA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 213 :: 		
0x0ADC	0xF7FFFC70  BL	_Delay_5500us+0
;__Lib_Lcd.c, 215 :: 		
0x0AE0	0x2101    MOVS	R1, #1
0x0AE2	0xB249    SXTB	R1, R1
0x0AE4	0x4809    LDR	R0, [PC, #36]
0x0AE6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 216 :: 		
L_end_Lcd_Init:
0x0AE8	0xF8DDE000  LDR	LR, [SP, #0]
0x0AEC	0xB006    ADD	SP, SP, #24
0x0AEE	0x4770    BX	LR
0x0AF0	0x00140008  	#524308
0x0AF4	0x81884221  	LCD_EN+0
0x0AF8	0x81844221  	LCD_RS+0
0x0AFC	0x81BC4221  	LCD_D7+0
0x0B00	0x81B84221  	LCD_D6+0
0x0B04	0x81B44221  	LCD_D5+0
0x0B08	0x81B04221  	LCD_D4+0
0x0B0C	0x02402200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Init
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01BC	0xB081    SUB	SP, SP, #4
0x01BE	0xF8CDE000  STR	LR, [SP, #0]
0x01C2	0xB28C    UXTH	R4, R1
0x01C4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01C6	0x4B77    LDR	R3, [PC, #476]
0x01C8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01CC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01CE	0x4618    MOV	R0, R3
0x01D0	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01D4	0xF1B40FFF  CMP	R4, #255
0x01D8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01DA	0x4B73    LDR	R3, [PC, #460]
0x01DC	0x429D    CMP	R5, R3
0x01DE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x01E0	0xF04F3333  MOV	R3, #858993459
0x01E4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x01E6	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x01E8	0x2D42    CMP	R5, #66
0x01EA	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x01EC	0xF04F3344  MOV	R3, #1145324612
0x01F0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x01F2	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x01F4	0xF64F73FF  MOVW	R3, #65535
0x01F8	0x429C    CMP	R4, R3
0x01FA	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x01FC	0x4B6A    LDR	R3, [PC, #424]
0x01FE	0x429D    CMP	R5, R3
0x0200	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0202	0xF04F3333  MOV	R3, #858993459
0x0206	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0208	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x020A	0xF04F3333  MOV	R3, #858993459
0x020E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0210	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0212	0x2D42    CMP	R5, #66
0x0214	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0216	0xF04F3344  MOV	R3, #1145324612
0x021A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x021C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x021E	0xF04F3344  MOV	R3, #1145324612
0x0222	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0224	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0226	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0228	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x022A	0xF0050301  AND	R3, R5, #1
0x022E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0230	0x2100    MOVS	R1, #0
0x0232	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0234	0xF0050302  AND	R3, R5, #2
0x0238	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x023A	0xF40573C0  AND	R3, R5, #384
0x023E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0240	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0242	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0244	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0246	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0248	0xF0050304  AND	R3, R5, #4
0x024C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x024E	0xF0050320  AND	R3, R5, #32
0x0252	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0254	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0256	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0258	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x025A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x025C	0xF0050308  AND	R3, R5, #8
0x0260	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0262	0xF0050320  AND	R3, R5, #32
0x0266	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0268	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x026A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x026C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x026E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0270	0x4B4E    LDR	R3, [PC, #312]
0x0272	0xEA050303  AND	R3, R5, R3, LSL #0
0x0276	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0278	0x2003    MOVS	R0, #3
0x027A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x027C	0xF4057300  AND	R3, R5, #512
0x0280	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0282	0x2002    MOVS	R0, #2
0x0284	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0286	0xF4056380  AND	R3, R5, #1024
0x028A	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x028C	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x028E	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0290	0xF005030C  AND	R3, R5, #12
0x0294	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0296	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0298	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x029A	0xF00403FF  AND	R3, R4, #255
0x029E	0xB29B    UXTH	R3, R3
0x02A0	0x2B00    CMP	R3, #0
0x02A2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02A4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02A6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02A8	0xFA1FF884  UXTH	R8, R4
0x02AC	0x4632    MOV	R2, R6
0x02AE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02B0	0x2808    CMP	R0, #8
0x02B2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02B4	0xF04F0301  MOV	R3, #1
0x02B8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02BC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02C0	0x42A3    CMP	R3, R4
0x02C2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02C4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02C6	0xF04F030F  MOV	R3, #15
0x02CA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02CC	0x43DB    MVN	R3, R3
0x02CE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02D2	0xFA01F305  LSL	R3, R1, R5
0x02D6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02DA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02DC	0xF4067381  AND	R3, R6, #258
0x02E0	0xF5B37F81  CMP	R3, #258
0x02E4	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x02E6	0xF2020414  ADDW	R4, R2, #20
0x02EA	0xF04F0301  MOV	R3, #1
0x02EE	0x4083    LSLS	R3, R0
0x02F0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x02F2	0xF0060382  AND	R3, R6, #130
0x02F6	0x2B82    CMP	R3, #130
0x02F8	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x02FA	0xF2020410  ADDW	R4, R2, #16
0x02FE	0xF04F0301  MOV	R3, #1
0x0302	0x4083    LSLS	R3, R0
0x0304	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0306	0x462F    MOV	R7, R5
0x0308	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x030A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x030C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x030E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0310	0xFA1FF088  UXTH	R0, R8
0x0314	0x460F    MOV	R7, R1
0x0316	0x4631    MOV	R1, R6
0x0318	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x031A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x031C	0x460F    MOV	R7, R1
0x031E	0x4629    MOV	R1, R5
0x0320	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0322	0xF1B00FFF  CMP	R0, #255
0x0326	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0328	0x1D33    ADDS	R3, R6, #4
0x032A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x032E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0330	0x2A08    CMP	R2, #8
0x0332	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0334	0xF2020408  ADDW	R4, R2, #8
0x0338	0xF04F0301  MOV	R3, #1
0x033C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0340	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0344	0x42A3    CMP	R3, R4
0x0346	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0348	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x034A	0xF04F030F  MOV	R3, #15
0x034E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0350	0x43DB    MVN	R3, R3
0x0352	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0356	0xFA07F305  LSL	R3, R7, R5
0x035A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x035E	0xF4017381  AND	R3, R1, #258
0x0362	0xF5B37F81  CMP	R3, #258
0x0366	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0368	0xF2060514  ADDW	R5, R6, #20
0x036C	0xF2020408  ADDW	R4, R2, #8
0x0370	0xF04F0301  MOV	R3, #1
0x0374	0x40A3    LSLS	R3, R4
0x0376	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0378	0xF0010382  AND	R3, R1, #130
0x037C	0x2B82    CMP	R3, #130
0x037E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0380	0xF2060510  ADDW	R5, R6, #16
0x0384	0xF2020408  ADDW	R4, R2, #8
0x0388	0xF04F0301  MOV	R3, #1
0x038C	0x40A3    LSLS	R3, R4
0x038E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0390	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0392	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0394	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0396	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0398	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x039C	0xF8DDE000  LDR	LR, [SP, #0]
0x03A0	0xB001    ADD	SP, SP, #4
0x03A2	0x4770    BX	LR
0x03A4	0xFC00FFFF  	#-1024
0x03A8	0x00140008  	#524308
0x03AC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0132	0x4919    LDR	R1, [PC, #100]
0x0134	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0138	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x013A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x013C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x013E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0140	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0142	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0144	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0146	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0148	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x014A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x014C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x014E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0150	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0152	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0154	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0156	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x015A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x015C	0x490F    LDR	R1, [PC, #60]
0x015E	0x4288    CMP	R0, R1
0x0160	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0162	0x490F    LDR	R1, [PC, #60]
0x0164	0x4288    CMP	R0, R1
0x0166	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0168	0x490E    LDR	R1, [PC, #56]
0x016A	0x4288    CMP	R0, R1
0x016C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x016E	0x490E    LDR	R1, [PC, #56]
0x0170	0x4288    CMP	R0, R1
0x0172	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0174	0x490D    LDR	R1, [PC, #52]
0x0176	0x4288    CMP	R0, R1
0x0178	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017A	0x490D    LDR	R1, [PC, #52]
0x017C	0x4288    CMP	R0, R1
0x017E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0180	0x490C    LDR	R1, [PC, #48]
0x0182	0x4288    CMP	R0, R1
0x0184	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0186	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0188	0x490B    LDR	R1, [PC, #44]
0x018A	0x6809    LDR	R1, [R1, #0]
0x018C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0190	0x4909    LDR	R1, [PC, #36]
0x0192	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0194	0xB001    ADD	SP, SP, #4
0x0196	0x4770    BX	LR
0x0198	0xFC00FFFF  	#-1024
0x019C	0x08004001  	#1073809408
0x01A0	0x0C004001  	#1073810432
0x01A4	0x10004001  	#1073811456
0x01A8	0x14004001  	#1073812480
0x01AC	0x18004001  	#1073813504
0x01B0	0x1C004001  	#1073814528
0x01B4	0x20004001  	#1073815552
0x01B8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_Delay_5500us:
;__Lib_Delays.c, 37 :: 		void Delay_5500us() {
;__Lib_Delays.c, 38 :: 		Delay_us(5500);
0x03C0	0xF24C175B  MOVW	R7, #49499
0x03C4	0xF2C00700  MOVT	R7, #0
L_Delay_5500us12:
0x03C8	0x1E7F    SUBS	R7, R7, #1
0x03CA	0xD1FD    BNE	L_Delay_5500us12
0x03CC	0xBF00    NOP
0x03CE	0xBF00    NOP
0x03D0	0xBF00    NOP
0x03D2	0xBF00    NOP
0x03D4	0xBF00    NOP
;__Lib_Delays.c, 39 :: 		}
L_end_Delay_5500us:
0x03D6	0x4770    BX	LR
; end of _Delay_5500us
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0418	0xF2400708  MOVW	R7, #8
0x041C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0420	0x1E7F    SUBS	R7, R7, #1
0x0422	0xD1FD    BNE	L_Delay_1us0
0x0424	0xBF00    NOP
0x0426	0xBF00    NOP
0x0428	0xBF00    NOP
0x042A	0xBF00    NOP
0x042C	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x042E	0x4770    BX	LR
; end of _Delay_1us
_Lcd_Cmd:
;__Lib_Lcd.c, 11 :: 		
; out_char start address is: 0 (R0)
0x04A8	0xB088    SUB	SP, SP, #32
0x04AA	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 13 :: 		
0x04AE	0xF3C012C0  UBFX	R2, R0, #7, #1
0x04B2	0x4929    LDR	R1, [PC, #164]
0x04B4	0x9107    STR	R1, [SP, #28]
0x04B6	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 14 :: 		
0x04B8	0xF3C01280  UBFX	R2, R0, #6, #1
0x04BC	0x4927    LDR	R1, [PC, #156]
0x04BE	0x9106    STR	R1, [SP, #24]
0x04C0	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 15 :: 		
0x04C2	0xF3C01240  UBFX	R2, R0, #5, #1
0x04C6	0x4926    LDR	R1, [PC, #152]
0x04C8	0x9105    STR	R1, [SP, #20]
0x04CA	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 16 :: 		
0x04CC	0xF3C01200  UBFX	R2, R0, #4, #1
0x04D0	0x4924    LDR	R1, [PC, #144]
0x04D2	0x9104    STR	R1, [SP, #16]
0x04D4	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 18 :: 		
0x04D6	0x4A24    LDR	R2, [PC, #144]
0x04D8	0x9203    STR	R2, [SP, #12]
0x04DA	0x6811    LDR	R1, [R2, #0]
0x04DC	0xF0810201  EOR	R2, R1, #1
0x04E0	0x4922    LDR	R1, [PC, #136]
0x04E2	0x9102    STR	R1, [SP, #8]
0x04E4	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 21 :: 		
0x04E6	0x2201    MOVS	R2, #1
0x04E8	0xB252    SXTB	R2, R2
0x04EA	0x4921    LDR	R1, [PC, #132]
0x04EC	0x9101    STR	R1, [SP, #4]
0x04EE	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 22 :: 		
0x04F0	0xF7FFFF92  BL	_Delay_1us+0
;__Lib_Lcd.c, 23 :: 		
0x04F4	0x2200    MOVS	R2, #0
0x04F6	0xB252    SXTB	R2, R2
0x04F8	0x491D    LDR	R1, [PC, #116]
0x04FA	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 26 :: 		
0x04FC	0xF3C002C0  UBFX	R2, R0, #3, #1
0x0500	0x9907    LDR	R1, [SP, #28]
0x0502	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 27 :: 		
0x0504	0xF3C00280  UBFX	R2, R0, #2, #1
0x0508	0x9906    LDR	R1, [SP, #24]
0x050A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 28 :: 		
0x050C	0xF3C00240  UBFX	R2, R0, #1, #1
0x0510	0x9905    LDR	R1, [SP, #20]
0x0512	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 29 :: 		
0x0514	0xF3C00200  UBFX	R2, R0, #0, #1
; out_char end address is: 0 (R0)
0x0518	0x9904    LDR	R1, [SP, #16]
0x051A	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 31 :: 		
0x051C	0x9903    LDR	R1, [SP, #12]
0x051E	0x460A    MOV	R2, R1
0x0520	0x6811    LDR	R1, [R2, #0]
0x0522	0xF0810201  EOR	R2, R1, #1
0x0526	0x9902    LDR	R1, [SP, #8]
0x0528	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 33 :: 		
0x052A	0x2201    MOVS	R2, #1
0x052C	0xB252    SXTB	R2, R2
0x052E	0x9901    LDR	R1, [SP, #4]
0x0530	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 34 :: 		
0x0532	0xF7FFFF71  BL	_Delay_1us+0
;__Lib_Lcd.c, 35 :: 		
0x0536	0x2200    MOVS	R2, #0
0x0538	0xB252    SXTB	R2, R2
0x053A	0x490D    LDR	R1, [PC, #52]
0x053C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 37 :: 		
0x053E	0x9903    LDR	R1, [SP, #12]
0x0540	0x460A    MOV	R2, R1
0x0542	0x6811    LDR	R1, [R2, #0]
0x0544	0xB111    CBZ	R1, L_Lcd_Cmd0
;__Lib_Lcd.c, 38 :: 		
0x0546	0xF7FFFF3B  BL	_Delay_5500us+0
0x054A	0xE001    B	L_Lcd_Cmd1
L_Lcd_Cmd0:
;__Lib_Lcd.c, 40 :: 		
0x054C	0xF7FFFF58  BL	_Delay_50us+0
L_Lcd_Cmd1:
;__Lib_Lcd.c, 41 :: 		
L_end_Lcd_Cmd:
0x0550	0xF8DDE000  LDR	LR, [SP, #0]
0x0554	0xB008    ADD	SP, SP, #32
0x0556	0x4770    BX	LR
0x0558	0x81BC4221  	LCD_D7+0
0x055C	0x81B84221  	LCD_D6+0
0x0560	0x81B44221  	LCD_D5+0
0x0564	0x81B04221  	LCD_D4+0
0x0568	0x02402200  	__Lib_Lcd_cmd_status+0
0x056C	0x81844221  	LCD_RS+0
0x0570	0x81884221  	LCD_EN+0
; end of _Lcd_Cmd
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x0400	0xF24017C1  MOVW	R7, #449
0x0404	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x0408	0x1E7F    SUBS	R7, R7, #1
0x040A	0xD1FD    BNE	L_Delay_50us6
0x040C	0xBF00    NOP
0x040E	0xBF00    NOP
0x0410	0xBF00    NOP
0x0412	0xBF00    NOP
0x0414	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x0416	0x4770    BX	LR
; end of _Delay_50us
_Lcd_Out:
;__Lib_Lcd.c, 218 :: 		
; text start address is: 8 (R2)
; column start address is: 4 (R1)
; row start address is: 0 (R0)
0x0574	0xB081    SUB	SP, SP, #4
0x0576	0xF8CDE000  STR	LR, [SP, #0]
0x057A	0x4615    MOV	R5, R2
; text end address is: 8 (R2)
; column end address is: 4 (R1)
; row end address is: 0 (R0)
; row start address is: 0 (R0)
; column start address is: 4 (R1)
; text start address is: 20 (R5)
;__Lib_Lcd.c, 221 :: 		
0x057C	0xE009    B	L_Lcd_Out11
; row end address is: 0 (R0)
;__Lib_Lcd.c, 222 :: 		
L_Lcd_Out13:
; row start address is: 0 (R0)
0x057E	0x2080    MOVS	R0, #128
; row end address is: 0 (R0)
0x0580	0xE010    B	L_Lcd_Out12
;__Lib_Lcd.c, 223 :: 		
L_Lcd_Out14:
; row start address is: 0 (R0)
0x0582	0x20C0    MOVS	R0, #192
; row end address is: 0 (R0)
0x0584	0xE00E    B	L_Lcd_Out12
;__Lib_Lcd.c, 224 :: 		
L_Lcd_Out15:
; row start address is: 0 (R0)
0x0586	0x2094    MOVS	R0, #148
; row end address is: 0 (R0)
0x0588	0xE00C    B	L_Lcd_Out12
;__Lib_Lcd.c, 225 :: 		
L_Lcd_Out16:
; row start address is: 0 (R0)
0x058A	0x20D4    MOVS	R0, #212
; row end address is: 0 (R0)
0x058C	0xE00A    B	L_Lcd_Out12
;__Lib_Lcd.c, 226 :: 		
L_Lcd_Out17:
; row start address is: 0 (R0)
0x058E	0x2080    MOVS	R0, #128
;__Lib_Lcd.c, 227 :: 		
0x0590	0xE008    B	L_Lcd_Out12
L_Lcd_Out11:
0x0592	0x2801    CMP	R0, #1
0x0594	0xD0F3    BEQ	L_Lcd_Out13
0x0596	0x2802    CMP	R0, #2
0x0598	0xD0F3    BEQ	L_Lcd_Out14
0x059A	0x2803    CMP	R0, #3
0x059C	0xD0F3    BEQ	L_Lcd_Out15
0x059E	0x2804    CMP	R0, #4
0x05A0	0xD0F3    BEQ	L_Lcd_Out16
; row end address is: 0 (R0)
0x05A2	0xE7F4    B	L_Lcd_Out17
L_Lcd_Out12:
;__Lib_Lcd.c, 228 :: 		
; row start address is: 0 (R0)
0x05A4	0x1E4B    SUBS	R3, R1, #1
0x05A6	0xB21B    SXTH	R3, R3
; column end address is: 4 (R1)
0x05A8	0x18C3    ADDS	R3, R0, R3
; row end address is: 0 (R0)
;__Lib_Lcd.c, 230 :: 		
0x05AA	0xB2D8    UXTB	R0, R3
0x05AC	0xF7FFFF7C  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 231 :: 		
0x05B0	0x2400    MOVS	R4, #0
0x05B2	0xB264    SXTB	R4, R4
0x05B4	0x4B0B    LDR	R3, [PC, #44]
0x05B6	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 232 :: 		
; i start address is: 0 (R0)
0x05B8	0x2000    MOVS	R0, #0
; text end address is: 20 (R5)
; i end address is: 0 (R0)
0x05BA	0x462C    MOV	R4, R5
0x05BC	0xB2C5    UXTB	R5, R0
;__Lib_Lcd.c, 233 :: 		
L_Lcd_Out18:
; i start address is: 20 (R5)
; text start address is: 16 (R4)
0x05BE	0x1963    ADDS	R3, R4, R5
0x05C0	0x781B    LDRB	R3, [R3, #0]
0x05C2	0xB13B    CBZ	R3, L_Lcd_Out19
;__Lib_Lcd.c, 234 :: 		
0x05C4	0x1963    ADDS	R3, R4, R5
0x05C6	0x781B    LDRB	R3, [R3, #0]
0x05C8	0xB2D8    UXTB	R0, R3
0x05CA	0xF7FFFF05  BL	_Lcd_Chr_CP+0
0x05CE	0x1C6D    ADDS	R5, R5, #1
0x05D0	0xB2ED    UXTB	R5, R5
; text end address is: 16 (R4)
; i end address is: 20 (R5)
0x05D2	0xE7F4    B	L_Lcd_Out18
L_Lcd_Out19:
;__Lib_Lcd.c, 235 :: 		
0x05D4	0x2401    MOVS	R4, #1
0x05D6	0xB264    SXTB	R4, R4
0x05D8	0x4B02    LDR	R3, [PC, #8]
0x05DA	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 236 :: 		
L_end_Lcd_Out:
0x05DC	0xF8DDE000  LDR	LR, [SP, #0]
0x05E0	0xB001    ADD	SP, SP, #4
0x05E2	0x4770    BX	LR
0x05E4	0x02402200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Out
_Lcd_Chr_CP:
;__Lib_Lcd.c, 43 :: 		
; out_char start address is: 0 (R0)
0x03D8	0xB081    SUB	SP, SP, #4
0x03DA	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 45 :: 		
0x03DE	0x2200    MOVS	R2, #0
0x03E0	0xB252    SXTB	R2, R2
0x03E2	0x4906    LDR	R1, [PC, #24]
0x03E4	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 46 :: 		
; out_char end address is: 0 (R0)
0x03E6	0xF000F85F  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 47 :: 		
0x03EA	0x2201    MOVS	R2, #1
0x03EC	0xB252    SXTB	R2, R2
0x03EE	0x4903    LDR	R1, [PC, #12]
0x03F0	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 48 :: 		
L_end_Lcd_Chr_CP:
0x03F2	0xF8DDE000  LDR	LR, [SP, #0]
0x03F6	0xB001    ADD	SP, SP, #4
0x03F8	0x4770    BX	LR
0x03FA	0xBF00    NOP
0x03FC	0x02402200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Chr_CP
_lcd_print:
;Ex_13.c, 159 :: 		void lcd_print(unsigned char x_pos, unsigned char y_pos, unsigned int value)
; value start address is: 8 (R2)
; y_pos start address is: 4 (R1)
; x_pos start address is: 0 (R0)
0x0BD8	0xB082    SUB	SP, SP, #8
0x0BDA	0xF8CDE000  STR	LR, [SP, #0]
0x0BDE	0xFA1FF882  UXTH	R8, R2
; value end address is: 8 (R2)
; y_pos end address is: 4 (R1)
; x_pos end address is: 0 (R0)
; x_pos start address is: 0 (R0)
; y_pos start address is: 4 (R1)
; value start address is: 32 (R8)
;Ex_13.c, 161 :: 		unsigned char tmp = 0;
;Ex_13.c, 163 :: 		tmp = (value / 1000);
0x0BE2	0xF24033E8  MOVW	R3, #1000
0x0BE6	0xFBB8F3F3  UDIV	R3, R8, R3
;Ex_13.c, 164 :: 		lcd_chr(y_pos, x_pos, (tmp + 48));
0x0BEA	0xB2DB    UXTB	R3, R3
0x0BEC	0x3330    ADDS	R3, #48
0x0BEE	0xF88D1004  STRB	R1, [SP, #4]
0x0BF2	0xB2DA    UXTB	R2, R3
0x0BF4	0xB2C1    UXTB	R1, R0
; x_pos end address is: 0 (R0)
0x0BF6	0xF89D0004  LDRB	R0, [SP, #4]
; y_pos end address is: 4 (R1)
0x0BFA	0xF7FFFCF5  BL	_Lcd_Chr+0
;Ex_13.c, 165 :: 		tmp = ((value / 100) % 10);
0x0BFE	0x2364    MOVS	R3, #100
0x0C00	0xFBB8F5F3  UDIV	R5, R8, R3
0x0C04	0xB2AD    UXTH	R5, R5
0x0C06	0x240A    MOVS	R4, #10
0x0C08	0xFBB5F3F4  UDIV	R3, R5, R4
0x0C0C	0xFB045313  MLS	R3, R4, R3, R5
;Ex_13.c, 166 :: 		lcd_chr_cp((tmp + 48));
0x0C10	0xB2DB    UXTB	R3, R3
0x0C12	0x3330    ADDS	R3, #48
0x0C14	0xB2D8    UXTB	R0, R3
0x0C16	0xF7FFFBDF  BL	_Lcd_Chr_CP+0
;Ex_13.c, 167 :: 		tmp = ((value / 10) % 10);
0x0C1A	0x230A    MOVS	R3, #10
0x0C1C	0xFBB8F5F3  UDIV	R5, R8, R3
0x0C20	0xB2AD    UXTH	R5, R5
0x0C22	0x240A    MOVS	R4, #10
0x0C24	0xFBB5F3F4  UDIV	R3, R5, R4
0x0C28	0xFB045313  MLS	R3, R4, R3, R5
;Ex_13.c, 168 :: 		lcd_chr_cp((tmp + 48));
0x0C2C	0xB2DB    UXTB	R3, R3
0x0C2E	0x3330    ADDS	R3, #48
0x0C30	0xB2D8    UXTB	R0, R3
0x0C32	0xF7FFFBD1  BL	_Lcd_Chr_CP+0
;Ex_13.c, 169 :: 		tmp = (value % 10);
0x0C36	0x240A    MOVS	R4, #10
0x0C38	0xFBB8F3F4  UDIV	R3, R8, R4
0x0C3C	0xFB048313  MLS	R3, R4, R3, R8
; value end address is: 32 (R8)
;Ex_13.c, 170 :: 		lcd_chr_cp((tmp + 48));
0x0C40	0xB2DB    UXTB	R3, R3
0x0C42	0x3330    ADDS	R3, #48
0x0C44	0xB2D8    UXTB	R0, R3
0x0C46	0xF7FFFBC7  BL	_Lcd_Chr_CP+0
;Ex_13.c, 171 :: 		}
L_end_lcd_print:
0x0C4A	0xF8DDE000  LDR	LR, [SP, #0]
0x0C4E	0xB002    ADD	SP, SP, #8
0x0C50	0x4770    BX	LR
; end of _lcd_print
_Lcd_Chr:
;__Lib_Lcd.c, 58 :: 		
; out_char start address is: 8 (R2)
; column start address is: 4 (R1)
; row start address is: 0 (R0)
0x05E8	0xB081    SUB	SP, SP, #4
0x05EA	0xF8CDE000  STR	LR, [SP, #0]
0x05EE	0xB2D6    UXTB	R6, R2
; out_char end address is: 8 (R2)
; column end address is: 4 (R1)
; row end address is: 0 (R0)
; row start address is: 0 (R0)
; column start address is: 4 (R1)
; out_char start address is: 24 (R6)
;__Lib_Lcd.c, 59 :: 		
0x05F0	0xE009    B	L_Lcd_Chr4
; row end address is: 0 (R0)
;__Lib_Lcd.c, 60 :: 		
L_Lcd_Chr6:
; row start address is: 0 (R0)
0x05F2	0x2080    MOVS	R0, #128
; row end address is: 0 (R0)
0x05F4	0xE010    B	L_Lcd_Chr5
;__Lib_Lcd.c, 61 :: 		
L_Lcd_Chr7:
; row start address is: 0 (R0)
0x05F6	0x20C0    MOVS	R0, #192
; row end address is: 0 (R0)
0x05F8	0xE00E    B	L_Lcd_Chr5
;__Lib_Lcd.c, 62 :: 		
L_Lcd_Chr8:
; row start address is: 0 (R0)
0x05FA	0x2094    MOVS	R0, #148
; row end address is: 0 (R0)
0x05FC	0xE00C    B	L_Lcd_Chr5
;__Lib_Lcd.c, 63 :: 		
L_Lcd_Chr9:
; row start address is: 0 (R0)
0x05FE	0x20D4    MOVS	R0, #212
; row end address is: 0 (R0)
0x0600	0xE00A    B	L_Lcd_Chr5
;__Lib_Lcd.c, 64 :: 		
L_Lcd_Chr10:
; row start address is: 0 (R0)
0x0602	0x2080    MOVS	R0, #128
;__Lib_Lcd.c, 65 :: 		
0x0604	0xE008    B	L_Lcd_Chr5
L_Lcd_Chr4:
0x0606	0x2801    CMP	R0, #1
0x0608	0xD0F3    BEQ	L_Lcd_Chr6
0x060A	0x2802    CMP	R0, #2
0x060C	0xD0F3    BEQ	L_Lcd_Chr7
0x060E	0x2803    CMP	R0, #3
0x0610	0xD0F3    BEQ	L_Lcd_Chr8
0x0612	0x2804    CMP	R0, #4
0x0614	0xD0F3    BEQ	L_Lcd_Chr9
; row end address is: 0 (R0)
0x0616	0xE7F4    B	L_Lcd_Chr10
L_Lcd_Chr5:
;__Lib_Lcd.c, 67 :: 		
; row start address is: 0 (R0)
0x0618	0x1E4B    SUBS	R3, R1, #1
0x061A	0xB21B    SXTH	R3, R3
; column end address is: 4 (R1)
0x061C	0x18C5    ADDS	R5, R0, R3
; row end address is: 0 (R0)
;__Lib_Lcd.c, 69 :: 		
0x061E	0x2401    MOVS	R4, #1
0x0620	0xB264    SXTB	R4, R4
0x0622	0x4B0A    LDR	R3, [PC, #40]
0x0624	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 70 :: 		
0x0626	0xB2E8    UXTB	R0, R5
0x0628	0xF7FFFF3E  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 72 :: 		
0x062C	0x2400    MOVS	R4, #0
0x062E	0xB264    SXTB	R4, R4
0x0630	0x4B06    LDR	R3, [PC, #24]
0x0632	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 73 :: 		
0x0634	0xB2F0    UXTB	R0, R6
; out_char end address is: 24 (R6)
0x0636	0xF7FFFF37  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 74 :: 		
0x063A	0x2401    MOVS	R4, #1
0x063C	0xB264    SXTB	R4, R4
0x063E	0x4B03    LDR	R3, [PC, #12]
0x0640	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 75 :: 		
L_end_Lcd_Chr:
0x0642	0xF8DDE000  LDR	LR, [SP, #0]
0x0646	0xB001    ADD	SP, SP, #4
0x0648	0x4770    BX	LR
0x064A	0xBF00    NOP
0x064C	0x02402200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Chr
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 369 :: 		
0x0E30	0xB082    SUB	SP, SP, #8
0x0E32	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0E36	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0E38	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 374 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0E3A	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 381 :: 		
0x0E3C	0xF64B3080  MOVW	R0, #48000
0x0E40	0x4281    CMP	R1, R0
0x0E42	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 382 :: 		
0x0E44	0x4832    LDR	R0, [PC, #200]
0x0E46	0x6800    LDR	R0, [R0, #0]
0x0E48	0xF0400102  ORR	R1, R0, #2
0x0E4C	0x4830    LDR	R0, [PC, #192]
0x0E4E	0x6001    STR	R1, [R0, #0]
0x0E50	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 383 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0E52	0xF64550C0  MOVW	R0, #24000
0x0E56	0x4281    CMP	R1, R0
0x0E58	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 384 :: 		
0x0E5A	0x482D    LDR	R0, [PC, #180]
0x0E5C	0x6800    LDR	R0, [R0, #0]
0x0E5E	0xF0400101  ORR	R1, R0, #1
0x0E62	0x482B    LDR	R0, [PC, #172]
0x0E64	0x6001    STR	R1, [R0, #0]
0x0E66	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 386 :: 		
0x0E68	0x4829    LDR	R0, [PC, #164]
0x0E6A	0x6801    LDR	R1, [R0, #0]
0x0E6C	0xF06F0007  MVN	R0, #7
0x0E70	0x4001    ANDS	R1, R0
0x0E72	0x4827    LDR	R0, [PC, #156]
0x0E74	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 388 :: 		
0x0E76	0xF7FFFE87  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 390 :: 		
0x0E7A	0x4826    LDR	R0, [PC, #152]
0x0E7C	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 391 :: 		
0x0E7E	0x4826    LDR	R0, [PC, #152]
0x0E80	0xEA020100  AND	R1, R2, R0, LSL #0
0x0E84	0x4825    LDR	R0, [PC, #148]
0x0E86	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 393 :: 		
0x0E88	0xF0020001  AND	R0, R2, #1
0x0E8C	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0E8E	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 394 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0E90	0x4822    LDR	R0, [PC, #136]
0x0E92	0x6800    LDR	R0, [R0, #0]
0x0E94	0xF0000002  AND	R0, R0, #2
0x0E98	0x2800    CMP	R0, #0
0x0E9A	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 395 :: 		
0x0E9C	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 396 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0E9E	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 393 :: 		
0x0EA0	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 396 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 398 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0EA2	0xF4023080  AND	R0, R2, #65536
0x0EA6	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 399 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0EA8	0x481C    LDR	R0, [PC, #112]
0x0EAA	0x6800    LDR	R0, [R0, #0]
0x0EAC	0xF4003000  AND	R0, R0, #131072
0x0EB0	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 400 :: 		
0x0EB2	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 401 :: 		
0x0EB4	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0EB6	0x460A    MOV	R2, R1
0x0EB8	0x9901    LDR	R1, [SP, #4]
0x0EBA	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 398 :: 		
0x0EBC	0x9101    STR	R1, [SP, #4]
0x0EBE	0x4611    MOV	R1, R2
0x0EC0	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 401 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 403 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0EC2	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0EC6	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 404 :: 		
0x0EC8	0x4814    LDR	R0, [PC, #80]
0x0ECA	0x6800    LDR	R0, [R0, #0]
0x0ECC	0xF0407180  ORR	R1, R0, #16777216
0x0ED0	0x4812    LDR	R0, [PC, #72]
0x0ED2	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0ED4	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 405 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x0ED6	0x4811    LDR	R0, [PC, #68]
0x0ED8	0x6800    LDR	R0, [R0, #0]
0x0EDA	0xF0007000  AND	R0, R0, #33554432
0x0EDE	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 406 :: 		
0x0EE0	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 407 :: 		
0x0EE2	0x460A    MOV	R2, R1
0x0EE4	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 403 :: 		
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x0EE6	0x480B    LDR	R0, [PC, #44]
0x0EE8	0x6800    LDR	R0, [R0, #0]
0x0EEA	0xF000010C  AND	R1, R0, #12
0x0EEE	0x0090    LSLS	R0, R2, #2
0x0EF0	0xF000000C  AND	R0, R0, #12
0x0EF4	0x4281    CMP	R1, R0
0x0EF6	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0EF8	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 413 :: 		
L_end_InitialSetUpRCCRCC2:
0x0EFA	0xF8DDE000  LDR	LR, [SP, #0]
0x0EFE	0xB002    ADD	SP, SP, #8
0x0F00	0x4770    BX	LR
0x0F02	0xBF00    NOP
0x0F04	0x00810109  	#17367169
0x0F08	0x8002001F  	#2064386
0x0F0C	0x8CA00000  	#36000
0x0F10	0x20004002  	FLASH_ACR+0
0x0F14	0x10044002  	RCC_CFGR+0
0x0F18	0xFFFF000F  	#1048575
0x0F1C	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 348 :: 		
0x0B88	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 351 :: 		
0x0B8A	0x480F    LDR	R0, [PC, #60]
0x0B8C	0x6800    LDR	R0, [R0, #0]
0x0B8E	0xF0400101  ORR	R1, R0, #1
0x0B92	0x480D    LDR	R0, [PC, #52]
0x0B94	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 354 :: 		
0x0B96	0x490D    LDR	R1, [PC, #52]
0x0B98	0x480D    LDR	R0, [PC, #52]
0x0B9A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x0B9C	0x480A    LDR	R0, [PC, #40]
0x0B9E	0x6801    LDR	R1, [R0, #0]
0x0BA0	0x480C    LDR	R0, [PC, #48]
0x0BA2	0x4001    ANDS	R1, R0
0x0BA4	0x4808    LDR	R0, [PC, #32]
0x0BA6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 360 :: 		
0x0BA8	0x4807    LDR	R0, [PC, #28]
0x0BAA	0x6801    LDR	R1, [R0, #0]
0x0BAC	0xF46F2080  MVN	R0, #262144
0x0BB0	0x4001    ANDS	R1, R0
0x0BB2	0x4805    LDR	R0, [PC, #20]
0x0BB4	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 363 :: 		
0x0BB6	0x4806    LDR	R0, [PC, #24]
0x0BB8	0x6801    LDR	R1, [R0, #0]
0x0BBA	0xF46F00FE  MVN	R0, #8323072
0x0BBE	0x4001    ANDS	R1, R0
0x0BC0	0x4803    LDR	R0, [PC, #12]
0x0BC2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 367 :: 		
L_end_SystemClockSetDefault:
0x0BC4	0xB001    ADD	SP, SP, #4
0x0BC6	0x4770    BX	LR
0x0BC8	0x10004002  	RCC_CR+0
0x0BCC	0x0000F8FF  	#-117506048
0x0BD0	0x10044002  	RCC_CFGR+0
0x0BD4	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 415 :: 		
0x0F5C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 416 :: 		
0x0F5E	0x4902    LDR	R1, [PC, #8]
0x0F60	0x4802    LDR	R0, [PC, #8]
0x0F62	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 417 :: 		
L_end_InitialSetUpFosc:
0x0F64	0xB001    ADD	SP, SP, #4
0x0F66	0x4770    BX	LR
0x0F68	0x8CA00000  	#36000
0x0F6C	0x00142000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x0CF0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x0CF2	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x0CF4	0xB001    ADD	SP, SP, #4
0x0CF6	0x4770    BX	LR
; end of ___GenExcept
0x0F84	0xB500    PUSH	(R14)
0x0F86	0xF8DFB014  LDR	R11, [PC, #20]
0x0F8A	0xF8DFA014  LDR	R10, [PC, #20]
0x0F8E	0xF8DFC014  LDR	R12, [PC, #20]
0x0F92	0xF7FFFEA3  BL	3292
0x0F96	0xBD00    POP	(R15)
0x0F98	0x4770    BX	LR
0x0F9A	0xBF00    NOP
0x0F9C	0x00002000  	#536870912
0x0FA0	0x00122000  	#536870930
0x0FA4	0x0F700000  	#3952
0x1004	0xB500    PUSH	(R14)
0x1006	0xF8DFB010  LDR	R11, [PC, #16]
0x100A	0xF8DFA010  LDR	R10, [PC, #16]
0x100E	0xF7FFFE21  BL	3156
0x1012	0xBD00    POP	(R15)
0x1014	0x4770    BX	LR
0x1016	0xBF00    NOP
0x1018	0x00002000  	#536870912
0x101C	0x00182000  	#536870936
_EXTI11_ISR:
;Ex_13.c, 45 :: 		ics ICS_AUTO
;Ex_13.c, 47 :: 		unsigned char s = 0;
;Ex_13.c, 49 :: 		if(read_pending_reg(15) != 0)
0x0CF8	0xF84D7D04  PUSH	(R7)
0x0CFC	0x4835    LDR	R0, [PC, #212]
0x0CFE	0x6800    LDR	R0, [R0, #0]
0x0D00	0xF4004000  AND	R0, R0, #32768
0x0D04	0x2800    CMP	R0, #0
0x0D06	0xD02D    BEQ	L_EXTI11_ISR2
;Ex_13.c, 51 :: 		for(s = 0; s < 3; s++)
; s start address is: 8 (R2)
0x0D08	0x2200    MOVS	R2, #0
; s end address is: 8 (R2)
L_EXTI11_ISR3:
; s start address is: 8 (R2)
0x0D0A	0x2A03    CMP	R2, #3
0x0D0C	0xD224    BCS	L_EXTI11_ISR4
;Ex_13.c, 53 :: 		GPIOC_pin_high(13);
0x0D0E	0x4832    LDR	R0, [PC, #200]
0x0D10	0x6800    LDR	R0, [R0, #0]
0x0D12	0xF4405100  ORR	R1, R0, #8192
0x0D16	0x4830    LDR	R0, [PC, #192]
0x0D18	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 54 :: 		delay_ms(10);
0x0D1A	0xF645778F  MOVW	R7, #24463
0x0D1E	0xF2C00701  MOVT	R7, #1
L_EXTI11_ISR6:
0x0D22	0x1E7F    SUBS	R7, R7, #1
0x0D24	0xD1FD    BNE	L_EXTI11_ISR6
0x0D26	0xBF00    NOP
0x0D28	0xBF00    NOP
0x0D2A	0xBF00    NOP
0x0D2C	0xBF00    NOP
0x0D2E	0xBF00    NOP
;Ex_13.c, 55 :: 		GPIOC_pin_low(13);
0x0D30	0x482A    LDR	R0, [PC, #168]
0x0D32	0x6800    LDR	R0, [R0, #0]
0x0D34	0xF4405100  ORR	R1, R0, #8192
0x0D38	0x4828    LDR	R0, [PC, #160]
0x0D3A	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 56 :: 		delay_ms(10);
0x0D3C	0xF645778F  MOVW	R7, #24463
0x0D40	0xF2C00701  MOVT	R7, #1
0x0D44	0xBF00    NOP
0x0D46	0xBF00    NOP
L_EXTI11_ISR8:
0x0D48	0x1E7F    SUBS	R7, R7, #1
0x0D4A	0xD1FD    BNE	L_EXTI11_ISR8
0x0D4C	0xBF00    NOP
0x0D4E	0xBF00    NOP
0x0D50	0xBF00    NOP
;Ex_13.c, 51 :: 		for(s = 0; s < 3; s++)
0x0D52	0x1C52    ADDS	R2, R2, #1
0x0D54	0xB2D2    UXTB	R2, R2
;Ex_13.c, 57 :: 		}
; s end address is: 8 (R2)
0x0D56	0xE7D8    B	L_EXTI11_ISR3
L_EXTI11_ISR4:
;Ex_13.c, 58 :: 		pending_clr(15);
0x0D58	0x481E    LDR	R0, [PC, #120]
0x0D5A	0x6800    LDR	R0, [R0, #0]
0x0D5C	0xF4404100  ORR	R1, R0, #32768
0x0D60	0x481C    LDR	R0, [PC, #112]
0x0D62	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 59 :: 		}
L_EXTI11_ISR2:
;Ex_13.c, 61 :: 		if(read_pending_reg(11) != 0)
0x0D64	0x481B    LDR	R0, [PC, #108]
0x0D66	0x6800    LDR	R0, [R0, #0]
0x0D68	0xF4006000  AND	R0, R0, #2048
0x0D6C	0x2800    CMP	R0, #0
0x0D6E	0xD02D    BEQ	L_EXTI11_ISR10
;Ex_13.c, 63 :: 		for(s = 0; s < 6; s++)
; s start address is: 8 (R2)
0x0D70	0x2200    MOVS	R2, #0
; s end address is: 8 (R2)
L_EXTI11_ISR11:
; s start address is: 8 (R2)
0x0D72	0x2A06    CMP	R2, #6
0x0D74	0xD224    BCS	L_EXTI11_ISR12
;Ex_13.c, 65 :: 		GPIOC_pin_high(13);
0x0D76	0x4818    LDR	R0, [PC, #96]
0x0D78	0x6800    LDR	R0, [R0, #0]
0x0D7A	0xF4405100  ORR	R1, R0, #8192
0x0D7E	0x4816    LDR	R0, [PC, #88]
0x0D80	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 66 :: 		delay_ms(90);
0x0D82	0xF645470F  MOVW	R7, #23567
0x0D86	0xF2C0070C  MOVT	R7, #12
L_EXTI11_ISR14:
0x0D8A	0x1E7F    SUBS	R7, R7, #1
0x0D8C	0xD1FD    BNE	L_EXTI11_ISR14
0x0D8E	0xBF00    NOP
0x0D90	0xBF00    NOP
0x0D92	0xBF00    NOP
0x0D94	0xBF00    NOP
0x0D96	0xBF00    NOP
;Ex_13.c, 67 :: 		GPIOC_pin_low(13);
0x0D98	0x4810    LDR	R0, [PC, #64]
0x0D9A	0x6800    LDR	R0, [R0, #0]
0x0D9C	0xF4405100  ORR	R1, R0, #8192
0x0DA0	0x480E    LDR	R0, [PC, #56]
0x0DA2	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 68 :: 		delay_ms(90);
0x0DA4	0xF645470F  MOVW	R7, #23567
0x0DA8	0xF2C0070C  MOVT	R7, #12
0x0DAC	0xBF00    NOP
0x0DAE	0xBF00    NOP
L_EXTI11_ISR16:
0x0DB0	0x1E7F    SUBS	R7, R7, #1
0x0DB2	0xD1FD    BNE	L_EXTI11_ISR16
0x0DB4	0xBF00    NOP
0x0DB6	0xBF00    NOP
0x0DB8	0xBF00    NOP
;Ex_13.c, 63 :: 		for(s = 0; s < 6; s++)
0x0DBA	0x1C52    ADDS	R2, R2, #1
0x0DBC	0xB2D2    UXTB	R2, R2
;Ex_13.c, 69 :: 		}
; s end address is: 8 (R2)
0x0DBE	0xE7D8    B	L_EXTI11_ISR11
L_EXTI11_ISR12:
;Ex_13.c, 70 :: 		pending_clr(11);
0x0DC0	0x4804    LDR	R0, [PC, #16]
0x0DC2	0x6800    LDR	R0, [R0, #0]
0x0DC4	0xF4406100  ORR	R1, R0, #2048
0x0DC8	0x4802    LDR	R0, [PC, #8]
0x0DCA	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 71 :: 		}
L_EXTI11_ISR10:
;Ex_13.c, 72 :: 		}
L_end_EXTI11_ISR:
0x0DCC	0xF85D7B04  POP	(R7)
0x0DD0	0x4770    BX	LR
0x0DD2	0xBF00    NOP
0x0DD4	0x04144001  	EXTI_PR+0
0x0DD8	0x10104001  	GPIOC_BSRR+0
0x0DDC	0x10144001  	GPIOC_BRR+0
; end of _EXTI11_ISR
_ADC1_2_ISR:
;Ex_13.c, 28 :: 		ics ICS_AUTO
;Ex_13.c, 30 :: 		if(ADC1_SRbits.EOC)
0x0DE0	0x490D    LDR	R1, [PC, #52]
0x0DE2	0x6808    LDR	R0, [R1, #0]
0x0DE4	0xB148    CBZ	R0, L_ADC1_2_ISR0
;Ex_13.c, 32 :: 		ADC1_SRbits.EOC = 0;
0x0DE6	0x2100    MOVS	R1, #0
0x0DE8	0x480B    LDR	R0, [PC, #44]
0x0DEA	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 33 :: 		regular_adc_data = (ADC1_DR & 0x0FFF);
0x0DEC	0x480B    LDR	R0, [PC, #44]
0x0DEE	0x6801    LDR	R1, [R0, #0]
0x0DF0	0xF64070FF  MOVW	R0, #4095
0x0DF4	0x4001    ANDS	R1, R0
0x0DF6	0x480A    LDR	R0, [PC, #40]
0x0DF8	0x8001    STRH	R1, [R0, #0]
;Ex_13.c, 34 :: 		}
L_ADC1_2_ISR0:
;Ex_13.c, 35 :: 		if(ADC1_SRbits.JEOC)
0x0DFA	0x490A    LDR	R1, [PC, #40]
0x0DFC	0x6808    LDR	R0, [R1, #0]
0x0DFE	0xB148    CBZ	R0, L_ADC1_2_ISR1
;Ex_13.c, 37 :: 		ADC1_SRbits.JEOC = 0;
0x0E00	0x2100    MOVS	R1, #0
0x0E02	0x4808    LDR	R0, [PC, #32]
0x0E04	0x6001    STR	R1, [R0, #0]
;Ex_13.c, 38 :: 		injected_adc_data = (ADC1_JDR1 & 0x0FFF);
0x0E06	0x4808    LDR	R0, [PC, #32]
0x0E08	0x6801    LDR	R1, [R0, #0]
0x0E0A	0xF64070FF  MOVW	R0, #4095
0x0E0E	0x4001    ANDS	R1, R0
0x0E10	0x4806    LDR	R0, [PC, #24]
0x0E12	0x8001    STRH	R1, [R0, #0]
;Ex_13.c, 39 :: 		}
L_ADC1_2_ISR1:
;Ex_13.c, 40 :: 		}
L_end_ADC1_2_ISR:
0x0E14	0x4770    BX	LR
0x0E16	0xBF00    NOP
0x0E18	0x80044224  	ADC1_SRbits+0
0x0E1C	0x244C4001  	ADC1_DR+0
0x0E20	0x000E2000  	regular_adc_data+0
0x0E24	0x80084224  	ADC1_SRbits+0
0x0E28	0x243C4001  	ADC1_JDR1+0
0x0E2C	0x00102000  	injected_adc_data+0
; end of _ADC1_2_ISR
;,0 :: _initBlock_0 [14]
; Containing: ?ICS?lstr1_Ex_13 [7]
;             ?ICS?lstr2_Ex_13 [7]
0x0F70	0x30304843 ;_initBlock_0+0 : ?ICS?lstr1_Ex_13 at 0x0F70
0x0F74	0x43005220 ;_initBlock_0+4 : ?ICS?lstr2_Ex_13 at 0x0F77
0x0F78	0x20313048 ;_initBlock_0+8
0x0F7C	0x0049 ;_initBlock_0+12
; end of _initBlock_0
;Ex_13.c,0 :: ?ICSregular_adc_data [2]
0x0F7E	0x0000 ;?ICSregular_adc_data+0
; end of ?ICSregular_adc_data
;Ex_13.c,0 :: ?ICSinjected_adc_data [2]
0x0F80	0x0000 ;?ICSinjected_adc_data+0
; end of ?ICSinjected_adc_data
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [140]    _GPIO_Clk_Enable
0x01BC     [500]    _GPIO_Config
0x03B0      [14]    _EnableInterrupts
0x03C0      [24]    _Delay_5500us
0x03D8      [40]    _Lcd_Chr_CP
0x0400      [24]    _Delay_50us
0x0418      [24]    _Delay_1us
0x0430     [120]    _NVIC_IntEnable
0x04A8     [204]    _Lcd_Cmd
0x0574     [116]    _Lcd_Out
0x05E8     [104]    _Lcd_Chr
0x0650     [192]    _GPIO_init
0x0710     [436]    _ADC_init
0x08C4     [588]    _Lcd_Init
0x0B10     [120]    _exeternal_interrupt_init
0x0B88      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0BD8     [122]    _lcd_print
0x0C54      [58]    ___FillZeros
0x0C90      [76]    _setup
0x0CDC      [20]    ___CC2DW
0x0CF0       [8]    ___GenExcept
0x0CF8     [232]    _EXTI11_ISR
0x0DE0      [80]    _ADC1_2_ISR
0x0E30     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x0F20      [60]    _main
0x0F5C      [20]    __Lib_System_101_102_103_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [7]    ?lstr1_Ex_13
0x20000007       [7]    ?lstr2_Ex_13
0x2000000E       [2]    regular_adc_data
0x20000010       [2]    injected_adc_data
0x20000012       [0]    __Lib_Lcd_cmd_status
0x20000014       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0F70       [7]    ?ICS?lstr1_Ex_13
0x0F77       [7]    ?ICS?lstr2_Ex_13
0x0F7E       [2]    ?ICSregular_adc_data
0x0F80       [2]    ?ICSinjected_adc_data
