{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685969766248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685969766248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 13:56:06 2023 " "Processing started: Mon Jun 05 13:56:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685969766248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969766248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Signal_Filter -c Signal_Filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Signal_Filter -c Signal_Filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969766248 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "14 " "User specified to use only one processors but 14 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1685969766532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noisytriangsignal_rom_256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file noisytriangsignal_rom_256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NoisyTriangSignal_ROM_256x8-Behavioral " "Found design unit 1: NoisyTriangSignal_ROM_256x8-Behavioral" {  } { { "NoisyTriangSignal_ROM_256x8.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/NoisyTriangSignal_ROM_256x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772089 ""} { "Info" "ISGN_ENTITY_NAME" "1 NoisyTriangSignal_ROM_256x8 " "Found entity 1: NoisyTriangSignal_ROM_256x8" {  } { { "NoisyTriangSignal_ROM_256x8.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/NoisyTriangSignal_ROM_256x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addressgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddressGenerator-Behavioral " "Found design unit 1: AddressGenerator-Behavioral" {  } { { "AddressGenerator.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/AddressGenerator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772089 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddressGenerator " "Found entity 1: AddressGenerator" {  } { { "AddressGenerator.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/AddressGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcdsigned_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcdsigned_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCDSigned_8bits-Behavioral " "Found design unit 1: Bin2BCDSigned_8bits-Behavioral" {  } { { "Bin2BCDSigned_8bits.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772089 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCDSigned_8bits " "Found entity 1: Bin2BCDSigned_8bits" {  } { { "Bin2BCDSigned_8bits.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signmagnitudebcddisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signmagnitudebcddisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignMagnitudeBCDDisplay-Behavioral " "Found design unit 1: SignMagnitudeBCDDisplay-Behavioral" {  } { { "SignMagnitudeBCDDisplay.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeBCDDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772094 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignMagnitudeBCDDisplay " "Found entity 1: SignMagnitudeBCDDisplay" {  } { { "SignMagnitudeBCDDisplay.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeBCDDisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin7SegDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772094 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Signal_Filter-Shell " "Found design unit 1: Signal_Filter-Shell" {  } { { "Signal_Filter.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772094 ""} { "Info" "ISGN_ENTITY_NAME" "1 Signal_Filter " "Found entity 1: Signal_Filter" {  } { { "Signal_Filter.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772094 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegeneratorn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsegeneratorn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGeneratorN-Behavioral " "Found design unit 1: PulseGeneratorN-Behavioral" {  } { { "PulseGeneratorN.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772094 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGeneratorN " "Found entity 1: PulseGeneratorN" {  } { { "PulseGeneratorN.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtersignal_ram_256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filtersignal_ram_256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FilterSignal_RAM_256x8-Behavioral " "Found design unit 1: FilterSignal_RAM_256x8-Behavioral" {  } { { "FilterSignal_RAM_256x8.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/FilterSignal_RAM_256x8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772101 ""} { "Info" "ISGN_ENTITY_NAME" "1 FilterSignal_RAM_256x8 " "Found entity 1: FilterSignal_RAM_256x8" {  } { { "FilterSignal_RAM_256x8.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/FilterSignal_RAM_256x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delaylineregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delaylineregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DelayLineRegister-Behavioral " "Found design unit 1: DelayLineRegister-Behavioral" {  } { { "DelayLineRegister.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/DelayLineRegister.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772101 ""} { "Info" "ISGN_ENTITY_NAME" "1 DelayLineRegister " "Found entity 1: DelayLineRegister" {  } { { "DelayLineRegister.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/DelayLineRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmeticunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticUnit-Behavioral " "Found design unit 1: ArithmeticUnit-Behavioral" {  } { { "ArithmeticUnit.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ArithmeticUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticUnit " "Found entity 1: ArithmeticUnit" {  } { { "ArithmeticUnit.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ArithmeticUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerN-Behavioral " "Found design unit 1: TimerN-Behavioral" {  } { { "TimerN.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/TimerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerN " "Found entity 1: TimerN" {  } { { "TimerN.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/TimerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunitfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnitFSM-Behavioral " "Found design unit 1: ControlUnitFSM-Behavioral" {  } { { "ControlUnitFSM.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ControlUnitFSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnitFSM " "Found entity 1: ControlUnitFSM" {  } { { "ControlUnitFSM.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ControlUnitFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitfsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunitfsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnitFSM_Tb-Stimulus " "Found design unit 1: ControlUnitFSM_Tb-Stimulus" {  } { { "ControlUnitFSM_Tb.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ControlUnitFSM_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnitFSM_Tb " "Found entity 1: ControlUnitFSM_Tb" {  } { { "ControlUnitFSM_Tb.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/ControlUnitFSM_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "holddata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file holddata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HoldData-Behavioral " "Found design unit 1: HoldData-Behavioral" {  } { { "HoldData.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/HoldData.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""} { "Info" "ISGN_ENTITY_NAME" "1 HoldData " "Found entity 1: HoldData" {  } { { "HoldData.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/HoldData.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signmagnitudevga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signmagnitudevga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignMagnitudeVGA-Behavioral " "Found design unit 1: SignMagnitudeVGA-Behavioral" {  } { { "SignMagnitudeVGA.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignMagnitudeVGA " "Found entity 1: SignMagnitudeVGA" {  } { { "SignMagnitudeVGA.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vga_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_CONFIG " "Found design unit 1: VGA_CONFIG" {  } { { "vga_config.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga_config.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 6 3 " "Found 6 design units, including 3 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-basic " "Found design unit 1: vga_controller-basic" {  } { { "vga.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_clock_generator-optimal " "Found design unit 2: vga_clock_generator-optimal" {  } { { "vga.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 vga_output-safe " "Found design unit 3: vga_output-safe" {  } { { "vga.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd" 201 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_clock_generator " "Found entity 2: vga_clock_generator" {  } { { "vga.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_output " "Found entity 3: vga_output" {  } { { "vga.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-cyclone4e " "Found design unit 1: clock_generator-cyclone4e" {  } { { "clock_generator.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/clock_generator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772115 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/clock_generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969772115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969772115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Signal_Filter " "Elaborating entity \"Signal_Filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685969772165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PulseGeneratorN PulseGeneratorN:pulse2HzGen A:behavioral " "Elaborating entity \"PulseGeneratorN\" using architecture \"A:behavioral\" for hierarchy \"PulseGeneratorN:pulse2HzGen\"" {  } { { "Signal_Filter.vhd" "pulse2HzGen" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd" 112 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerN TimerN:pulse2Delay A:behavioral " "Elaborating entity \"TimerN\" using architecture \"A:behavioral\" for hierarchy \"TimerN:pulse2Delay\"" {  } { { "Signal_Filter.vhd" "pulse2Delay" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd" 122 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerN TimerN:pulse3Delay A:behavioral " "Elaborating entity \"TimerN\" using architecture \"A:behavioral\" for hierarchy \"TimerN:pulse3Delay\"" {  } { { "Signal_Filter.vhd" "pulse3Delay" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd" 128 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:startStopDebounce A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:startStopDebounce\"" {  } { { "Signal_Filter.vhd" "startStopDebounce" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd" 139 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlUnitFSM ControlUnitFSM:controlUnit A:behavioral " "Elaborating entity \"ControlUnitFSM\" using architecture \"A:behavioral\" for hierarchy \"ControlUnitFSM:controlUnit\"" {  } { { "Signal_Filter.vhd" "controlUnit" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd" 180 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ArithmeticUnit ArithmeticUnit:arithmeticUnit A:behavioral " "Elaborating entity \"ArithmeticUnit\" using architecture \"A:behavioral\" for hierarchy \"ArithmeticUnit:arithmeticUnit\"" {  } { { "Signal_Filter.vhd" "arithmeticUnit" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd" 201 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AddressGenerator AddressGenerator:addressGen A:behavioral " "Elaborating entity \"AddressGenerator\" using architecture \"A:behavioral\" for hierarchy \"AddressGenerator:addressGen\"" {  } { { "Signal_Filter.vhd" "addressGen" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd" 217 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "NoisyTriangSignal_ROM_256x8 NoisyTriangSignal_ROM_256x8:ROM_256x8 A:behavioral " "Elaborating entity \"NoisyTriangSignal_ROM_256x8\" using architecture \"A:behavioral\" for hierarchy \"NoisyTriangSignal_ROM_256x8:ROM_256x8\"" {  } { { "Signal_Filter.vhd" "ROM_256x8" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd" 232 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "HoldData HoldData:holdDataROM A:behavioral " "Elaborating entity \"HoldData\" using architecture \"A:behavioral\" for hierarchy \"HoldData:holdDataROM\"" {  } { { "Signal_Filter.vhd" "holdDataROM" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd" 236 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignMagnitudeBCDDisplay SignMagnitudeBCDDisplay:ROM_magnitudeDisplay A:behavioral " "Elaborating entity \"SignMagnitudeBCDDisplay\" using architecture \"A:behavioral\" for hierarchy \"SignMagnitudeBCDDisplay:ROM_magnitudeDisplay\"" {  } { { "Signal_Filter.vhd" "ROM_magnitudeDisplay" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd" 243 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2BCDSigned_8bits SignMagnitudeBCDDisplay:ROM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD A:behavioral " "Elaborating entity \"Bin2BCDSigned_8bits\" using architecture \"A:behavioral\" for hierarchy \"SignMagnitudeBCDDisplay:ROM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\"" {  } { { "SignMagnitudeBCDDisplay.vhd" "Bin2BCD" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeBCDDisplay.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder SignMagnitudeBCDDisplay:ROM_magnitudeDisplay\|Bin7SegDecoder:Unid7Seg A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"SignMagnitudeBCDDisplay:ROM_magnitudeDisplay\|Bin7SegDecoder:Unid7Seg\"" {  } { { "SignMagnitudeBCDDisplay.vhd" "Unid7Seg" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeBCDDisplay.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FilterSignal_RAM_256x8 FilterSignal_RAM_256x8:RAM_256x8 A:behavioral " "Elaborating entity \"FilterSignal_RAM_256x8\" using architecture \"A:behavioral\" for hierarchy \"FilterSignal_RAM_256x8:RAM_256x8\"" {  } { { "Signal_Filter.vhd" "RAM_256x8" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd" 252 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DelayLineRegister DelayLineRegister:delayRegister A:behavioral " "Elaborating entity \"DelayLineRegister\" using architecture \"A:behavioral\" for hierarchy \"DelayLineRegister:delayRegister\"" {  } { { "Signal_Filter.vhd" "delayRegister" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd" 276 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignMagnitudeVGA SignMagnitudeVGA:vgaDisplay A:behavioral " "Elaborating entity \"SignMagnitudeVGA\" using architecture \"A:behavioral\" for hierarchy \"SignMagnitudeVGA:vgaDisplay\"" {  } { { "Signal_Filter.vhd" "vgaDisplay" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Signal_Filter.vhd" 292 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_clock_generator SignMagnitudeVGA:vgaDisplay\|vga_clock_generator:MASTER_CLOCK_GENERATOR A:optimal " "Elaborating entity \"vga_clock_generator\" using architecture \"A:optimal\" for hierarchy \"SignMagnitudeVGA:vgaDisplay\|vga_clock_generator:MASTER_CLOCK_GENERATOR\"" {  } { { "SignMagnitudeVGA.vhd" "MASTER_CLOCK_GENERATOR" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd" 85 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772180 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"desired vga pixel clock = 50000000.0 Hz\" vga.vhd(142) " "VHDL Assertion Statement at vga.vhd(142): assertion is false - report \"desired vga pixel clock = 50000000.0 Hz\" (NOTE)" {  } { { "vga.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd" 142 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1685969772180 "|Signal_Filter|SignMagnitudeVGA:vgaDisplay|vga_clock_generator:MASTER_CLOCK_GENERATOR"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"real vga pixel clock = 50000000.0 Hz\" vga.vhd(143) " "VHDL Assertion Statement at vga.vhd(143): assertion is false - report \"real vga pixel clock = 50000000.0 Hz\" (NOTE)" {  } { { "vga.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/vga.vhd" 143 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1685969772180 "|Signal_Filter|SignMagnitudeVGA:vgaDisplay|vga_clock_generator:MASTER_CLOCK_GENERATOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_controller SignMagnitudeVGA:vgaDisplay\|vga_controller:VGA_C A:basic " "Elaborating entity \"vga_controller\" using architecture \"A:basic\" for hierarchy \"SignMagnitudeVGA:vgaDisplay\|vga_controller:VGA_C\"" {  } { { "SignMagnitudeVGA.vhd" "VGA_C" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd" 94 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_output SignMagnitudeVGA:vgaDisplay\|vga_output:VGA_O A:safe " "Elaborating entity \"vga_output\" using architecture \"A:safe\" for hierarchy \"SignMagnitudeVGA:vgaDisplay\|vga_output:VGA_O\"" {  } { { "SignMagnitudeVGA.vhd" "VGA_O" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd" 101 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969772180 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "FilterSignal_RAM_256x8:RAM_256x8\|s_memory " "RAM logic \"FilterSignal_RAM_256x8:RAM_256x8\|s_memory\" is uninferred due to asynchronous read logic" {  } { { "FilterSignal_RAM_256x8.vhd" "s_memory" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/FilterSignal_RAM_256x8.vhd" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685969772685 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SignMagnitudeVGA:vgaDisplay\|s_memoryRAM " "RAM logic \"SignMagnitudeVGA:vgaDisplay\|s_memoryRAM\" is uninferred due to asynchronous read logic" {  } { { "SignMagnitudeVGA.vhd" "s_memoryRAM" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd" 78 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685969772685 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SignMagnitudeVGA:vgaDisplay\|s_memoryROM " "RAM logic \"SignMagnitudeVGA:vgaDisplay\|s_memoryROM\" is uninferred due to asynchronous read logic" {  } { { "SignMagnitudeVGA.vhd" "s_memoryROM" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd" 79 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685969772685 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1685969772685 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Mod2\"" {  } { { "Bin2BCDSigned_8bits.vhd" "Mod2" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685969773832 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Div1\"" {  } { { "Bin2BCDSigned_8bits.vhd" "Div1" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685969773832 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Mod1\"" {  } { { "Bin2BCDSigned_8bits.vhd" "Mod1" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685969773832 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Div0\"" {  } { { "Bin2BCDSigned_8bits.vhd" "Div0" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685969773832 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Mod0\"" {  } { { "Bin2BCDSigned_8bits.vhd" "Mod0" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685969773832 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignMagnitudeBCDDisplay:ROM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignMagnitudeBCDDisplay:ROM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Mod2\"" {  } { { "Bin2BCDSigned_8bits.vhd" "Mod2" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685969773832 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignMagnitudeBCDDisplay:ROM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignMagnitudeBCDDisplay:ROM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Div1\"" {  } { { "Bin2BCDSigned_8bits.vhd" "Div1" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685969773832 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignMagnitudeBCDDisplay:ROM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignMagnitudeBCDDisplay:ROM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Mod1\"" {  } { { "Bin2BCDSigned_8bits.vhd" "Mod1" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685969773832 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignMagnitudeBCDDisplay:ROM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignMagnitudeBCDDisplay:ROM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Div0\"" {  } { { "Bin2BCDSigned_8bits.vhd" "Div0" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685969773832 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignMagnitudeBCDDisplay:ROM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignMagnitudeBCDDisplay:ROM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|Mod0\"" {  } { { "Bin2BCDSigned_8bits.vhd" "Mod0" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685969773832 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PulseGeneratorN:pulse2HzGen\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PulseGeneratorN:pulse2HzGen\|Mod0\"" {  } { { "PulseGeneratorN.vhd" "Mod0" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685969773832 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PulseGeneratorN:pulse2HzGen\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PulseGeneratorN:pulse2HzGen\|Mod1\"" {  } { { "PulseGeneratorN.vhd" "Mod1" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685969773832 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignMagnitudeVGA:vgaDisplay\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignMagnitudeVGA:vgaDisplay\|Div0\"" {  } { { "SignMagnitudeVGA.vhd" "Div0" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd" 189 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685969773832 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SignMagnitudeVGA:vgaDisplay\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SignMagnitudeVGA:vgaDisplay\|Div1\"" {  } { { "SignMagnitudeVGA.vhd" "Div1" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd" 189 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685969773832 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685969773832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|lpm_divide:Mod2\"" {  } { { "Bin2BCDSigned_8bits.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969773864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|lpm_divide:Mod2 " "Instantiated megafunction \"SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969773864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969773864 ""}  } { { "Bin2BCDSigned_8bits.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685969773864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_r9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_r9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_r9m " "Found entity 1: lpm_divide_r9m" {  } { { "db/lpm_divide_r9m.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_divide_r9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969773895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969773895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gkh " "Found entity 1: sign_div_unsign_gkh" {  } { { "db/sign_div_unsign_gkh.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/sign_div_unsign_gkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969773911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969773911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k4f " "Found entity 1: alt_u_div_k4f" {  } { { "db/alt_u_div_k4f.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/alt_u_div_k4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969773926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969773926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969773959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969773959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969773989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969773989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|lpm_divide:Div1\"" {  } { { "Bin2BCDSigned_8bits.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969773989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|lpm_divide:Div1 " "Instantiated megafunction \"SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969773989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969773989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969773989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969773989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969773989 ""}  } { { "Bin2BCDSigned_8bits.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685969773989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fvo " "Found entity 1: lpm_divide_fvo" {  } { { "db/lpm_divide_fvo.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_divide_fvo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969774036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969774036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_aag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_aag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_aag " "Found entity 1: abs_divider_aag" {  } { { "db/abs_divider_aag.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/abs_divider_aag.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969774059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969774059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969774083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969774083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5v9 " "Found entity 1: lpm_abs_5v9" {  } { { "db/lpm_abs_5v9.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_abs_5v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969774099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969774099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|lpm_divide:Div0\"" {  } { { "Bin2BCDSigned_8bits.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969774114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|lpm_divide:Div0 " "Instantiated megafunction \"SignMagnitudeBCDDisplay:RAM_magnitudeDisplay\|Bin2BCDSigned_8bits:Bin2BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774114 ""}  } { { "Bin2BCDSigned_8bits.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/Bin2BCDSigned_8bits.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685969774114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cvo " "Found entity 1: lpm_divide_cvo" {  } { { "db/lpm_divide_cvo.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_divide_cvo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969774161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969774161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_7ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_7ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_7ag " "Found entity 1: abs_divider_7ag" {  } { { "db/abs_divider_7ag.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/abs_divider_7ag.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969774177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969774177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/alt_u_div_c4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969774193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969774193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969774208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969774208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PulseGeneratorN:pulse2HzGen\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"PulseGeneratorN:pulse2HzGen\|lpm_divide:Mod0\"" {  } { { "PulseGeneratorN.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969774271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PulseGeneratorN:pulse2HzGen\|lpm_divide:Mod0 " "Instantiated megafunction \"PulseGeneratorN:pulse2HzGen\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 25 " "Parameter \"LPM_WIDTHD\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774271 ""}  } { { "PulseGeneratorN.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685969774271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_divide_ocm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969774334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969774334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969774349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969774349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969774397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969774397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PulseGeneratorN:pulse2HzGen\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"PulseGeneratorN:pulse2HzGen\|lpm_divide:Mod1\"" {  } { { "PulseGeneratorN.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969774428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PulseGeneratorN:pulse2HzGen\|lpm_divide:Mod1 " "Instantiated megafunction \"PulseGeneratorN:pulse2HzGen\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 25 " "Parameter \"LPM_WIDTHD\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774428 ""}  } { { "PulseGeneratorN.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/PulseGeneratorN.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685969774428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SignMagnitudeVGA:vgaDisplay\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SignMagnitudeVGA:vgaDisplay\|lpm_divide:Div0\"" {  } { { "SignMagnitudeVGA.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd" 189 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969774460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SignMagnitudeVGA:vgaDisplay\|lpm_divide:Div0 " "Instantiated megafunction \"SignMagnitudeVGA:vgaDisplay\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774460 ""}  } { { "SignMagnitudeVGA.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd" 189 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685969774460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/lpm_divide_lkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969774506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969774506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/sign_div_unsign_enh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969774538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969774538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_faf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_faf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_faf " "Found entity 1: alt_u_div_faf" {  } { { "db/alt_u_div_faf.tdf" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/db/alt_u_div_faf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685969774616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685969774616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SignMagnitudeVGA:vgaDisplay\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SignMagnitudeVGA:vgaDisplay\|lpm_divide:Div1\"" {  } { { "SignMagnitudeVGA.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd" 189 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685969774648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SignMagnitudeVGA:vgaDisplay\|lpm_divide:Div1 " "Instantiated megafunction \"SignMagnitudeVGA:vgaDisplay\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685969774648 ""}  } { { "SignMagnitudeVGA.vhd" "" { Text "C:/Users/pedro/OneDrive - Universidade de Aveiro/Universidade/1ano/2semestre/LSD/Projeto/Main/SignMagnitudeVGA.vhd" 189 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685969774648 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "28 " "Ignored 28 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "28 " "Ignored 28 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 