	component nios_system is
		port (
			clk_clk                               : in    std_logic                    := 'X';             -- clk
			reset_reset_n                         : in    std_logic                    := 'X';             -- reset_n
			control_words_export                  : out   std_logic_vector(7 downto 0);                    -- export
			keys_export                           : in    std_logic_vector(2 downto 0) := (others => 'X'); -- export
			lcd_interface_DATA                    : inout std_logic_vector(7 downto 0) := (others => 'X'); -- DATA
			lcd_interface_ON                      : out   std_logic;                                       -- ON
			lcd_interface_BLON                    : out   std_logic;                                       -- BLON
			lcd_interface_EN                      : out   std_logic;                                       -- EN
			lcd_interface_RS                      : out   std_logic;                                       -- RS
			lcd_interface_RW                      : out   std_logic;                                       -- RW
			to_fsm_ack_external_connection_export : out   std_logic;                                       -- export
			to_cpu_ack_external_connection_export : in    std_logic                    := 'X'              -- export
		);
	end component nios_system;

