

================================================================
== Vitis HLS Report for 'maxpool'
================================================================
* Date:           Thu Dec 11 00:00:10 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.193 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2871|     2871|  28.710 us|  28.710 us|  2857|  2857|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POOL_F_POOL_X  |     2869|     2869|        15|          1|          1|  2856|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    149|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     238|    166|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|     226|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     464|    433|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_9ns_11ns_19_1_1_U26  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |urem_9ns_4ns_3_13_1_U25  |urem_9ns_4ns_3_13_1  |        0|   0|  238|  160|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   1|  238|  166|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln55_1_fu_323_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln55_fu_371_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln56_fu_357_p2       |         +|   0|  0|  16|           9|           1|
    |icmp_ln55_fu_317_p2      |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln56_fu_337_p2      |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln62_fu_471_p2      |      icmp|   0|  0|  18|          11|          11|
    |maxval_2_fu_477_p3       |    select|   0|  0|  11|           1|          11|
    |maxval_fu_457_p3         |    select|   0|  0|  11|           1|          11|
    |select_ln55_1_fu_377_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln55_fu_343_p3    |    select|   0|  0|   9|           1|           1|
    |v_fu_464_p3              |    select|   0|  0|  11|           1|          11|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 149|          63|          75|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |f_fu_100                              |   9|          2|    4|          8|
    |i_fu_96                               |   9|          2|    9|         18|
    |indvar_flatten_fu_104                 |   9|          2|   12|         24|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|   39|         78|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |f_fu_100                           |   4|   0|    4|          0|
    |i_fu_96                            |   9|   0|    9|          0|
    |icmp_ln56_reg_530                  |   1|   0|    1|          0|
    |indvar_flatten_fu_104              |  12|   0|   12|          0|
    |lshr_ln_reg_549                    |   2|   0|    2|          0|
    |lshr_ln_reg_549_pp0_iter13_reg     |   2|   0|    2|          0|
    |maxval_2_reg_583                   |  11|   0|   11|          0|
    |select_ln55_reg_535                |   9|   0|    9|          0|
    |tmp_cast_reg_554                   |   7|   0|    7|          0|
    |tmp_cast_reg_554_pp0_iter13_reg    |   7|   0|    7|          0|
    |trunc_ln55_reg_543                 |   1|   0|    1|          0|
    |trunc_ln55_reg_543_pp0_iter13_reg  |   1|   0|    1|          0|
    |trunc_ln56_reg_579                 |   3|   0|    3|          0|
    |icmp_ln56_reg_530                  |  64|  32|    1|          0|
    |select_ln55_reg_535                |  64|  32|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 226|  64|  108|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|       maxpool|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|       maxpool|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|       maxpool|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|       maxpool|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|       maxpool|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|       maxpool|  return value|
|input_0_address0     |  out|   12|   ap_memory|       input_0|         array|
|input_0_ce0          |  out|    1|   ap_memory|       input_0|         array|
|input_0_q0           |   in|   11|   ap_memory|       input_0|         array|
|input_0_address1     |  out|   12|   ap_memory|       input_0|         array|
|input_0_ce1          |  out|    1|   ap_memory|       input_0|         array|
|input_0_q1           |   in|   11|   ap_memory|       input_0|         array|
|input_1_address0     |  out|   12|   ap_memory|       input_1|         array|
|input_1_ce0          |  out|    1|   ap_memory|       input_1|         array|
|input_1_q0           |   in|   11|   ap_memory|       input_1|         array|
|input_1_address1     |  out|   12|   ap_memory|       input_1|         array|
|input_1_ce1          |  out|    1|   ap_memory|       input_1|         array|
|input_1_q1           |   in|   11|   ap_memory|       input_1|         array|
|output_0_0_address0  |  out|    9|   ap_memory|    output_0_0|         array|
|output_0_0_ce0       |  out|    1|   ap_memory|    output_0_0|         array|
|output_0_0_we0       |  out|    1|   ap_memory|    output_0_0|         array|
|output_0_0_d0        |  out|   11|   ap_memory|    output_0_0|         array|
|output_0_1_address0  |  out|    9|   ap_memory|    output_0_1|         array|
|output_0_1_ce0       |  out|    1|   ap_memory|    output_0_1|         array|
|output_0_1_we0       |  out|    1|   ap_memory|    output_0_1|         array|
|output_0_1_d0        |  out|   11|   ap_memory|    output_0_1|         array|
|output_0_2_address0  |  out|    9|   ap_memory|    output_0_2|         array|
|output_0_2_ce0       |  out|    1|   ap_memory|    output_0_2|         array|
|output_0_2_we0       |  out|    1|   ap_memory|    output_0_2|         array|
|output_0_2_d0        |  out|   11|   ap_memory|    output_0_2|         array|
|output_0_3_address0  |  out|    9|   ap_memory|    output_0_3|         array|
|output_0_3_ce0       |  out|    1|   ap_memory|    output_0_3|         array|
|output_0_3_we0       |  out|    1|   ap_memory|    output_0_3|         array|
|output_0_3_d0        |  out|   11|   ap_memory|    output_0_3|         array|
|output_0_4_address0  |  out|    9|   ap_memory|    output_0_4|         array|
|output_0_4_ce0       |  out|    1|   ap_memory|    output_0_4|         array|
|output_0_4_we0       |  out|    1|   ap_memory|    output_0_4|         array|
|output_0_4_d0        |  out|   11|   ap_memory|    output_0_4|         array|
|output_1_0_address0  |  out|    9|   ap_memory|    output_1_0|         array|
|output_1_0_ce0       |  out|    1|   ap_memory|    output_1_0|         array|
|output_1_0_we0       |  out|    1|   ap_memory|    output_1_0|         array|
|output_1_0_d0        |  out|   11|   ap_memory|    output_1_0|         array|
|output_1_1_address0  |  out|    9|   ap_memory|    output_1_1|         array|
|output_1_1_ce0       |  out|    1|   ap_memory|    output_1_1|         array|
|output_1_1_we0       |  out|    1|   ap_memory|    output_1_1|         array|
|output_1_1_d0        |  out|   11|   ap_memory|    output_1_1|         array|
|output_1_2_address0  |  out|    9|   ap_memory|    output_1_2|         array|
|output_1_2_ce0       |  out|    1|   ap_memory|    output_1_2|         array|
|output_1_2_we0       |  out|    1|   ap_memory|    output_1_2|         array|
|output_1_2_d0        |  out|   11|   ap_memory|    output_1_2|         array|
|output_1_3_address0  |  out|    9|   ap_memory|    output_1_3|         array|
|output_1_3_ce0       |  out|    1|   ap_memory|    output_1_3|         array|
|output_1_3_we0       |  out|    1|   ap_memory|    output_1_3|         array|
|output_1_3_d0        |  out|   11|   ap_memory|    output_1_3|         array|
|output_1_4_address0  |  out|    9|   ap_memory|    output_1_4|         array|
|output_1_4_ce0       |  out|    1|   ap_memory|    output_1_4|         array|
|output_1_4_we0       |  out|    1|   ap_memory|    output_1_4|         array|
|output_1_4_d0        |  out|   11|   ap_memory|    output_1_4|         array|
+---------------------+-----+-----+------------+--------------+--------------+

