// Seed: 3249777402
`timescale 1ps / 1 ps
module module_0;
  always @(posedge id_0) begin
    if (1 % 1) begin
      #1;
      id_0 <= id_0;
      id_0 <= 1;
      logic id_1;
      id_1 = id_1;
      id_0 <= id_0 == 1'h0;
    end
  end
  reg id_2 = id_0;
  reg id_3;
  assign id_0 = 1'b0;
  assign id_0 = id_3;
  defparam id_4.id_5 = id_2;
endmodule
