INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9.2_nuovo_vs2019/Esercizio9.2_nuovo_vs2019.srcs/sources_1/imports/Esercizio9/RS232RefComp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UARTcomponent'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9.2_nuovo_vs2019/Esercizio9.2_nuovo_vs2019.srcs/sources_1/new/contatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contatore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9.2_nuovo_vs2019/Esercizio9.2_nuovo_vs2019.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9.2_nuovo_vs2019/Esercizio9.2_nuovo_vs2019.srcs/sources_1/new/control_unitA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unitA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9.2_nuovo_vs2019/Esercizio9.2_nuovo_vs2019.srcs/sources_1/new/delay_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9.2_nuovo_vs2019/Esercizio9.2_nuovo_vs2019.srcs/sources_1/new/sistemaA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sistemaA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9.2_nuovo_vs2019/Esercizio9.2_nuovo_vs2019.srcs/sources_1/new/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9.2_nuovo_vs2019/Esercizio9.2_nuovo_vs2019.srcs/sources_1/new/control_unitB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unitB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9.2_nuovo_vs2019/Esercizio9.2_nuovo_vs2019.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemoriaB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9.2_nuovo_vs2019/Esercizio9.2_nuovo_vs2019.srcs/sources_1/new/sistemaB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sistemaB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9.2_nuovo_vs2019/Esercizio9.2_nuovo_vs2019.srcs/sources_1/new/sistema_complessivo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sistema_complessivo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9.2_nuovo_vs2019/Esercizio9.2_nuovo_vs2019.srcs/sim_1/new/sim_sistema_comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_sistema_comp'
