TimeQuest Timing Analyzer report for Basic_Organ_Solution
Fri Jan 24 03:06:24 2020
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Timing Closure Recommendations
  8. Setup Summary
  9. Hold Summary
 10. Recovery Summary
 11. Removal Summary
 12. Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Propagation Delay
 18. Minimum Propagation Delay
 19. Output Enable Times
 20. Minimum Output Enable Times
 21. Output Disable Times
 22. Minimum Output Disable Times
 23. MTBF Summary
 24. Synchronizer Summary
 25. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 26. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 27. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 28. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 29. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 30. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 31. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 32. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
 53. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
 98. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
 99. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
100. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
101. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
102. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
108. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
109. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
116. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
117. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
118. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
119. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
143. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
144. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
145. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
146. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
147. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
148. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
149. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
150. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
151. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
152. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
153. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
154. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
155. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
156. Synchronizer Chain #132: Worst-Case MTBF is Not Calculated
157. Synchronizer Chain #133: Worst-Case MTBF is Not Calculated
158. Synchronizer Chain #134: Worst-Case MTBF is Not Calculated
159. Synchronizer Chain #135: Worst-Case MTBF is Not Calculated
160. Synchronizer Chain #136: Worst-Case MTBF is Not Calculated
161. Synchronizer Chain #137: Worst-Case MTBF is Not Calculated
162. Synchronizer Chain #138: Worst-Case MTBF is Not Calculated
163. Synchronizer Chain #139: Worst-Case MTBF is Not Calculated
164. Synchronizer Chain #140: Worst-Case MTBF is Not Calculated
165. Synchronizer Chain #141: Worst-Case MTBF is Not Calculated
166. Synchronizer Chain #142: Worst-Case MTBF is Not Calculated
167. Synchronizer Chain #143: Worst-Case MTBF is Not Calculated
168. Synchronizer Chain #144: Worst-Case MTBF is Not Calculated
169. Synchronizer Chain #145: Worst-Case MTBF is Not Calculated
170. Synchronizer Chain #146: Worst-Case MTBF is Not Calculated
171. Synchronizer Chain #147: Worst-Case MTBF is Not Calculated
172. Synchronizer Chain #148: Worst-Case MTBF is Not Calculated
173. Synchronizer Chain #149: Worst-Case MTBF is Not Calculated
174. Synchronizer Chain #150: Worst-Case MTBF is Not Calculated
175. Synchronizer Chain #151: Worst-Case MTBF is Not Calculated
176. Synchronizer Chain #152: Worst-Case MTBF is Not Calculated
177. Synchronizer Chain #153: Worst-Case MTBF is Not Calculated
178. Synchronizer Chain #154: Worst-Case MTBF is Not Calculated
179. Synchronizer Chain #155: Worst-Case MTBF is Not Calculated
180. Synchronizer Chain #156: Worst-Case MTBF is Not Calculated
181. Synchronizer Chain #157: Worst-Case MTBF is Not Calculated
182. Synchronizer Chain #158: Worst-Case MTBF is Not Calculated
183. Synchronizer Chain #159: Worst-Case MTBF is Not Calculated
184. Synchronizer Chain #160: Worst-Case MTBF is Not Calculated
185. Synchronizer Chain #161: Worst-Case MTBF is Not Calculated
186. Synchronizer Chain #162: Worst-Case MTBF is Not Calculated
187. Synchronizer Chain #163: Worst-Case MTBF is Not Calculated
188. Synchronizer Chain #164: Worst-Case MTBF is Not Calculated
189. Synchronizer Chain #165: Worst-Case MTBF is Not Calculated
190. Synchronizer Chain #166: Worst-Case MTBF is Not Calculated
191. Synchronizer Chain #167: Worst-Case MTBF is Not Calculated
192. Synchronizer Chain #168: Worst-Case MTBF is Not Calculated
193. Synchronizer Chain #169: Worst-Case MTBF is Not Calculated
194. Synchronizer Chain #170: Worst-Case MTBF is Not Calculated
195. Synchronizer Chain #171: Worst-Case MTBF is Not Calculated
196. Synchronizer Chain #172: Worst-Case MTBF is Not Calculated
197. Synchronizer Chain #173: Worst-Case MTBF is Not Calculated
198. Synchronizer Chain #174: Worst-Case MTBF is Not Calculated
199. Synchronizer Chain #175: Worst-Case MTBF is Not Calculated
200. Synchronizer Chain #176: Worst-Case MTBF is Not Calculated
201. Synchronizer Chain #177: Worst-Case MTBF is Not Calculated
202. Synchronizer Chain #178: Worst-Case MTBF is Not Calculated
203. Synchronizer Chain #179: Worst-Case MTBF is Not Calculated
204. Synchronizer Chain #180: Worst-Case MTBF is Not Calculated
205. Synchronizer Chain #181: Worst-Case MTBF is Not Calculated
206. Synchronizer Chain #182: Worst-Case MTBF is Not Calculated
207. Synchronizer Chain #183: Worst-Case MTBF is Not Calculated
208. Synchronizer Chain #184: Worst-Case MTBF is Not Calculated
209. Synchronizer Chain #185: Worst-Case MTBF is Not Calculated
210. Synchronizer Chain #186: Worst-Case MTBF is Not Calculated
211. Synchronizer Chain #187: Worst-Case MTBF is Not Calculated
212. Synchronizer Chain #188: Worst-Case MTBF is Not Calculated
213. Synchronizer Chain #189: Worst-Case MTBF is Not Calculated
214. Synchronizer Chain #190: Worst-Case MTBF is Not Calculated
215. Synchronizer Chain #191: Worst-Case MTBF is Not Calculated
216. Synchronizer Chain #192: Worst-Case MTBF is Not Calculated
217. Synchronizer Chain #193: Worst-Case MTBF is Not Calculated
218. Synchronizer Chain #194: Worst-Case MTBF is Not Calculated
219. Synchronizer Chain #195: Worst-Case MTBF is Not Calculated
220. Synchronizer Chain #196: Worst-Case MTBF is Not Calculated
221. Synchronizer Chain #197: Worst-Case MTBF is Not Calculated
222. Synchronizer Chain #198: Worst-Case MTBF is Not Calculated
223. Synchronizer Chain #199: Worst-Case MTBF is Not Calculated
224. Synchronizer Chain #200: Worst-Case MTBF is Not Calculated
225. Synchronizer Chain #201: Worst-Case MTBF is Not Calculated
226. Synchronizer Chain #202: Worst-Case MTBF is Not Calculated
227. Synchronizer Chain #203: Worst-Case MTBF is Not Calculated
228. Synchronizer Chain #204: Worst-Case MTBF is Not Calculated
229. Synchronizer Chain #205: Worst-Case MTBF is Not Calculated
230. Synchronizer Chain #206: Worst-Case MTBF is Not Calculated
231. Synchronizer Chain #207: Worst-Case MTBF is Not Calculated
232. Synchronizer Chain #208: Worst-Case MTBF is Not Calculated
233. Synchronizer Chain #209: Worst-Case MTBF is Not Calculated
234. Synchronizer Chain #210: Worst-Case MTBF is Not Calculated
235. Synchronizer Chain #211: Worst-Case MTBF is Not Calculated
236. Synchronizer Chain #212: Worst-Case MTBF is Not Calculated
237. Synchronizer Chain #213: Worst-Case MTBF is Not Calculated
238. Synchronizer Chain #214: Worst-Case MTBF is Not Calculated
239. Synchronizer Chain #215: Worst-Case MTBF is Not Calculated
240. Synchronizer Chain #216: Worst-Case MTBF is Not Calculated
241. Synchronizer Chain #217: Worst-Case MTBF is Not Calculated
242. Synchronizer Chain #218: Worst-Case MTBF is Not Calculated
243. Synchronizer Chain #219: Worst-Case MTBF is Not Calculated
244. Synchronizer Chain #220: Worst-Case MTBF is Not Calculated
245. Synchronizer Chain #221: Worst-Case MTBF is Not Calculated
246. Synchronizer Chain #222: Worst-Case MTBF is Not Calculated
247. Synchronizer Chain #223: Worst-Case MTBF is Not Calculated
248. Synchronizer Chain #224: Worst-Case MTBF is Not Calculated
249. Synchronizer Chain #225: Worst-Case MTBF is Not Calculated
250. Synchronizer Chain #226: Worst-Case MTBF is Not Calculated
251. Synchronizer Chain #227: Worst-Case MTBF is Not Calculated
252. Synchronizer Chain #228: Worst-Case MTBF is Not Calculated
253. Synchronizer Chain #229: Worst-Case MTBF is Not Calculated
254. Synchronizer Chain #230: Worst-Case MTBF is Not Calculated
255. Synchronizer Chain #231: Worst-Case MTBF is Not Calculated
256. Synchronizer Chain #232: Worst-Case MTBF is Not Calculated
257. Synchronizer Chain #233: Worst-Case MTBF is Not Calculated
258. Synchronizer Chain #234: Worst-Case MTBF is Not Calculated
259. Synchronizer Chain #235: Worst-Case MTBF is Not Calculated
260. Synchronizer Chain #236: Worst-Case MTBF is Not Calculated
261. Synchronizer Chain #237: Worst-Case MTBF is Not Calculated
262. Synchronizer Chain #238: Worst-Case MTBF is Not Calculated
263. Synchronizer Chain #239: Worst-Case MTBF is Not Calculated
264. Synchronizer Chain #240: Worst-Case MTBF is Not Calculated
265. Synchronizer Chain #241: Worst-Case MTBF is Not Calculated
266. Synchronizer Chain #242: Worst-Case MTBF is Not Calculated
267. Synchronizer Chain #243: Worst-Case MTBF is Not Calculated
268. Synchronizer Chain #244: Worst-Case MTBF is Not Calculated
269. Synchronizer Chain #245: Worst-Case MTBF is Not Calculated
270. Synchronizer Chain #246: Worst-Case MTBF is Not Calculated
271. Synchronizer Chain #247: Worst-Case MTBF is Not Calculated
272. Synchronizer Chain #248: Worst-Case MTBF is Not Calculated
273. Synchronizer Chain #249: Worst-Case MTBF is Not Calculated
274. Synchronizer Chain #250: Worst-Case MTBF is Not Calculated
275. Synchronizer Chain #251: Worst-Case MTBF is Not Calculated
276. Synchronizer Chain #252: Worst-Case MTBF is Not Calculated
277. Synchronizer Chain #253: Worst-Case MTBF is Not Calculated
278. Synchronizer Chain #254: Worst-Case MTBF is Not Calculated
279. Synchronizer Chain #255: Worst-Case MTBF is Not Calculated
280. Synchronizer Chain #256: Worst-Case MTBF is Not Calculated
281. Synchronizer Chain #257: Worst-Case MTBF is Not Calculated
282. Synchronizer Chain #258: Worst-Case MTBF is Not Calculated
283. Synchronizer Chain #259: Worst-Case MTBF is Not Calculated
284. Synchronizer Chain #260: Worst-Case MTBF is Not Calculated
285. Synchronizer Chain #261: Worst-Case MTBF is Not Calculated
286. Synchronizer Chain #262: Worst-Case MTBF is Not Calculated
287. Synchronizer Chain #263: Worst-Case MTBF is Not Calculated
288. Synchronizer Chain #264: Worst-Case MTBF is Not Calculated
289. Synchronizer Chain #265: Worst-Case MTBF is Not Calculated
290. Synchronizer Chain #266: Worst-Case MTBF is Not Calculated
291. Synchronizer Chain #267: Worst-Case MTBF is Not Calculated
292. Synchronizer Chain #268: Worst-Case MTBF is Not Calculated
293. Synchronizer Chain #269: Worst-Case MTBF is Not Calculated
294. Synchronizer Chain #270: Worst-Case MTBF is Not Calculated
295. Synchronizer Chain #271: Worst-Case MTBF is Not Calculated
296. Synchronizer Chain #272: Worst-Case MTBF is Not Calculated
297. Synchronizer Chain #273: Worst-Case MTBF is Not Calculated
298. Synchronizer Chain #274: Worst-Case MTBF is Not Calculated
299. Synchronizer Chain #275: Worst-Case MTBF is Not Calculated
300. Synchronizer Chain #276: Worst-Case MTBF is Not Calculated
301. Synchronizer Chain #277: Worst-Case MTBF is Not Calculated
302. Synchronizer Chain #278: Worst-Case MTBF is Not Calculated
303. Synchronizer Chain #279: Worst-Case MTBF is Not Calculated
304. Synchronizer Chain #280: Worst-Case MTBF is Not Calculated
305. Synchronizer Chain #281: Worst-Case MTBF is Not Calculated
306. Synchronizer Chain #282: Worst-Case MTBF is Not Calculated
307. Board Trace Model Assignments
308. Input Transition Times
309. Signal Integrity Metrics (Slow 1100mv 85c Model)
310. Setup Transfers
311. Hold Transfers
312. Recovery Transfers
313. Removal Transfers
314. Report TCCS
315. Report RSKM
316. Unconstrained Paths
317. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; Basic_Organ_Solution                               ;
; Device Family      ; Cyclone V                                          ;
; Device Name        ; 5CSEMA5F31C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow 1100mV 85C Model                              ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; SDC File List                                              ;
+------------------------+--------+--------------------------+
; SDC File Path          ; Status ; Read at                  ;
+------------------------+--------+--------------------------+
; timing_constraints.sdc ; OK     ; Fri Jan 24 03:05:28 2020 ;
+------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                                ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                                                                                       ; Base ; 33.333 ; 30.0 MHz  ; 0.000 ; 16.666 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck }                                                                                                                                       ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|audio_clock:u4|LRCK_1X }                                                                                                     ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|audio_clock:u4|oAUD_BCK }                                                                                                    ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK }                                                                                             ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] }             ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] } ;
; CLOCK_50                                                                                                                                                  ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                                                                  ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { doublesync:key2_doublsync|reg2 }                                                                                                                            ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg }                                                                                ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg }                                                                      ;
; speed_down_event_trigger                                                                                                                                  ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_down_event_trigger }                                                                                                                                  ;
; speed_up_event_trigger                                                                                                                                    ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_up_event_trigger }                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; 84.55 MHz  ; 84.55 MHz       ; altera_reserved_tck                                                                                                                                       ;      ;
; 85.98 MHz  ; 85.98 MHz       ; CLOCK_50                                                                                                                                                  ;      ;
; 120.19 MHz ; 120.19 MHz      ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ;      ;
; 177.02 MHz ; 177.02 MHz      ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;      ;
; 191.28 MHz ; 191.28 MHz      ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ;      ;
; 253.55 MHz ; 253.55 MHz      ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;      ;
; 294.38 MHz ; 294.38 MHz      ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                                  ; 5.793  ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 10.753 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 11.620 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 15.712 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 16.320 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 17.421 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 17.584 ; 0.000         ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 34.351 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 36.603 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                                                                                                       ; 0.233 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 0.248 ; 0.000         ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 0.274 ; 0.000         ;
; CLOCK_50                                                                                                                                                  ; 0.297 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0.397 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.406 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 0.471 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 0.732 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 1.828 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; speed_up_event_trigger                                                                                                                                    ; 4.778  ; 0.000         ;
; speed_down_event_trigger                                                                                                                                  ; 4.785  ; 0.000         ;
; CLOCK_50                                                                                                                                                  ; 6.284  ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 14.983 ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 14.992 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 15.188 ; 0.000         ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; 15.420 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                                  ; 0.547  ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 0.690  ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 2.278  ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 2.872  ; 0.000         ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; 3.055  ; 0.000         ;
; speed_down_event_trigger                                                                                                                                  ; 13.478 ; 0.000         ;
; speed_up_event_trigger                                                                                                                                    ; 13.494 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                                  ; 8.452  ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 15.179 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 18.714 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 19.156 ; 0.000         ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 19.263 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 19.263 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 19.320 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 19.344 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 19.365 ; 0.000         ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; 19.404 ; 0.000         ;
; speed_down_event_trigger                                                                                                                                  ; 19.407 ; 0.000         ;
; speed_up_event_trigger                                                                                                                                    ; 19.409 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                      ;
+---------------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+---------------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; KEY[*]              ; CLOCK_50                                                                             ; 8.253  ; 9.343  ; Rise       ; CLOCK_50                                                                             ;
;  KEY[0]             ; CLOCK_50                                                                             ; 7.393  ; 8.078  ; Rise       ; CLOCK_50                                                                             ;
;  KEY[1]             ; CLOCK_50                                                                             ; 6.947  ; 7.788  ; Rise       ; CLOCK_50                                                                             ;
;  KEY[2]             ; CLOCK_50                                                                             ; 8.018  ; 9.010  ; Rise       ; CLOCK_50                                                                             ;
;  KEY[3]             ; CLOCK_50                                                                             ; 8.253  ; 9.343  ; Rise       ; CLOCK_50                                                                             ;
; SW[*]               ; CLOCK_50                                                                             ; 11.621 ; 13.004 ; Rise       ; CLOCK_50                                                                             ;
;  SW[0]              ; CLOCK_50                                                                             ; 9.623  ; 10.436 ; Rise       ; CLOCK_50                                                                             ;
;  SW[1]              ; CLOCK_50                                                                             ; 9.927  ; 10.873 ; Rise       ; CLOCK_50                                                                             ;
;  SW[2]              ; CLOCK_50                                                                             ; 11.621 ; 13.004 ; Rise       ; CLOCK_50                                                                             ;
;  SW[3]              ; CLOCK_50                                                                             ; 10.696 ; 12.123 ; Rise       ; CLOCK_50                                                                             ;
;  SW[8]              ; CLOCK_50                                                                             ; 0.416  ; 1.028  ; Rise       ; CLOCK_50                                                                             ;
;  SW[9]              ; CLOCK_50                                                                             ; 2.175  ; 2.787  ; Rise       ; CLOCK_50                                                                             ;
; KEY[*]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; 2.530  ; 3.137  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[0]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; 2.530  ; 3.137  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[1]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; 2.491  ; 3.110  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
; SW[*]               ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 11.028 ; 12.551 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[0]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 9.063  ; 10.047 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[1]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 9.434  ; 10.346 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[2]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 11.028 ; 12.551 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[3]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 10.083 ; 12.018 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
; altera_reserved_tdi ; altera_reserved_tck                                                                  ; 2.605  ; 3.121  ; Rise       ; altera_reserved_tck                                                                  ;
; altera_reserved_tms ; altera_reserved_tck                                                                  ; 2.974  ; 3.400  ; Rise       ; altera_reserved_tck                                                                  ;
; FPGA_I2C_SDAT       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ; 3.581  ; 4.368  ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ;
+---------------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                       ;
+---------------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+---------------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; KEY[*]              ; CLOCK_50                                                                             ; 0.416  ; -0.313 ; Rise       ; CLOCK_50                                                                             ;
;  KEY[0]             ; CLOCK_50                                                                             ; -1.111 ; -1.930 ; Rise       ; CLOCK_50                                                                             ;
;  KEY[1]             ; CLOCK_50                                                                             ; -0.916 ; -1.536 ; Rise       ; CLOCK_50                                                                             ;
;  KEY[2]             ; CLOCK_50                                                                             ; 0.416  ; -0.313 ; Rise       ; CLOCK_50                                                                             ;
;  KEY[3]             ; CLOCK_50                                                                             ; -1.767 ; -2.612 ; Rise       ; CLOCK_50                                                                             ;
; SW[*]               ; CLOCK_50                                                                             ; 0.649  ; 0.129  ; Rise       ; CLOCK_50                                                                             ;
;  SW[0]              ; CLOCK_50                                                                             ; -1.184 ; -1.844 ; Rise       ; CLOCK_50                                                                             ;
;  SW[1]              ; CLOCK_50                                                                             ; -1.751 ; -2.591 ; Rise       ; CLOCK_50                                                                             ;
;  SW[2]              ; CLOCK_50                                                                             ; -2.820 ; -4.072 ; Rise       ; CLOCK_50                                                                             ;
;  SW[3]              ; CLOCK_50                                                                             ; -2.592 ; -3.524 ; Rise       ; CLOCK_50                                                                             ;
;  SW[8]              ; CLOCK_50                                                                             ; 0.649  ; 0.129  ; Rise       ; CLOCK_50                                                                             ;
;  SW[9]              ; CLOCK_50                                                                             ; -0.898 ; -1.422 ; Rise       ; CLOCK_50                                                                             ;
; KEY[*]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; -1.714 ; -2.279 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[0]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; -1.765 ; -2.322 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[1]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; -1.714 ; -2.279 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
; SW[*]               ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -1.767 ; -2.368 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[0]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -1.767 ; -2.368 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[1]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -2.102 ; -2.850 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[2]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -2.963 ; -3.924 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[3]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -1.858 ; -2.412 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
; altera_reserved_tdi ; altera_reserved_tck                                                                  ; 0.761  ; 0.384  ; Rise       ; altera_reserved_tck                                                                  ;
; altera_reserved_tms ; altera_reserved_tck                                                                  ; 0.531  ; 0.175  ; Rise       ; altera_reserved_tck                                                                  ;
; FPGA_I2C_SDAT       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ; -2.501 ; -3.126 ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ;
+---------------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                                                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                           ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50                                                                                                                                                  ; 9.808  ; 10.080 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[0]          ; CLOCK_50                                                                                                                                                  ; 7.717  ; 7.893  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[1]          ; CLOCK_50                                                                                                                                                  ; 9.291  ; 9.386  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[2]          ; CLOCK_50                                                                                                                                                  ; 7.608  ; 7.735  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[3]          ; CLOCK_50                                                                                                                                                  ; 8.055  ; 8.244  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[4]          ; CLOCK_50                                                                                                                                                  ; 9.808  ; 10.080 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[5]          ; CLOCK_50                                                                                                                                                  ; 9.470  ; 9.585  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[6]          ; CLOCK_50                                                                                                                                                  ; 9.563  ; 9.646  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[7]          ; CLOCK_50                                                                                                                                                  ; 9.513  ; 9.652  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[8]          ; CLOCK_50                                                                                                                                                  ; 9.455  ; 9.625  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[10]         ; CLOCK_50                                                                                                                                                  ; 9.666  ; 9.766  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[11]         ; CLOCK_50                                                                                                                                                  ; 9.696  ; 9.800  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[12]         ; CLOCK_50                                                                                                                                                  ; 9.677  ; 9.778  ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LEDR[*]             ; CLOCK_50                                                                                                                                                  ; 9.957  ; 10.184 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[0]            ; CLOCK_50                                                                                                                                                  ; 9.888  ; 9.795  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[1]            ; CLOCK_50                                                                                                                                                  ; 9.908  ; 10.034 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[2]            ; CLOCK_50                                                                                                                                                  ; 9.957  ; 10.184 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[3]            ; CLOCK_50                                                                                                                                                  ; 7.849  ; 8.043  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[4]            ; CLOCK_50                                                                                                                                                  ; 9.742  ; 9.806  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[5]            ; CLOCK_50                                                                                                                                                  ; 7.814  ; 7.964  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[6]            ; CLOCK_50                                                                                                                                                  ; 9.702  ; 9.984  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[7]            ; CLOCK_50                                                                                                                                                  ; 8.205  ; 8.467  ; Rise       ; CLOCK_50                                                                                                                                                  ;
; altera_reserved_tdo ; altera_reserved_tck                                                                                                                                       ; 5.509  ; 5.570  ; Rise       ; altera_reserved_tck                                                                                                                                       ;
; altera_reserved_tdo ; altera_reserved_tck                                                                                                                                       ; 6.445  ; 6.549  ; Fall       ; altera_reserved_tck                                                                                                                                       ;
; FPGA_I2C_SCLK       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 8.645  ; 8.387  ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; FPGA_I2C_SDAT       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 6.082  ; 6.233  ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; FPGA_I2C_SCLK       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 5.453  ;        ; Fall       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; AUD_XCK             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 6.084  ;        ; Rise       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_XCK             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;        ; 6.532  ; Fall       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_ADCLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 6.183  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 11.293 ; 12.913 ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 6.297  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_ADCLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;        ; 6.618  ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 11.364 ; 12.863 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;        ; 6.836  ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_BCLK            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 5.637  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_BCLK            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;        ; 6.007  ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 13.070 ; 14.684 ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                            ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                                                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                                           ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50                                                                                                                                                  ; 6.980 ; 7.097 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[0]          ; CLOCK_50                                                                                                                                                  ; 7.070 ; 7.223 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[1]          ; CLOCK_50                                                                                                                                                  ; 7.559 ; 7.627 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[2]          ; CLOCK_50                                                                                                                                                  ; 6.980 ; 7.097 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[3]          ; CLOCK_50                                                                                                                                                  ; 7.360 ; 7.520 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[4]          ; CLOCK_50                                                                                                                                                  ; 8.005 ; 8.186 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[5]          ; CLOCK_50                                                                                                                                                  ; 7.726 ; 7.800 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[6]          ; CLOCK_50                                                                                                                                                  ; 7.824 ; 7.878 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[7]          ; CLOCK_50                                                                                                                                                  ; 7.774 ; 7.874 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[8]          ; CLOCK_50                                                                                                                                                  ; 7.708 ; 7.828 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[10]         ; CLOCK_50                                                                                                                                                  ; 7.907 ; 7.978 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[11]         ; CLOCK_50                                                                                                                                                  ; 7.937 ; 8.011 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[12]         ; CLOCK_50                                                                                                                                                  ; 7.929 ; 8.006 ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LEDR[*]             ; CLOCK_50                                                                                                                                                  ; 7.157 ; 7.285 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[0]            ; CLOCK_50                                                                                                                                                  ; 8.097 ; 8.029 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[1]            ; CLOCK_50                                                                                                                                                  ; 8.131 ; 8.228 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[2]            ; CLOCK_50                                                                                                                                                  ; 8.151 ; 8.299 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[3]            ; CLOCK_50                                                                                                                                                  ; 7.187 ; 7.356 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[4]            ; CLOCK_50                                                                                                                                                  ; 7.966 ; 7.999 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[5]            ; CLOCK_50                                                                                                                                                  ; 7.157 ; 7.285 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[6]            ; CLOCK_50                                                                                                                                                  ; 7.915 ; 8.114 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  LEDR[7]            ; CLOCK_50                                                                                                                                                  ; 7.490 ; 7.655 ; Rise       ; CLOCK_50                                                                                                                                                  ;
; altera_reserved_tdo ; altera_reserved_tck                                                                                                                                       ; 5.229 ; 5.278 ; Rise       ; altera_reserved_tck                                                                                                                                       ;
; altera_reserved_tdo ; altera_reserved_tck                                                                                                                                       ; 5.291 ; 5.363 ; Fall       ; altera_reserved_tck                                                                                                                                       ;
; FPGA_I2C_SCLK       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 5.668 ; 5.138 ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; FPGA_I2C_SDAT       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 5.542 ; 5.667 ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; FPGA_I2C_SCLK       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 4.998 ;       ; Fall       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; AUD_XCK             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 5.700 ;       ; Rise       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_XCK             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;       ; 6.055 ; Fall       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_ADCLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 5.796 ;       ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 7.793 ; 8.853 ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 5.880 ;       ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_ADCLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;       ; 6.177 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8.085 ; 9.063 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;       ; 6.332 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_BCLK            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 5.303 ;       ; Rise       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_BCLK            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;       ; 5.628 ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 7.780 ; 8.779 ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ;        ; 9.795  ; 11.117 ;        ;
; SW[0]      ; HEX0[1]     ;        ; 9.381  ; 10.246 ;        ;
; SW[0]      ; HEX0[2]     ; 9.778  ;        ;        ; 11.079 ;
; SW[0]      ; HEX0[3]     ; 9.974  ;        ;        ; 10.984 ;
; SW[0]      ; HEX0[4]     ; 10.179 ;        ;        ; 11.628 ;
; SW[0]      ; HEX0[5]     ;        ; 10.022 ; 11.190 ;        ;
; SW[0]      ; HEX0[6]     ; 10.024 ;        ;        ; 11.401 ;
; SW[0]      ; HEX1[0]     ;        ; 10.110 ; 11.234 ;        ;
; SW[0]      ; HEX1[1]     ;        ; 10.537 ; 10.836 ;        ;
; SW[0]      ; HEX1[2]     ;        ; 10.263 ; 11.389 ;        ;
; SW[0]      ; HEX1[3]     ;        ; 10.346 ; 10.591 ;        ;
; SW[0]      ; HEX1[4]     ; 11.222 ;        ;        ; 12.842 ;
; SW[0]      ; HEX1[5]     ;        ; 10.079 ; 11.176 ;        ;
; SW[0]      ; HEX1[6]     ; 9.666  ;        ;        ; 10.949 ;
; SW[0]      ; HEX2[0]     ;        ; 10.622 ; 11.900 ;        ;
; SW[0]      ; HEX2[1]     ;        ; 11.426 ; 12.972 ;        ;
; SW[0]      ; HEX2[2]     ; 10.954 ;        ;        ; 12.709 ;
; SW[0]      ; HEX2[3]     ; 10.500 ;        ;        ; 11.777 ;
; SW[0]      ; HEX2[4]     ; 10.574 ;        ;        ; 11.810 ;
; SW[0]      ; HEX2[5]     ; 10.015 ;        ;        ; 11.347 ;
; SW[0]      ; HEX2[6]     ; 10.817 ;        ;        ; 12.522 ;
; SW[0]      ; HEX3[1]     ; 9.020  ;        ;        ; 9.928  ;
; SW[0]      ; HEX3[2]     ; 10.061 ;        ;        ; 11.435 ;
; SW[0]      ; HEX3[5]     ; 9.379  ;        ;        ; 10.435 ;
; SW[0]      ; HEX3[6]     ; 9.539  ;        ;        ; 10.709 ;
; SW[0]      ; HEX4[0]     ; 9.352  ;        ;        ; 10.430 ;
; SW[0]      ; HEX4[3]     ; 9.707  ;        ;        ; 10.926 ;
; SW[0]      ; HEX4[4]     ; 9.009  ;        ;        ; 9.923  ;
; SW[0]      ; HEX4[5]     ; 8.992  ;        ;        ; 9.927  ;
; SW[0]      ; HEX4[6]     ; 8.615  ;        ;        ; 9.398  ;
; SW[0]      ; HEX5[1]     ; 8.517  ;        ;        ; 9.230  ;
; SW[0]      ; HEX5[2]     ; 8.145  ;        ;        ; 8.698  ;
; SW[0]      ; HEX5[4]     ; 9.609  ;        ;        ; 10.779 ;
; SW[0]      ; HEX5[5]     ; 8.292  ;        ;        ; 8.932  ;
; SW[0]      ; HEX5[6]     ; 9.643  ;        ;        ; 10.816 ;
; SW[1]      ; HEX0[0]     ;        ; 10.343 ; 11.653 ;        ;
; SW[1]      ; HEX0[1]     ;        ; 9.778  ; 10.665 ;        ;
; SW[1]      ; HEX0[2]     ; 10.326 ;        ;        ; 11.649 ;
; SW[1]      ; HEX0[3]     ;        ; 10.251 ; 10.836 ;        ;
; SW[1]      ; HEX0[4]     ;        ; 11.447 ; 11.636 ;        ;
; SW[1]      ; HEX0[5]     ;        ; 10.060 ; 11.427 ;        ;
; SW[1]      ; HEX0[6]     ;        ; 11.220 ; 11.481 ;        ;
; SW[1]      ; HEX1[0]     ; 10.894 ;        ;        ; 11.361 ;
; SW[1]      ; HEX1[1]     ; 10.096 ;        ;        ; 11.400 ;
; SW[1]      ; HEX1[2]     ; 10.672 ;        ;        ; 11.049 ;
; SW[1]      ; HEX1[3]     ; 10.017 ; 10.418 ; 10.844 ; 11.231 ;
; SW[1]      ; HEX1[4]     ;        ; 11.306 ; 11.415 ;        ;
; SW[1]      ; HEX1[5]     ; 10.464 ;        ;        ; 10.870 ;
; SW[1]      ; HEX1[6]     ; 10.283 ;        ;        ; 11.563 ;
; SW[1]      ; HEX2[0]     ;        ; 10.992 ; 12.421 ;        ;
; SW[1]      ; HEX2[1]     ;        ; 10.854 ; 12.208 ;        ;
; SW[1]      ; HEX2[2]     ;        ; 12.573 ; 12.360 ;        ;
; SW[1]      ; HEX2[3]     ;        ; 11.148 ; 11.325 ;        ;
; SW[1]      ; HEX2[4]     ; 10.606 ; 11.223 ; 11.443 ; 12.042 ;
; SW[1]      ; HEX2[5]     ;        ; 10.074 ; 10.182 ;        ;
; SW[1]      ; HEX2[6]     ;        ; 12.386 ; 12.223 ;        ;
; SW[2]      ; HEX0[0]     ; 12.540 ;        ;        ; 13.568 ;
; SW[2]      ; HEX0[1]     ; 11.551 ; 11.429 ; 13.117 ; 13.003 ;
; SW[2]      ; HEX0[2]     ; 11.969 ; 12.527 ; 13.546 ; 14.096 ;
; SW[2]      ; HEX0[3]     ; 11.847 ; 12.144 ; 13.404 ; 13.693 ;
; SW[2]      ; HEX0[4]     ; 12.371 ;        ;        ; 14.541 ;
; SW[2]      ; HEX0[5]     ; 12.143 ;        ;        ; 13.155 ;
; SW[2]      ; HEX0[6]     ; 12.216 ;        ;        ; 14.314 ;
; SW[2]      ; HEX1[1]     ; 11.972 ;        ;        ; 13.938 ;
; SW[2]      ; HEX1[2]     ;        ; 11.789 ; 13.785 ;        ;
; SW[2]      ; HEX1[3]     ; 11.604 ; 12.076 ; 13.174 ; 13.553 ;
; SW[2]      ; HEX1[4]     ; 13.044 ;        ;        ; 15.346 ;
; SW[2]      ; HEX1[5]     ; 12.269 ;        ;        ; 13.328 ;
; SW[2]      ; HEX1[6]     ;        ; 12.398 ; 13.390 ;        ;
; SW[2]      ; HEX2[0]     ;        ; 11.932 ; 14.099 ;        ;
; SW[2]      ; HEX2[1]     ;        ; 13.248 ; 15.476 ;        ;
; SW[2]      ; HEX2[2]     ;        ; 14.176 ; 14.696 ;        ;
; SW[2]      ; HEX2[3]     ;        ; 12.731 ; 13.633 ;        ;
; SW[2]      ; HEX2[4]     ;        ; 12.764 ; 13.707 ;        ;
; SW[2]      ; HEX2[5]     ;        ; 11.642 ; 12.268 ;        ;
; SW[2]      ; HEX2[6]     ;        ; 13.989 ; 14.559 ;        ;
; SW[3]      ; HEX0[0]     ;        ; 10.536 ; 12.097 ;        ;
; SW[3]      ; HEX0[1]     ;        ; 9.966  ; 11.098 ;        ;
; SW[3]      ; HEX0[2]     ; 10.774 ; 11.383 ; 11.753 ; 12.411 ;
; SW[3]      ; HEX0[3]     ; 10.798 ; 11.152 ; 11.908 ; 12.295 ;
; SW[3]      ; HEX0[4]     ;        ; 11.656 ; 12.168 ;        ;
; SW[3]      ; HEX0[5]     ;        ; 10.846 ; 12.461 ;        ;
; SW[3]      ; HEX0[6]     ;        ; 11.429 ; 12.013 ;        ;
; SW[3]      ; HEX1[0]     ;        ; 10.680 ; 12.224 ;        ;
; SW[3]      ; HEX1[1]     ; 10.967 ;        ;        ; 12.587 ;
; SW[3]      ; HEX1[2]     ; 11.487 ;        ;        ; 11.964 ;
; SW[3]      ; HEX1[3]     ; 10.794 ; 11.238 ; 11.763 ; 12.256 ;
; SW[3]      ; HEX1[4]     ; 12.855 ;        ;        ; 14.813 ;
; SW[3]      ; HEX1[5]     ;        ; 10.817 ; 12.301 ;        ;
; SW[3]      ; HEX1[6]     ; 10.449 ;        ;        ; 11.977 ;
; SW[3]      ; HEX2[0]     ; 11.970 ;        ;        ; 12.529 ;
; SW[3]      ; HEX2[1]     ;        ; 13.059 ; 14.943 ;        ;
; SW[3]      ; HEX2[2]     ; 11.723 ;        ;        ; 13.722 ;
; SW[3]      ; HEX2[4]     ; 11.397 ; 12.061 ; 12.383 ; 13.081 ;
; SW[3]      ; HEX2[5]     ; 10.033 ;        ;        ; 11.337 ;
; SW[3]      ; HEX2[6]     ; 11.586 ;        ;        ; 13.535 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ;        ; 8.844  ; 9.872  ;        ;
; SW[0]      ; HEX0[1]     ;        ; 8.566  ; 9.228  ;        ;
; SW[0]      ; HEX0[2]     ; 8.817  ;        ;        ; 9.826  ;
; SW[0]      ; HEX0[3]     ; 9.026  ;        ;        ; 9.846  ;
; SW[0]      ; HEX0[4]     ; 9.209  ;        ;        ; 10.378 ;
; SW[0]      ; HEX0[5]     ;        ; 9.027  ; 9.907  ;        ;
; SW[0]      ; HEX0[6]     ; 9.050  ;        ;        ; 10.131 ;
; SW[0]      ; HEX1[0]     ;        ; 9.129  ; 9.983  ;        ;
; SW[0]      ; HEX1[1]     ;        ; 9.377  ; 9.745  ;        ;
; SW[0]      ; HEX1[2]     ;        ; 9.312  ; 10.224 ;        ;
; SW[0]      ; HEX1[3]     ;        ; 9.328  ; 9.580  ;        ;
; SW[0]      ; HEX1[4]     ; 10.077 ;        ;        ; 11.392 ;
; SW[0]      ; HEX1[5]     ;        ; 9.138  ; 10.018 ;        ;
; SW[0]      ; HEX1[6]     ; 8.726  ;        ;        ; 9.738  ;
; SW[0]      ; HEX2[0]     ;        ; 9.552  ; 10.527 ;        ;
; SW[0]      ; HEX2[1]     ;        ; 10.314 ; 11.646 ;        ;
; SW[0]      ; HEX2[2]     ; 9.902  ;        ;        ; 11.334 ;
; SW[0]      ; HEX2[3]     ; 9.470  ;        ;        ; 10.472 ;
; SW[0]      ; HEX2[4]     ; 9.578  ;        ;        ; 10.592 ;
; SW[0]      ; HEX2[5]     ; 9.086  ;        ;        ; 10.161 ;
; SW[0]      ; HEX2[6]     ; 9.784  ;        ;        ; 11.168 ;
; SW[0]      ; HEX3[1]     ; 8.281  ;        ;        ; 9.075  ;
; SW[0]      ; HEX3[2]     ; 9.168  ;        ;        ; 10.364 ;
; SW[0]      ; HEX3[5]     ; 8.586  ;        ;        ; 9.507  ;
; SW[0]      ; HEX3[6]     ; 8.717  ;        ;        ; 9.739  ;
; SW[0]      ; HEX4[0]     ; 8.559  ;        ;        ; 9.501  ;
; SW[0]      ; HEX4[3]     ; 8.862  ;        ;        ; 9.922  ;
; SW[0]      ; HEX4[4]     ; 8.263  ;        ;        ; 9.063  ;
; SW[0]      ; HEX4[5]     ; 8.247  ;        ;        ; 9.067  ;
; SW[0]      ; HEX4[6]     ; 7.924  ;        ;        ; 8.613  ;
; SW[0]      ; HEX5[1]     ; 7.851  ;        ;        ; 8.481  ;
; SW[0]      ; HEX5[2]     ; 7.527  ;        ;        ; 8.020  ;
; SW[0]      ; HEX5[4]     ; 8.788  ;        ;        ; 9.811  ;
; SW[0]      ; HEX5[5]     ; 7.649  ;        ;        ; 8.217  ;
; SW[0]      ; HEX5[6]     ; 8.822  ;        ;        ; 9.848  ;
; SW[1]      ; HEX0[0]     ;        ; 9.372  ; 10.417 ;        ;
; SW[1]      ; HEX0[1]     ;        ; 8.948  ; 9.743  ;        ;
; SW[1]      ; HEX0[2]     ; 9.351  ;        ;        ; 10.409 ;
; SW[1]      ; HEX0[3]     ;        ; 9.282  ; 9.878  ;        ;
; SW[1]      ; HEX0[4]     ;        ; 10.188 ; 10.554 ;        ;
; SW[1]      ; HEX0[5]     ;        ; 9.160  ; 10.241 ;        ;
; SW[1]      ; HEX0[6]     ;        ; 9.941  ; 10.395 ;        ;
; SW[1]      ; HEX1[0]     ; 9.752  ;        ;        ; 10.292 ;
; SW[1]      ; HEX1[1]     ; 9.187  ;        ;        ; 10.204 ;
; SW[1]      ; HEX1[2]     ; 9.681  ;        ;        ; 10.107 ;
; SW[1]      ; HEX1[3]     ; 9.172  ; 9.453  ; 9.921  ; 10.192 ;
; SW[1]      ; HEX1[4]     ;        ; 10.112 ; 10.366 ;        ;
; SW[1]      ; HEX1[5]     ; 9.479  ;        ;        ; 9.937  ;
; SW[1]      ; HEX1[6]     ; 9.303  ;        ;        ; 10.335 ;
; SW[1]      ; HEX2[0]     ;        ; 9.932  ; 11.064 ;        ;
; SW[1]      ; HEX2[1]     ;        ; 9.896  ; 11.062 ;        ;
; SW[1]      ; HEX2[2]     ;        ; 11.252 ; 11.206 ;        ;
; SW[1]      ; HEX2[3]     ;        ; 10.019 ; 10.317 ;        ;
; SW[1]      ; HEX2[4]     ; 9.707  ; 10.175 ; 10.464 ; 10.920 ;
; SW[1]      ; HEX2[5]     ;        ; 9.012  ; 9.261  ;        ;
; SW[1]      ; HEX2[6]     ;        ; 11.086 ; 11.088 ;        ;
; SW[2]      ; HEX0[0]     ; 11.114 ;        ;        ; 11.998 ;
; SW[2]      ; HEX0[1]     ; 10.441 ; 10.342 ; 11.668 ; 11.575 ;
; SW[2]      ; HEX0[2]     ; 10.738 ; 11.099 ; 11.971 ; 12.328 ;
; SW[2]      ; HEX0[3]     ; 10.680 ; 10.885 ; 11.903 ; 12.103 ;
; SW[2]      ; HEX0[4]     ; 11.122 ;        ;        ; 12.768 ;
; SW[2]      ; HEX0[5]     ; 10.788 ;        ;        ; 11.673 ;
; SW[2]      ; HEX0[6]     ; 10.963 ;        ;        ; 12.521 ;
; SW[2]      ; HEX1[1]     ; 10.754 ;        ;        ; 12.223 ;
; SW[2]      ; HEX1[2]     ;        ; 10.655 ; 12.241 ;        ;
; SW[2]      ; HEX1[3]     ; 10.486 ; 10.873 ; 11.738 ; 12.033 ;
; SW[2]      ; HEX1[4]     ; 11.694 ;        ;        ; 13.428 ;
; SW[2]      ; HEX1[5]     ; 11.002 ;        ;        ; 11.869 ;
; SW[2]      ; HEX1[6]     ;        ; 10.937 ; 11.847 ;        ;
; SW[2]      ; HEX2[0]     ;        ; 10.748 ; 12.308 ;        ;
; SW[2]      ; HEX2[1]     ;        ; 11.931 ; 13.682 ;        ;
; SW[2]      ; HEX2[2]     ;        ; 12.548 ; 13.038 ;        ;
; SW[2]      ; HEX2[3]     ;        ; 11.353 ; 12.116 ;        ;
; SW[2]      ; HEX2[4]     ;        ; 11.472 ; 12.225 ;        ;
; SW[2]      ; HEX2[5]     ;        ; 10.327 ; 10.875 ;        ;
; SW[2]      ; HEX2[6]     ;        ; 12.382 ; 12.920 ;        ;
; SW[3]      ; HEX0[0]     ;        ; 9.555  ; 10.741 ;        ;
; SW[3]      ; HEX0[1]     ;        ; 9.126  ; 10.055 ;        ;
; SW[3]      ; HEX0[2]     ; 9.751  ; 10.093 ; 10.583 ; 10.952 ;
; SW[3]      ; HEX0[3]     ; 9.743  ; 10.004 ; 10.755 ; 10.937 ;
; SW[3]      ; HEX0[4]     ;        ; 10.428 ; 10.979 ;        ;
; SW[3]      ; HEX0[5]     ;        ; 9.746  ; 10.970 ;        ;
; SW[3]      ; HEX0[6]     ;        ; 10.181 ; 10.820 ;        ;
; SW[3]      ; HEX1[0]     ;        ; 9.696  ; 10.884 ;        ;
; SW[3]      ; HEX1[1]     ; 9.855  ;        ;        ; 11.098 ;
; SW[3]      ; HEX1[2]     ; 10.330 ;        ;        ; 10.838 ;
; SW[3]      ; HEX1[3]     ; 9.833  ; 10.107 ; 10.655 ; 10.957 ;
; SW[3]      ; HEX1[4]     ; 11.531 ;        ;        ; 13.080 ;
; SW[3]      ; HEX1[5]     ;        ; 9.846  ; 10.983 ;        ;
; SW[3]      ; HEX1[6]     ; 9.476  ;        ;        ; 10.642 ;
; SW[3]      ; HEX2[0]     ; 10.662 ;        ;        ; 11.209 ;
; SW[3]      ; HEX2[1]     ;        ; 11.768 ; 13.334 ;        ;
; SW[3]      ; HEX2[2]     ; 10.639 ;        ;        ; 12.224 ;
; SW[3]      ; HEX2[4]     ; 10.297 ; 10.832 ; 11.196 ; 11.654 ;
; SW[3]      ; HEX2[5]     ; 9.014  ;        ;        ; 9.987  ;
; SW[3]      ; HEX2[6]     ; 10.521 ;        ;        ; 12.058 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 8.549  ; 8.551  ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 8.734  ; 8.754  ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 10.474 ; 10.494 ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 8.549  ; 8.551  ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 8.964  ; 8.984  ; Rise       ; CLOCK_50        ;
;  GPIO_0[4] ; CLOCK_50   ; 9.067  ; 9.090  ; Rise       ; CLOCK_50        ;
;  GPIO_0[5] ; CLOCK_50   ; 10.510 ; 10.512 ; Rise       ; CLOCK_50        ;
;  GPIO_0[6] ; CLOCK_50   ; 10.844 ; 10.867 ; Rise       ; CLOCK_50        ;
;  GPIO_0[7] ; CLOCK_50   ; 9.303  ; 9.326  ; Rise       ; CLOCK_50        ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Output Enable Times                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 7.851 ; 7.852 ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 8.000 ; 8.019 ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 8.657 ; 8.676 ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 7.851 ; 7.852 ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 8.212 ; 8.231 ; Rise       ; CLOCK_50        ;
;  GPIO_0[4] ; CLOCK_50   ; 8.307 ; 8.329 ; Rise       ; CLOCK_50        ;
;  GPIO_0[5] ; CLOCK_50   ; 8.685 ; 8.686 ; Rise       ; CLOCK_50        ;
;  GPIO_0[6] ; CLOCK_50   ; 8.980 ; 9.002 ; Rise       ; CLOCK_50        ;
;  GPIO_0[7] ; CLOCK_50   ; 8.508 ; 8.530 ; Rise       ; CLOCK_50        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Output Disable Times                                                           ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 8.646     ; 8.644     ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 8.923     ; 8.903     ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 10.536    ; 10.516    ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 8.646     ; 8.644     ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 9.158     ; 9.138     ; Rise       ; CLOCK_50        ;
;  GPIO_0[4] ; CLOCK_50   ; 9.291     ; 9.268     ; Rise       ; CLOCK_50        ;
;  GPIO_0[5] ; CLOCK_50   ; 10.636    ; 10.634    ; Rise       ; CLOCK_50        ;
;  GPIO_0[6] ; CLOCK_50   ; 11.033    ; 11.010    ; Rise       ; CLOCK_50        ;
;  GPIO_0[7] ; CLOCK_50   ; 9.605     ; 9.582     ; Rise       ; CLOCK_50        ;
+------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                   ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 7.941     ; 7.940     ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 8.158     ; 8.139     ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 8.701     ; 8.682     ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 7.941     ; 7.940     ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 8.379     ; 8.360     ; Rise       ; CLOCK_50        ;
;  GPIO_0[4] ; CLOCK_50   ; 8.496     ; 8.474     ; Rise       ; CLOCK_50        ;
;  GPIO_0[5] ; CLOCK_50   ; 8.763     ; 8.762     ; Rise       ; CLOCK_50        ;
;  GPIO_0[6] ; CLOCK_50   ; 9.104     ; 9.082     ; Rise       ; CLOCK_50        ;
;  GPIO_0[7] ; CLOCK_50   ; 8.736     ; 8.714     ; Rise       ; CLOCK_50        ;
+------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 282
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 26.507 ns




+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                                                                                                                             ; Synchronization Node                                                                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                                                   ; to_slow_clk_interface:interface_actual_audio_data_left|clk_delay1                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                                                   ; to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap                                                                                       ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[0]                                                                     ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[8]                                                                                                                                                                                   ; doublesync:user_scope_enable_sync1|reg1                                                                                                                                           ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]  ; Not Calculated          ; Not Calculated       ; No                      ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_capture                                                                                             ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1                                                                                         ; Not Calculated          ; Not Calculated       ; No                      ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_capture                                                                                                       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync1                                                                                                   ; Not Calculated          ; Not Calculated       ; No                      ;
; doublesync:user_scope_enable_sync1|reg2                                                                                                                                                 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1                                                                                                                      ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]  ; Not Calculated          ; Not Calculated       ; No                      ;
; KEY[0]                                                                                                                                                                                  ; doublesync:key0_doublsync|reg1                                                                                                                                                    ; Not Calculated          ; Not Calculated       ; No                      ;
; KEY[1]                                                                                                                                                                                  ; doublesync:key1_doublsync|reg1                                                                                                                                                    ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]  ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]  ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[107]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[191]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[157]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[140]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[58]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[235]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[74]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[204]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[137]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[3]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[126]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[71]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[120]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[217]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[176]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[218]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[63]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[188]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[2]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[239]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[215]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[237]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[178]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[230]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[167]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[145]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[240]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[119]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[96]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[136]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[158]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[226]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[80]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[208]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[200]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[127]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[98]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[162]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[161]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[233]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[255]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[2]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[111]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[246]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[151]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[60]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[198]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[250]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[214]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[84]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[242]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[61]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[175]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; clk_divider:DIVIDECLK|counter[26]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[288]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[144]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[116]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[166]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[197]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[223]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[185]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[245]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[141]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[115]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[221]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[124]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[194]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[122]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[117]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[138]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[238]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[86]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[114]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[109]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[206]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[195]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[219]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[207]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[234]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[202]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[90]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[251]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[174]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[199]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[62]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[231]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[95]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[213]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[224]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[210]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[196]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[201]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[93]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[190]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[78]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[152]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[232]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[149]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[244]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[248]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[106]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[183]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[229]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[222]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[243]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[147]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[139]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[192]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[220]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[254]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[118]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[211]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[165]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[227]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[125]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[171]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[105]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[225]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[143]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[177]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[101]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[209]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[156]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[160]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[187]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[59]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[205]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[159]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[163]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[173]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[228]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[155]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[88]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[168]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[172]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[169]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[148]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[289]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[121]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[236]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[128]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[154]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[189]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[247]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[249]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[182]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[104]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[181]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[203]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[108]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[252]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[97]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[164]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[142]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[99]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[153]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[103]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[89]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[253]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] ; Not Calculated          ; Not Calculated       ; No                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------+
; Chain Summary                                                                               ;
+-------------------------+-------------------------------------------------------------------+
; Property                ; Value                                                             ;
+-------------------------+-------------------------------------------------------------------+
; Source Node             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X             ;
; Synchronization Node    ; to_slow_clk_interface:interface_actual_audio_data_left|clk_delay1 ;
; Worst-Case MTBF (years) ; Not Calculated                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                    ;
; Included in Design MTBF ; No                                                                ;
+-------------------------+-------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 26.507         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 3.125          ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X                    ;                ; 40.000       ; 25.0 MHz         ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X (INVERTED)         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50 (INVERTED)                                                      ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X                    ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  to_slow_clk_interface:interface_actual_audio_data_left|clk_delay1        ;                ;              ;                  ; 18.521       ;
;  to_slow_clk_interface:interface_actual_audio_data_left|clk_delay2        ;                ;              ;                  ; 7.986        ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------+
; Chain Summary                                                                                ;
+-------------------------+--------------------------------------------------------------------+
; Property                ; Value                                                              ;
+-------------------------+--------------------------------------------------------------------+
; Source Node             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X              ;
; Synchronization Node    ; to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1 ;
; Worst-Case MTBF (years) ; Not Calculated                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                     ;
; Included in Design MTBF ; No                                                                 ;
+-------------------------+--------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 26.792         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 3.125          ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X                    ;                ; 40.000       ; 25.0 MHz         ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X (INVERTED)         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50 (INVERTED)                                                      ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X                    ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1       ;                ;              ;                  ; 18.618       ;
;  to_slow_clk_interface:interface_actual_audio_data_right|clk_delay2       ;                ;              ;                  ; 8.174        ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------+
; Source Node             ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap             ;
; Synchronization Node    ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                ;
; Typical MTBF (years)    ; Not Calculated                                                                                                ;
; Included in Design MTBF ; No                                                                                                            ;
+-------------------------+---------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                       ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                          ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                        ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                           ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                   ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                   ; 27.295         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                      ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                   ;                ;              ;                  ;              ;
;  doublesync:key2_doublsync|reg2                                                                                ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                          ;                ;              ;                  ;              ;
;  CLOCK_50 (INVERTED)                                                                                           ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                            ;                ;              ;                  ;              ;
;  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap             ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                      ;                ;              ;                  ;              ;
;  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[0] ;                ;              ;                  ; 18.434       ;
;  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ;                ;              ;                  ; 8.861        ;
+----------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------+
; Chain Summary                                                     ;
+-------------------------+-----------------------------------------+
; Property                ; Value                                   ;
+-------------------------+-----------------------------------------+
; Source Node             ; SW[8]                                   ;
; Synchronization Node    ; doublesync:user_scope_enable_sync1|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                          ;
; Typical MTBF (years)    ; Not Calculated                          ;
; Included in Design MTBF ; No                                      ;
+-------------------------+-----------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 34.239         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  Unknown                                                                  ;                ;              ;                  ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  SW[8]                                                                    ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  doublesync:user_scope_enable_sync1|reg1                                  ;                ;              ;                  ; 18.768       ;
;  doublesync:user_scope_enable_sync1|reg2                                  ;                ;              ;                  ; 15.471       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 42.428         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                        ;                ;              ;                  ; 30.659       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.769       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_capture ;
; Synchronization Node    ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1   ;
; Worst-Case MTBF (years) ; Not Calculated                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                 ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                 ; 45.877         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                          ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_capture ;                ;              ;                  ;              ;
; Synchronization Registers                                                                    ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1   ;                ;              ;                  ; 18.682       ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync2   ;                ;              ;                  ; 18.694       ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync3   ;                ;              ;                  ; 8.501        ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------+
; Property                ; Value                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------+
; Source Node             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_capture ;
; Synchronization Node    ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync1   ;
; Worst-Case MTBF (years) ; Not Calculated                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                    ;
; Included in Design MTBF ; No                                                                                ;
+-------------------------+-----------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                           ;
+------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                              ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                       ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                       ; 46.565         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)          ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                       ;                ;              ;                  ;              ;
;  Unknown                                                                           ;                ;              ;                  ;              ;
; Synchronization Clock                                                              ;                ;              ;                  ;              ;
;  CLOCK_50                                                                          ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_capture ;                ;              ;                  ;              ;
; Synchronization Registers                                                          ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync1   ;                ;              ;                  ; 18.763       ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync2   ;                ;              ;                  ; 18.787       ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync3   ;                ;              ;                  ; 9.015        ;
+------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------+
; Chain Summary                                                                          ;
+-------------------------+--------------------------------------------------------------+
; Property                ; Value                                                        ;
+-------------------------+--------------------------------------------------------------+
; Source Node             ; doublesync:user_scope_enable_sync1|reg2                      ;
; Synchronization Node    ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                                               ;
; Typical MTBF (years)    ; Not Calculated                                               ;
; Included in Design MTBF ; No                                                           ;
+-------------------------+--------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                               ; 54.498         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                  ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                               ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                  ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg (INVERTED)                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                        ;                ;              ;                  ;              ;
;  doublesync:user_scope_enable_sync1|reg2                                                                                                                                                   ;                ;              ;                  ;              ;
;  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|enable_scope ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                  ;                ;              ;                  ;              ;
;  scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1                                                                                                                              ;                ;              ;                  ; 37.590       ;
;  scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                                                                                                              ;                ;              ;                  ; 16.908       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 73.413         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                        ;                ;              ;                  ; 30.280       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.364       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.769       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------+
; Chain Summary                                            ;
+-------------------------+--------------------------------+
; Property                ; Value                          ;
+-------------------------+--------------------------------+
; Source Node             ; KEY[0]                         ;
; Synchronization Node    ; doublesync:key0_doublsync|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                 ;
; Typical MTBF (years)    ; Not Calculated                 ;
; Included in Design MTBF ; No                             ;
+-------------------------+--------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                    ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                ; 91.919         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                         ;                ;              ;                  ;              ;
;  KEY[0]                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                   ;                ;              ;                  ;              ;
;  doublesync:key0_doublsync|reg1                                             ;                ;              ;                  ; 37.954       ;
;  doublesync:key0_doublsync|reg2                                             ;                ;              ;                  ; 36.330       ;
;  speed_up_event_trigger                                                     ;                ;              ;                  ; 17.635       ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------+
; Chain Summary                                            ;
+-------------------------+--------------------------------+
; Property                ; Value                          ;
+-------------------------+--------------------------------+
; Source Node             ; KEY[1]                         ;
; Synchronization Node    ; doublesync:key1_doublsync|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                 ;
; Typical MTBF (years)    ; Not Calculated                 ;
; Included in Design MTBF ; No                             ;
+-------------------------+--------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                    ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                ; 92.476         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                         ;                ;              ;                  ;              ;
;  KEY[1]                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                   ;                ;              ;                  ;              ;
;  doublesync:key1_doublsync|reg1                                             ;                ;              ;                  ; 38.079       ;
;  doublesync:key1_doublsync|reg2                                             ;                ;              ;                  ; 36.976       ;
;  speed_down_event_trigger                                                   ;                ;              ;                  ; 17.421       ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 104.951        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                        ;                ;              ;                  ; 30.366       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.452       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.364       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.769       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 5              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 135.909        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                        ;                ;              ;                  ; 30.058       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.452       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.364       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.769       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; No                                                                                                                                 ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 147.583        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  Unknown                                                                                                                            ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                               ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0] ;                ;              ;                  ; 37.535       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1] ;                ;              ;                  ; 37.510       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2] ;                ;              ;                  ; 38.126       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3] ;                ;              ;                  ; 34.412       ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 167.834        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                        ;                ;              ;                  ; 30.681       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 31.302       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.452       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.364       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.769       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[107] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 186.535        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[107]                                                                                                                                                                         ;                ;              ;                  ; 38.136       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][107]                                                                                    ;                ;              ;                  ; 36.164       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][107]                                                                                    ;                ;              ;                  ; 37.200       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][107]                                                                                    ;                ;              ;                  ; 37.579       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]                                                                                    ;                ;              ;                  ; 37.456       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[191] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 186.605        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[191]                                                                                                                                                                          ;                ;              ;                  ; 37.961       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][191]                                                                                     ;                ;              ;                  ; 37.322       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][191]                                                                                     ;                ;              ;                  ; 36.874       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][191]                                                                                     ;                ;              ;                  ; 37.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][191]                                                                                     ;                ;              ;                  ; 37.345       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[157] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 186.785        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[157]                                                                                                                                                                          ;                ;              ;                  ; 37.213       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][157]                                                                                     ;                ;              ;                  ; 38.120       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][157]                                                                                     ;                ;              ;                  ; 36.090       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][157]                                                                                     ;                ;              ;                  ; 37.556       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][157]                                                                                     ;                ;              ;                  ; 37.806       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[140] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.010        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[140]                                                                                                                                                                          ;                ;              ;                  ; 37.554       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][140]                                                                                     ;                ;              ;                  ; 37.264       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][140]                                                                                     ;                ;              ;                  ; 37.607       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][140]                                                                                     ;                ;              ;                  ; 37.079       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][140]                                                                                     ;                ;              ;                  ; 37.506       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 187.188        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                         ;                ;              ;                  ; 37.448       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                    ;                ;              ;                  ; 37.544       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                    ;                ;              ;                  ; 37.359       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                    ;                ;              ;                  ; 37.993       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                    ;                ;              ;                  ; 36.844       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 187.243        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]                                                                                                                                                                         ;                ;              ;                  ; 37.448       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]                                                                                    ;                ;              ;                  ; 38.183       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47]                                                                                    ;                ;              ;                  ; 38.055       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][47]                                                                                    ;                ;              ;                  ; 37.877       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                    ;                ;              ;                  ; 35.680       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 187.298        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                                                         ;                ;              ;                  ; 37.940       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                    ;                ;              ;                  ; 37.910       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                    ;                ;              ;                  ; 37.713       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                    ;                ;              ;                  ; 36.504       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                    ;                ;              ;                  ; 37.231       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[58] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.331        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[58]                                                                                                                                                                          ;                ;              ;                  ; 37.319       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][58]                                                                                     ;                ;              ;                  ; 37.724       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][58]                                                                                     ;                ;              ;                  ; 37.785       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][58]                                                                                     ;                ;              ;                  ; 37.586       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                     ;                ;              ;                  ; 36.917       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 187.345        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                         ;                ;              ;                  ; 37.939       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                    ;                ;              ;                  ; 37.723       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                    ;                ;              ;                  ; 37.731       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                    ;                ;              ;                  ; 37.552       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                    ;                ;              ;                  ; 36.400       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 187.351        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                                                         ;                ;              ;                  ; 37.298       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                    ;                ;              ;                  ; 37.313       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                    ;                ;              ;                  ; 38.055       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                    ;                ;              ;                  ; 37.710       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                    ;                ;              ;                  ; 36.975       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[235] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.355        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[235]                                                                                                                                                                          ;                ;              ;                  ; 37.686       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][235]                                                                                     ;                ;              ;                  ; 37.658       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][235]                                                                                     ;                ;              ;                  ; 38.183       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][235]                                                                                     ;                ;              ;                  ; 36.743       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][235]                                                                                     ;                ;              ;                  ; 37.085       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 187.428        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]                                                                                                                                                                         ;                ;              ;                  ; 37.600       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][85]                                                                                    ;                ;              ;                  ; 37.185       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][85]                                                                                    ;                ;              ;                  ; 37.840       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][85]                                                                                    ;                ;              ;                  ; 37.269       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                    ;                ;              ;                  ; 37.534       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[0]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[74] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.443        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[74]                                                                                                                                                                          ;                ;              ;                  ; 37.587       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][74]                                                                                     ;                ;              ;                  ; 38.059       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][74]                                                                                     ;                ;              ;                  ; 37.747       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][74]                                                                                     ;                ;              ;                  ; 36.730       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                     ;                ;              ;                  ; 37.320       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[204] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.487        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[204]                                                                                                                                                                         ;                ;              ;                  ; 37.359       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][204]                                                                                    ;                ;              ;                  ; 37.553       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][204]                                                                                    ;                ;              ;                  ; 37.439       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][204]                                                                                    ;                ;              ;                  ; 38.075       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][204]                                                                                    ;                ;              ;                  ; 37.061       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.488        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]                                                                                                                                                                          ;                ;              ;                  ; 37.748       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][130]                                                                                     ;                ;              ;                  ; 38.086       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][130]                                                                                     ;                ;              ;                  ; 37.473       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][130]                                                                                     ;                ;              ;                  ; 37.328       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130]                                                                                     ;                ;              ;                  ; 36.853       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[137] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.490        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[137]                                                                                                                                                                          ;                ;              ;                  ; 37.310       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][137]                                                                                     ;                ;              ;                  ; 37.767       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][137]                                                                                     ;                ;              ;                  ; 37.677       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][137]                                                                                     ;                ;              ;                  ; 37.705       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137]                                                                                     ;                ;              ;                  ; 37.031       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.497        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]                                                                                                                                                                          ;                ;              ;                  ; 38.051       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][170]                                                                                     ;                ;              ;                  ; 37.155       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][170]                                                                                     ;                ;              ;                  ; 37.332       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][170]                                                                                     ;                ;              ;                  ; 37.510       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][170]                                                                                     ;                ;              ;                  ; 37.449       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[3]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 187.510        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                         ;                ;              ;                  ; 37.664       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                    ;                ;              ;                  ; 38.032       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                    ;                ;              ;                  ; 37.334       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                    ;                ;              ;                  ; 38.114       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                    ;                ;              ;                  ; 36.366       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[126] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.543        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[126]                                                                                                                                                                         ;                ;              ;                  ; 37.931       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][126]                                                                                    ;                ;              ;                  ; 37.045       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][126]                                                                                    ;                ;              ;                  ; 37.707       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][126]                                                                                    ;                ;              ;                  ; 37.715       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]                                                                                    ;                ;              ;                  ; 37.145       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 187.563        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                         ;                ;              ;                  ; 37.862       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                    ;                ;              ;                  ; 37.332       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                    ;                ;              ;                  ; 37.133       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                    ;                ;              ;                  ; 37.806       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                    ;                ;              ;                  ; 37.430       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[0]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[71] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.592        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[71]                                                                                                                                                                          ;                ;              ;                  ; 37.071       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][71]                                                                                     ;                ;              ;                  ; 37.773       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][71]                                                                                     ;                ;              ;                  ; 37.709       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][71]                                                                                     ;                ;              ;                  ; 37.756       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                     ;                ;              ;                  ; 37.283       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.598        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]                                                                                                                                                                          ;                ;              ;                  ; 37.405       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][134]                                                                                     ;                ;              ;                  ; 37.700       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][134]                                                                                     ;                ;              ;                  ; 37.020       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][134]                                                                                     ;                ;              ;                  ; 37.868       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134]                                                                                     ;                ;              ;                  ; 37.605       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[120] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.604        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[120]                                                                                                                                                                         ;                ;              ;                  ; 38.106       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][120]                                                                                    ;                ;              ;                  ; 38.123       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][120]                                                                                    ;                ;              ;                  ; 37.283       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][120]                                                                                    ;                ;              ;                  ; 37.262       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]                                                                                    ;                ;              ;                  ; 36.830       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[217] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.674        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[217]                                                                                                                                                                          ;                ;              ;                  ; 38.003       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][217]                                                                                     ;                ;              ;                  ; 37.514       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][217]                                                                                     ;                ;              ;                  ; 36.985       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][217]                                                                                     ;                ;              ;                  ; 37.870       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][217]                                                                                     ;                ;              ;                  ; 37.302       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 187.745        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                         ;                ;              ;                  ; 36.873       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                    ;                ;              ;                  ; 37.936       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                    ;                ;              ;                  ; 37.870       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                    ;                ;              ;                  ; 37.863       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                    ;                ;              ;                  ; 37.203       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.746        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]                                                                                                                                                                          ;                ;              ;                  ; 37.770       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][146]                                                                                     ;                ;              ;                  ; 37.970       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][146]                                                                                     ;                ;              ;                  ; 37.919       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][146]                                                                                     ;                ;              ;                  ; 36.579       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][146]                                                                                     ;                ;              ;                  ; 37.508       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[176] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.757        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[176]                                                                                                                                                                          ;                ;              ;                  ; 37.643       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][176]                                                                                     ;                ;              ;                  ; 37.865       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][176]                                                                                     ;                ;              ;                  ; 37.163       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][176]                                                                                     ;                ;              ;                  ; 37.563       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][176]                                                                                     ;                ;              ;                  ; 37.523       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[218] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.769        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[218]                                                                                                                                                                          ;                ;              ;                  ; 38.011       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][218]                                                                                     ;                ;              ;                  ; 36.869       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][218]                                                                                     ;                ;              ;                  ; 37.683       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][218]                                                                                     ;                ;              ;                  ; 37.760       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][218]                                                                                     ;                ;              ;                  ; 37.446       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[63] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.837        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[63]                                                                                                                                                                          ;                ;              ;                  ; 36.899       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63]                                                                                     ;                ;              ;                  ; 38.034       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]                                                                                     ;                ;              ;                  ; 37.450       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63]                                                                                     ;                ;              ;                  ; 37.912       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                     ;                ;              ;                  ; 37.542       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.913        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]                                                                                                                                                                          ;                ;              ;                  ; 37.630       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][133]                                                                                     ;                ;              ;                  ; 38.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][133]                                                                                     ;                ;              ;                  ; 37.675       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][133]                                                                                     ;                ;              ;                  ; 37.710       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]                                                                                     ;                ;              ;                  ; 36.779       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[188] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.920        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[188]                                                                                                                                                                          ;                ;              ;                  ; 38.130       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][188]                                                                                     ;                ;              ;                  ; 37.745       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][188]                                                                                     ;                ;              ;                  ; 37.451       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][188]                                                                                     ;                ;              ;                  ; 36.933       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][188]                                                                                     ;                ;              ;                  ; 37.661       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[0]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[67] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.921        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]                                                                                                                                                                          ;                ;              ;                  ; 38.177       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][67]                                                                                     ;                ;              ;                  ; 37.065       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][67]                                                                                     ;                ;              ;                  ; 37.643       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][67]                                                                                     ;                ;              ;                  ; 38.176       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                     ;                ;              ;                  ; 36.860       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 187.922        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                         ;                ;              ;                  ; 37.382       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                    ;                ;              ;                  ; 37.556       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                    ;                ;              ;                  ; 37.783       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                    ;                ;              ;                  ; 37.925       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                    ;                ;              ;                  ; 37.276       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 187.929        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                                                         ;                ;              ;                  ; 38.200       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                    ;                ;              ;                  ; 37.633       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                    ;                ;              ;                  ; 38.090       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                    ;                ;              ;                  ; 37.056       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                    ;                ;              ;                  ; 36.950       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[2]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 187.940        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                         ;                ;              ;                  ; 37.005       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                    ;                ;              ;                  ; 38.079       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                    ;                ;              ;                  ; 37.699       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                    ;                ;              ;                  ; 38.009       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                    ;                ;              ;                  ; 37.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[239] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.941        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[239]                                                                                                                                                                          ;                ;              ;                  ; 38.180       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][239]                                                                                     ;                ;              ;                  ; 37.171       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][239]                                                                                     ;                ;              ;                  ; 37.695       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][239]                                                                                     ;                ;              ;                  ; 37.786       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][239]                                                                                     ;                ;              ;                  ; 37.109       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[215] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.945        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[215]                                                                                                                                                                          ;                ;              ;                  ; 37.941       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][215]                                                                                     ;                ;              ;                  ; 37.014       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][215]                                                                                     ;                ;              ;                  ; 37.913       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][215]                                                                                     ;                ;              ;                  ; 37.534       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][215]                                                                                     ;                ;              ;                  ; 37.543       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ; SW[1]                                             ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 188.005        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                         ;                ;              ;                  ; 37.732       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                    ;                ;              ;                  ; 37.874       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                    ;                ;              ;                  ; 38.120       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                    ;                ;              ;                  ; 38.111       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                    ;                ;              ;                  ; 36.168       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[66] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.017        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]                                                                                                                                                                          ;                ;              ;                  ; 37.367       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                                                                                     ;                ;              ;                  ; 38.001       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]                                                                                     ;                ;              ;                  ; 37.808       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][66]                                                                                     ;                ;              ;                  ; 38.140       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                     ;                ;              ;                  ; 36.701       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[237] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.017        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[237]                                                                                                                                                                          ;                ;              ;                  ; 37.458       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][237]                                                                                     ;                ;              ;                  ; 37.543       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][237]                                                                                     ;                ;              ;                  ; 37.958       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][237]                                                                                     ;                ;              ;                  ; 37.458       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][237]                                                                                     ;                ;              ;                  ; 37.600       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[178] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.046        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[178]                                                                                                                                                                          ;                ;              ;                  ; 37.477       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][178]                                                                                     ;                ;              ;                  ; 37.974       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][178]                                                                                     ;                ;              ;                  ; 37.304       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][178]                                                                                     ;                ;              ;                  ; 38.138       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][178]                                                                                     ;                ;              ;                  ; 37.153       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.051        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                         ;                ;              ;                  ; 37.435       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                    ;                ;              ;                  ; 38.130       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                    ;                ;              ;                  ; 37.897       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                    ;                ;              ;                  ; 37.701       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                    ;                ;              ;                  ; 36.888       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 188.055        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                         ;                ;              ;                  ; 37.751       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                    ;                ;              ;                  ; 37.226       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                    ;                ;              ;                  ; 38.190       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                    ;                ;              ;                  ; 37.772       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                    ;                ;              ;                  ; 37.116       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[230] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.067        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[230]                                                                                                                                                                          ;                ;              ;                  ; 37.729       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][230]                                                                                     ;                ;              ;                  ; 37.919       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][230]                                                                                     ;                ;              ;                  ; 38.143       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][230]                                                                                     ;                ;              ;                  ; 37.079       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][230]                                                                                     ;                ;              ;                  ; 37.197       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[72] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.090        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]                                                                                                                                                                          ;                ;              ;                  ; 38.002       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][72]                                                                                     ;                ;              ;                  ; 38.108       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][72]                                                                                     ;                ;              ;                  ; 37.609       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][72]                                                                                     ;                ;              ;                  ; 38.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                     ;                ;              ;                  ; 36.268       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[167] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.096        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[167]                                                                                                                                                                         ;                ;              ;                  ; 37.610       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][167]                                                                                    ;                ;              ;                  ; 37.674       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][167]                                                                                    ;                ;              ;                  ; 37.360       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][167]                                                                                    ;                ;              ;                  ; 37.969       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][167]                                                                                    ;                ;              ;                  ; 37.483       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[145] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.101        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[145]                                                                                                                                                                          ;                ;              ;                  ; 38.112       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][145]                                                                                     ;                ;              ;                  ; 38.138       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][145]                                                                                     ;                ;              ;                  ; 37.006       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][145]                                                                                     ;                ;              ;                  ; 37.280       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][145]                                                                                     ;                ;              ;                  ; 37.565       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[240] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.106        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[240]                                                                                                                                                                         ;                ;              ;                  ; 37.305       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][240]                                                                                    ;                ;              ;                  ; 38.231       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][240]                                                                                    ;                ;              ;                  ; 37.688       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][240]                                                                                    ;                ;              ;                  ; 37.794       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][240]                                                                                    ;                ;              ;                  ; 37.088       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[119] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.125        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[119]                                                                                                                                                                         ;                ;              ;                  ; 37.889       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][119]                                                                                    ;                ;              ;                  ; 38.066       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][119]                                                                                    ;                ;              ;                  ; 38.070       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][119]                                                                                    ;                ;              ;                  ; 36.773       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                    ;                ;              ;                  ; 37.327       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.142        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                         ;                ;              ;                  ; 38.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                    ;                ;              ;                  ; 37.906       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                    ;                ;              ;                  ; 37.424       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                    ;                ;              ;                  ; 37.710       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                    ;                ;              ;                  ; 36.954       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.142        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]                                                                                                                                                                         ;                ;              ;                  ; 38.102       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][112]                                                                                    ;                ;              ;                  ; 37.822       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][112]                                                                                    ;                ;              ;                  ; 37.804       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][112]                                                                                    ;                ;              ;                  ; 36.916       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112]                                                                                    ;                ;              ;                  ; 37.498       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[1]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[96] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.148        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[96]                                                                                                                                                                          ;                ;              ;                  ; 36.891       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][96]                                                                                     ;                ;              ;                  ; 37.866       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][96]                                                                                     ;                ;              ;                  ; 37.637       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][96]                                                                                     ;                ;              ;                  ; 37.905       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                     ;                ;              ;                  ; 37.849       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.153        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]                                                                                                                                                                          ;                ;              ;                  ; 38.209       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][57]                                                                                     ;                ;              ;                  ; 37.712       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][57]                                                                                     ;                ;              ;                  ; 38.053       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][57]                                                                                     ;                ;              ;                  ; 37.280       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                     ;                ;              ;                  ; 36.899       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[136] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.186        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[136]                                                                                                                                                                          ;                ;              ;                  ; 37.985       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][136]                                                                                     ;                ;              ;                  ; 37.590       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][136]                                                                                     ;                ;              ;                  ; 37.520       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][136]                                                                                     ;                ;              ;                  ; 37.491       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][136]                                                                                     ;                ;              ;                  ; 37.600       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.189        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]                                                                                                                                                                         ;                ;              ;                  ; 38.161       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][113]                                                                                    ;                ;              ;                  ; 38.093       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][113]                                                                                    ;                ;              ;                  ; 37.981       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][113]                                                                                    ;                ;              ;                  ; 37.888       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][113]                                                                                    ;                ;              ;                  ; 36.066       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.190        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                         ;                ;              ;                  ; 38.158       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                    ;                ;              ;                  ; 37.661       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                    ;                ;              ;                  ; 38.198       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                    ;                ;              ;                  ; 36.996       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                    ;                ;              ;                  ; 37.177       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.214        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[70]                                                                                                                                                                          ;                ;              ;                  ; 37.550       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][70]                                                                                     ;                ;              ;                  ; 37.768       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][70]                                                                                     ;                ;              ;                  ; 37.462       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][70]                                                                                     ;                ;              ;                  ; 38.133       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                     ;                ;              ;                  ; 37.301       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[110] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.215        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]                                                                                                                                                                         ;                ;              ;                  ; 38.154       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][110]                                                                                    ;                ;              ;                  ; 37.860       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][110]                                                                                    ;                ;              ;                  ; 38.054       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][110]                                                                                    ;                ;              ;                  ; 36.949       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                                                                    ;                ;              ;                  ; 37.198       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[158] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.240        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[158]                                                                                                                                                                          ;                ;              ;                  ; 37.547       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][158]                                                                                     ;                ;              ;                  ; 38.130       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][158]                                                                                     ;                ;              ;                  ; 37.774       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][158]                                                                                     ;                ;              ;                  ; 37.729       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][158]                                                                                     ;                ;              ;                  ; 37.060       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[226] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.242        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[226]                                                                                                                                                                          ;                ;              ;                  ; 37.737       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][226]                                                                                     ;                ;              ;                  ; 38.128       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][226]                                                                                     ;                ;              ;                  ; 37.397       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][226]                                                                                     ;                ;              ;                  ; 37.537       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][226]                                                                                     ;                ;              ;                  ; 37.443       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.267        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                         ;                ;              ;                  ; 38.120       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                    ;                ;              ;                  ; 38.161       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                    ;                ;              ;                  ; 38.204       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                    ;                ;              ;                  ; 37.655       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                    ;                ;              ;                  ; 36.127       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[0]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[80] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.267        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[80]                                                                                                                                                                         ;                ;              ;                  ; 36.708       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][80]                                                                                    ;                ;              ;                  ; 38.096       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][80]                                                                                    ;                ;              ;                  ; 37.994       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][80]                                                                                    ;                ;              ;                  ; 37.804       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                    ;                ;              ;                  ; 37.665       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.275        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                                                          ;                ;              ;                  ; 37.974       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][50]                                                                                     ;                ;              ;                  ; 38.089       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                     ;                ;              ;                  ; 37.687       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50]                                                                                     ;                ;              ;                  ; 37.651       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                     ;                ;              ;                  ; 36.874       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[208] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.282        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[208]                                                                                                                                                                         ;                ;              ;                  ; 37.534       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][208]                                                                                    ;                ;              ;                  ; 37.819       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][208]                                                                                    ;                ;              ;                  ; 37.554       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][208]                                                                                    ;                ;              ;                  ; 38.050       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][208]                                                                                    ;                ;              ;                  ; 37.325       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[200] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.299        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[200]                                                                                                                                                                         ;                ;              ;                  ; 37.343       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][200]                                                                                    ;                ;              ;                  ; 37.827       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][200]                                                                                    ;                ;              ;                  ; 37.760       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][200]                                                                                    ;                ;              ;                  ; 38.063       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][200]                                                                                    ;                ;              ;                  ; 37.306       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[127] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.300        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[127]                                                                                                                                                                         ;                ;              ;                  ; 37.828       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][127]                                                                                    ;                ;              ;                  ; 37.782       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][127]                                                                                    ;                ;              ;                  ; 37.885       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][127]                                                                                    ;                ;              ;                  ; 37.389       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                    ;                ;              ;                  ; 37.416       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.301        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]                                                                                                                                                                          ;                ;              ;                  ; 37.608       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][135]                                                                                     ;                ;              ;                  ; 37.769       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][135]                                                                                     ;                ;              ;                  ; 37.346       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][135]                                                                                     ;                ;              ;                  ; 37.934       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][135]                                                                                     ;                ;              ;                  ; 37.644       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[98] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.305        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[98]                                                                                                                                                                          ;                ;              ;                  ; 37.682       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][98]                                                                                     ;                ;              ;                  ; 38.176       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][98]                                                                                     ;                ;              ;                  ; 38.182       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][98]                                                                                     ;                ;              ;                  ; 37.642       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                                                     ;                ;              ;                  ; 36.623       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[162] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.306        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[162]                                                                                                                                                                         ;                ;              ;                  ; 37.890       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][162]                                                                                    ;                ;              ;                  ; 37.543       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][162]                                                                                    ;                ;              ;                  ; 37.521       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][162]                                                                                    ;                ;              ;                  ; 38.003       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][162]                                                                                    ;                ;              ;                  ; 37.349       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[161] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.346        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[161]                                                                                                                                                                         ;                ;              ;                  ; 38.180       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][161]                                                                                    ;                ;              ;                  ; 37.709       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][161]                                                                                    ;                ;              ;                  ; 37.410       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][161]                                                                                    ;                ;              ;                  ; 37.769       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161]                                                                                    ;                ;              ;                  ; 37.278       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.346        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                         ;                ;              ;                  ; 37.861       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                    ;                ;              ;                  ; 37.763       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                    ;                ;              ;                  ; 38.068       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                    ;                ;              ;                  ; 37.662       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                    ;                ;              ;                  ; 36.992       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.359        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                         ;                ;              ;                  ; 37.935       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                    ;                ;              ;                  ; 38.188       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                    ;                ;              ;                  ; 36.966       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                    ;                ;              ;                  ; 37.957       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                    ;                ;              ;                  ; 37.313       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[100] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.375        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                                                                                                                                         ;                ;              ;                  ; 37.397       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][100]                                                                                    ;                ;              ;                  ; 38.082       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][100]                                                                                    ;                ;              ;                  ; 37.835       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][100]                                                                                    ;                ;              ;                  ; 37.553       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][100]                                                                                    ;                ;              ;                  ; 37.508       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.377        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]                                                                                                                                                                          ;                ;              ;                  ; 37.986       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][216]                                                                                     ;                ;              ;                  ; 38.214       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][216]                                                                                     ;                ;              ;                  ; 36.969       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][216]                                                                                     ;                ;              ;                  ; 37.770       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][216]                                                                                     ;                ;              ;                  ; 37.438       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.380        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                         ;                ;              ;                  ; 38.072       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                    ;                ;              ;                  ; 37.627       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                    ;                ;              ;                  ; 37.868       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                    ;                ;              ;                  ; 37.752       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                    ;                ;              ;                  ; 37.061       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[233] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.385        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[233]                                                                                                                                                                          ;                ;              ;                  ; 37.711       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][233]                                                                                     ;                ;              ;                  ; 37.780       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][233]                                                                                     ;                ;              ;                  ; 38.040       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][233]                                                                                     ;                ;              ;                  ; 37.636       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][233]                                                                                     ;                ;              ;                  ; 37.218       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[255] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.391        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[255]                                                                                                                                                                          ;                ;              ;                  ; 38.034       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][255]                                                                                     ;                ;              ;                  ; 37.722       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][255]                                                                                     ;                ;              ;                  ; 38.088       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][255]                                                                                     ;                ;              ;                  ; 37.568       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][255]                                                                                     ;                ;              ;                  ; 36.979       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[2]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.398        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ;                ;              ;                  ; 38.068       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                    ;                ;              ;                  ; 37.968       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                    ;                ;              ;                  ; 38.091       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                    ;                ;              ;                  ; 37.661       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                    ;                ;              ;                  ; 36.610       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[75] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.442        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]                                                                                                                                                                          ;                ;              ;                  ; 38.163       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][75]                                                                                     ;                ;              ;                  ; 37.860       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][75]                                                                                     ;                ;              ;                  ; 37.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][75]                                                                                     ;                ;              ;                  ; 37.813       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                     ;                ;              ;                  ; 36.930       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[111] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.450        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[111]                                                                                                                                                                         ;                ;              ;                  ; 36.530       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][111]                                                                                    ;                ;              ;                  ; 38.133       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][111]                                                                                    ;                ;              ;                  ; 38.193       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][111]                                                                                    ;                ;              ;                  ; 38.174       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                    ;                ;              ;                  ; 37.420       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[246] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.473        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[246]                                                                                                                                                                         ;                ;              ;                  ; 37.936       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][246]                                                                                    ;                ;              ;                  ; 37.752       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][246]                                                                                    ;                ;              ;                  ; 38.208       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][246]                                                                                    ;                ;              ;                  ; 37.849       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][246]                                                                                    ;                ;              ;                  ; 36.728       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[151] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.482        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[151]                                                                                                                                                                          ;                ;              ;                  ; 38.151       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][151]                                                                                     ;                ;              ;                  ; 37.998       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][151]                                                                                     ;                ;              ;                  ; 38.082       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][151]                                                                                     ;                ;              ;                  ; 38.088       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][151]                                                                                     ;                ;              ;                  ; 36.163       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.493        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                         ;                ;              ;                  ; 37.587       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                    ;                ;              ;                  ; 38.014       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                    ;                ;              ;                  ; 37.683       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                    ;                ;              ;                  ; 37.855       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                    ;                ;              ;                  ; 37.354       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.502        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                         ;                ;              ;                  ; 37.686       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                    ;                ;              ;                  ; 38.128       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                    ;                ;              ;                  ; 38.026       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                    ;                ;              ;                  ; 37.472       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                    ;                ;              ;                  ; 37.190       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.503        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                                                                                                          ;                ;              ;                  ; 37.605       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][54]                                                                                     ;                ;              ;                  ; 38.052       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54]                                                                                     ;                ;              ;                  ; 37.654       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]                                                                                     ;                ;              ;                  ; 37.971       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                     ;                ;              ;                  ; 37.221       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 188.511        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                         ;                ;              ;                  ; 37.901       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                    ;                ;              ;                  ; 38.126       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                    ;                ;              ;                  ; 37.496       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                    ;                ;              ;                  ; 37.812       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                    ;                ;              ;                  ; 37.176       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[60] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.526        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[60]                                                                                                                                                                          ;                ;              ;                  ; 37.784       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][60]                                                                                     ;                ;              ;                  ; 37.294       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]                                                                                     ;                ;              ;                  ; 38.055       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                     ;                ;              ;                  ; 38.075       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                     ;                ;              ;                  ; 37.318       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[73] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.554        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]                                                                                                                                                                          ;                ;              ;                  ; 37.698       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][73]                                                                                     ;                ;              ;                  ; 37.529       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][73]                                                                                     ;                ;              ;                  ; 38.198       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][73]                                                                                     ;                ;              ;                  ; 38.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                     ;                ;              ;                  ; 36.875       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[198] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.555        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[198]                                                                                                                                                                          ;                ;              ;                  ; 37.463       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][198]                                                                                     ;                ;              ;                  ; 38.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][198]                                                                                     ;                ;              ;                  ; 37.950       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][198]                                                                                     ;                ;              ;                  ; 37.842       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][198]                                                                                     ;                ;              ;                  ; 37.197       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.607        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                         ;                ;              ;                  ; 37.956       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                    ;                ;              ;                  ; 37.566       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                    ;                ;              ;                  ; 37.846       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                    ;                ;              ;                  ; 38.083       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                    ;                ;              ;                  ; 37.156       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[250] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.618        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[250]                                                                                                                                                                          ;                ;              ;                  ; 38.076       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][250]                                                                                     ;                ;              ;                  ; 38.102       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][250]                                                                                     ;                ;              ;                  ; 37.940       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][250]                                                                                     ;                ;              ;                  ; 37.772       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][250]                                                                                     ;                ;              ;                  ; 36.728       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[214] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.620        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[214]                                                                                                                                                                          ;                ;              ;                  ; 37.928       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][214]                                                                                     ;                ;              ;                  ; 37.570       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][214]                                                                                     ;                ;              ;                  ; 37.873       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][214]                                                                                     ;                ;              ;                  ; 37.894       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][214]                                                                                     ;                ;              ;                  ; 37.355       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[1]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[84] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.623        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[84]                                                                                                                                                                         ;                ;              ;                  ; 37.420       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][84]                                                                                    ;                ;              ;                  ; 37.923       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][84]                                                                                    ;                ;              ;                  ; 37.973       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][84]                                                                                    ;                ;              ;                  ; 37.872       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]                                                                                    ;                ;              ;                  ; 37.435       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[1]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[64] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.624        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]                                                                                                                                                                          ;                ;              ;                  ; 38.113       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64]                                                                                     ;                ;              ;                  ; 37.663       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64]                                                                                     ;                ;              ;                  ; 37.816       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]                                                                                     ;                ;              ;                  ; 38.082       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                     ;                ;              ;                  ; 36.950       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[242] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.624        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[242]                                                                                                                                                                         ;                ;              ;                  ; 38.092       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][242]                                                                                    ;                ;              ;                  ; 37.741       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][242]                                                                                    ;                ;              ;                  ; 37.724       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][242]                                                                                    ;                ;              ;                  ; 38.068       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][242]                                                                                    ;                ;              ;                  ; 36.999       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[61] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.628        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[61]                                                                                                                                                                          ;                ;              ;                  ; 38.215       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][61]                                                                                     ;                ;              ;                  ; 38.326       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61]                                                                                     ;                ;              ;                  ; 38.135       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][61]                                                                                     ;                ;              ;                  ; 36.923       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                     ;                ;              ;                  ; 37.029       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[175] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.638        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[175]                                                                                                                                                                          ;                ;              ;                  ; 38.182       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][175]                                                                                     ;                ;              ;                  ; 38.087       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][175]                                                                                     ;                ;              ;                  ; 37.435       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][175]                                                                                     ;                ;              ;                  ; 37.526       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][175]                                                                                     ;                ;              ;                  ; 37.408       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; clk_divider:DIVIDECLK|counter[26]                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[288] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.651        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[26]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[25]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[7]                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[6]                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[5]                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[4]                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[3]                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[2]                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[1]                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[0]                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[8]                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[10]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[9]                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[14]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[13]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[12]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[11]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[15]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[20]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[19]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[18]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[17]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[16]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[22]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[21]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[23]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[24]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[27]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[29]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[28]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[31]                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clk_divider:DIVIDECLK|counter[30]                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[288]                                                                                                                                                                         ;                ;              ;                  ; 38.063       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][288]                                                                                    ;                ;              ;                  ; 37.964       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][288]                                                                                    ;                ;              ;                  ; 37.634       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][288]                                                                                    ;                ;              ;                  ; 37.536       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][288]                                                                                    ;                ;              ;                  ; 37.454       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a280~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[144] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.660        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[144]                                                                                                                                                                          ;                ;              ;                  ; 37.560       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][144]                                                                                     ;                ;              ;                  ; 37.939       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][144]                                                                                     ;                ;              ;                  ; 38.090       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][144]                                                                                     ;                ;              ;                  ; 37.608       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][144]                                                                                     ;                ;              ;                  ; 37.463       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[116] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.663        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[116]                                                                                                                                                                         ;                ;              ;                  ; 37.197       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][116]                                                                                    ;                ;              ;                  ; 37.997       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][116]                                                                                    ;                ;              ;                  ; 37.678       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][116]                                                                                    ;                ;              ;                  ; 38.036       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][116]                                                                                    ;                ;              ;                  ; 37.755       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[166] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.664        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[166]                                                                                                                                                                         ;                ;              ;                  ; 37.729       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][166]                                                                                    ;                ;              ;                  ; 37.944       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][166]                                                                                    ;                ;              ;                  ; 38.153       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][166]                                                                                    ;                ;              ;                  ; 37.926       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][166]                                                                                    ;                ;              ;                  ; 36.912       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[197] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.664        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[197]                                                                                                                                                                          ;                ;              ;                  ; 38.136       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][197]                                                                                     ;                ;              ;                  ; 37.097       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][197]                                                                                     ;                ;              ;                  ; 38.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][197]                                                                                     ;                ;              ;                  ; 38.208       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]                                                                                     ;                ;              ;                  ; 37.075       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[94] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.667        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]                                                                                                                                                                          ;                ;              ;                  ; 37.655       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][94]                                                                                     ;                ;              ;                  ; 37.698       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][94]                                                                                     ;                ;              ;                  ; 38.082       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][94]                                                                                     ;                ;              ;                  ; 37.635       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                     ;                ;              ;                  ; 37.597       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[223] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.690        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[223]                                                                                                                                                                          ;                ;              ;                  ; 37.603       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][223]                                                                                     ;                ;              ;                  ; 37.886       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][223]                                                                                     ;                ;              ;                  ; 37.845       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][223]                                                                                     ;                ;              ;                  ; 37.900       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][223]                                                                                     ;                ;              ;                  ; 37.456       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[185] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.692        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[185]                                                                                                                                                                          ;                ;              ;                  ; 37.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][185]                                                                                     ;                ;              ;                  ; 37.752       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][185]                                                                                     ;                ;              ;                  ; 37.950       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][185]                                                                                     ;                ;              ;                  ; 37.851       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][185]                                                                                     ;                ;              ;                  ; 37.463       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[245] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.703        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[245]                                                                                                                                                                         ;                ;              ;                  ; 38.101       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][245]                                                                                    ;                ;              ;                  ; 37.639       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][245]                                                                                    ;                ;              ;                  ; 37.352       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][245]                                                                                    ;                ;              ;                  ; 37.753       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][245]                                                                                    ;                ;              ;                  ; 37.858       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[81] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.706        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]                                                                                                                                                                         ;                ;              ;                  ; 37.987       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][81]                                                                                    ;                ;              ;                  ; 38.053       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][81]                                                                                    ;                ;              ;                  ; 37.349       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][81]                                                                                    ;                ;              ;                  ; 37.591       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                    ;                ;              ;                  ; 37.726       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.709        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                         ;                ;              ;                  ; 37.630       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                    ;                ;              ;                  ; 38.161       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                    ;                ;              ;                  ; 37.977       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                    ;                ;              ;                  ; 37.874       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                    ;                ;              ;                  ; 37.067       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.712        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                         ;                ;              ;                  ; 37.899       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                    ;                ;              ;                  ; 38.127       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                    ;                ;              ;                  ; 38.126       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                    ;                ;              ;                  ; 37.794       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                    ;                ;              ;                  ; 36.766       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.737        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]                                                                                                                                                                          ;                ;              ;                  ; 37.608       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][76]                                                                                     ;                ;              ;                  ; 38.230       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][76]                                                                                     ;                ;              ;                  ; 38.108       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][76]                                                                                     ;                ;              ;                  ; 37.831       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                     ;                ;              ;                  ; 36.960       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ; SW[0]                                             ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 188.739        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                         ;                ;              ;                  ; 37.827       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                    ;                ;              ;                  ; 37.739       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                    ;                ;              ;                  ; 38.133       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                    ;                ;              ;                  ; 37.858       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                    ;                ;              ;                  ; 37.182       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[141] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.761        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[141]                                                                                                                                                                          ;                ;              ;                  ; 38.275       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][141]                                                                                     ;                ;              ;                  ; 37.561       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][141]                                                                                     ;                ;              ;                  ; 37.396       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][141]                                                                                     ;                ;              ;                  ; 38.173       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][141]                                                                                     ;                ;              ;                  ; 37.356       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.765        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                         ;                ;              ;                  ; 38.245       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                    ;                ;              ;                  ; 37.752       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                    ;                ;              ;                  ; 38.159       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                    ;                ;              ;                  ; 37.545       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                    ;                ;              ;                  ; 37.064       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.773        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                         ;                ;              ;                  ; 37.990       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                    ;                ;              ;                  ; 38.101       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                    ;                ;              ;                  ; 38.044       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                    ;                ;              ;                  ; 37.517       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                    ;                ;              ;                  ; 37.121       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[115] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.776        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[115]                                                                                                                                                                         ;                ;              ;                  ; 37.562       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][115]                                                                                    ;                ;              ;                  ; 38.208       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][115]                                                                                    ;                ;              ;                  ; 37.951       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][115]                                                                                    ;                ;              ;                  ; 37.456       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][115]                                                                                    ;                ;              ;                  ; 37.599       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[221] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.778        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[221]                                                                                                                                                                          ;                ;              ;                  ; 37.693       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][221]                                                                                     ;                ;              ;                  ; 37.986       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][221]                                                                                     ;                ;              ;                  ; 37.759       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][221]                                                                                     ;                ;              ;                  ; 38.025       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][221]                                                                                     ;                ;              ;                  ; 37.315       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #132: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[124] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.783        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[124]                                                                                                                                                                         ;                ;              ;                  ; 38.171       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][124]                                                                                    ;                ;              ;                  ; 38.174       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][124]                                                                                    ;                ;              ;                  ; 36.967       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][124]                                                                                    ;                ;              ;                  ; 38.122       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124]                                                                                    ;                ;              ;                  ; 37.349       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #133: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[194] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.788        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[194]                                                                                                                                                                          ;                ;              ;                  ; 37.811       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][194]                                                                                     ;                ;              ;                  ; 38.102       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][194]                                                                                     ;                ;              ;                  ; 37.898       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][194]                                                                                     ;                ;              ;                  ; 37.438       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][194]                                                                                     ;                ;              ;                  ; 37.539       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #134: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.793        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]                                                                                                                                                                         ;                ;              ;                  ; 37.588       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][82]                                                                                    ;                ;              ;                  ; 37.796       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][82]                                                                                    ;                ;              ;                  ; 38.295       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][82]                                                                                    ;                ;              ;                  ; 37.391       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                    ;                ;              ;                  ; 37.723       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #135: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[122] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.803        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[122]                                                                                                                                                                         ;                ;              ;                  ; 38.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][122]                                                                                    ;                ;              ;                  ; 37.855       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][122]                                                                                    ;                ;              ;                  ; 37.784       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][122]                                                                                    ;                ;              ;                  ; 37.796       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][122]                                                                                    ;                ;              ;                  ; 37.249       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #136: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[117] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.807        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[117]                                                                                                                                                                         ;                ;              ;                  ; 37.980       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][117]                                                                                    ;                ;              ;                  ; 38.126       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][117]                                                                                    ;                ;              ;                  ; 37.602       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][117]                                                                                    ;                ;              ;                  ; 38.267       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][117]                                                                                    ;                ;              ;                  ; 36.832       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #137: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[138] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.815        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[138]                                                                                                                                                                          ;                ;              ;                  ; 37.810       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][138]                                                                                     ;                ;              ;                  ; 37.861       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][138]                                                                                     ;                ;              ;                  ; 37.920       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][138]                                                                                     ;                ;              ;                  ; 37.762       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                     ;                ;              ;                  ; 37.462       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #138: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[238] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.825        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[238]                                                                                                                                                                          ;                ;              ;                  ; 37.664       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][238]                                                                                     ;                ;              ;                  ; 38.253       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][238]                                                                                     ;                ;              ;                  ; 37.804       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][238]                                                                                     ;                ;              ;                  ; 37.861       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][238]                                                                                     ;                ;              ;                  ; 37.243       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #139: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[86] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.836        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[86]                                                                                                                                                                         ;                ;              ;                  ; 37.891       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][86]                                                                                    ;                ;              ;                  ; 37.732       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][86]                                                                                    ;                ;              ;                  ; 37.586       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][86]                                                                                    ;                ;              ;                  ; 38.101       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]                                                                                    ;                ;              ;                  ; 37.526       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #140: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.840        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                         ;                ;              ;                  ; 38.123       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                    ;                ;              ;                  ; 38.091       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                    ;                ;              ;                  ; 38.091       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                    ;                ;              ;                  ; 37.398       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                    ;                ;              ;                  ; 37.137       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #141: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[114] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.845        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[114]                                                                                                                                                                         ;                ;              ;                  ; 38.193       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][114]                                                                                    ;                ;              ;                  ; 38.151       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][114]                                                                                    ;                ;              ;                  ; 36.815       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][114]                                                                                    ;                ;              ;                  ; 38.052       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][114]                                                                                    ;                ;              ;                  ; 37.634       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #142: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.857        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                         ;                ;              ;                  ; 38.032       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                    ;                ;              ;                  ; 38.041       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                    ;                ;              ;                  ; 37.779       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                    ;                ;              ;                  ; 37.713       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                    ;                ;              ;                  ; 37.292       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #143: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[109] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.858        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[109]                                                                                                                                                                         ;                ;              ;                  ; 38.112       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][109]                                                                                    ;                ;              ;                  ; 38.054       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][109]                                                                                    ;                ;              ;                  ; 38.166       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][109]                                                                                    ;                ;              ;                  ; 37.436       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                    ;                ;              ;                  ; 37.090       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #144: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[206] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.877        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[206]                                                                                                                                                                         ;                ;              ;                  ; 38.100       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][206]                                                                                    ;                ;              ;                  ; 38.108       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][206]                                                                                    ;                ;              ;                  ; 37.960       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][206]                                                                                    ;                ;              ;                  ; 37.341       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][206]                                                                                    ;                ;              ;                  ; 37.368       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #145: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[0]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[65] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.879        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]                                                                                                                                                                          ;                ;              ;                  ; 37.913       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][65]                                                                                     ;                ;              ;                  ; 38.156       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][65]                                                                                     ;                ;              ;                  ; 37.696       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][65]                                                                                     ;                ;              ;                  ; 37.870       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                     ;                ;              ;                  ; 37.244       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #146: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[195] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.892        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[195]                                                                                                                                                                          ;                ;              ;                  ; 38.066       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][195]                                                                                     ;                ;              ;                  ; 37.711       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][195]                                                                                     ;                ;              ;                  ; 37.604       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][195]                                                                                     ;                ;              ;                  ; 37.949       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][195]                                                                                     ;                ;              ;                  ; 37.562       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #147: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[219] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.892        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[219]                                                                                                                                                                          ;                ;              ;                  ; 38.058       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][219]                                                                                     ;                ;              ;                  ; 37.865       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][219]                                                                                     ;                ;              ;                  ; 38.071       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][219]                                                                                     ;                ;              ;                  ; 37.525       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][219]                                                                                     ;                ;              ;                  ; 37.373       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #148: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[207] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.919        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[207]                                                                                                                                                                         ;                ;              ;                  ; 38.218       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][207]                                                                                    ;                ;              ;                  ; 37.533       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][207]                                                                                    ;                ;              ;                  ; 37.874       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][207]                                                                                    ;                ;              ;                  ; 38.143       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][207]                                                                                    ;                ;              ;                  ; 37.151       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #149: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[234] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.919        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[234]                                                                                                                                                                          ;                ;              ;                  ; 37.726       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][234]                                                                                     ;                ;              ;                  ; 38.108       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][234]                                                                                     ;                ;              ;                  ; 38.081       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][234]                                                                                     ;                ;              ;                  ; 37.582       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][234]                                                                                     ;                ;              ;                  ; 37.422       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #150: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[150] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.935        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]                                                                                                                                                                          ;                ;              ;                  ; 38.138       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][150]                                                                                     ;                ;              ;                  ; 37.351       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][150]                                                                                     ;                ;              ;                  ; 38.118       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][150]                                                                                     ;                ;              ;                  ; 38.079       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                                                                     ;                ;              ;                  ; 37.249       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #151: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.963        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]                                                                                                                                                                          ;                ;              ;                  ; 37.471       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][193]                                                                                     ;                ;              ;                  ; 38.105       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][193]                                                                                     ;                ;              ;                  ; 38.218       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][193]                                                                                     ;                ;              ;                  ; 37.886       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][193]                                                                                     ;                ;              ;                  ; 37.283       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #152: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.963        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                                                          ;                ;              ;                  ; 38.113       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53]                                                                                     ;                ;              ;                  ; 38.133       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53]                                                                                     ;                ;              ;                  ; 38.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53]                                                                                     ;                ;              ;                  ; 37.925       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                     ;                ;              ;                  ; 36.715       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #153: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.969        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                          ;                ;              ;                  ; 37.989       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][184]                                                                                     ;                ;              ;                  ; 37.839       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][184]                                                                                     ;                ;              ;                  ; 38.097       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][184]                                                                                     ;                ;              ;                  ; 38.070       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][184]                                                                                     ;                ;              ;                  ; 36.974       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #154: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[202] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.980        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[202]                                                                                                                                                                         ;                ;              ;                  ; 37.855       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][202]                                                                                    ;                ;              ;                  ; 37.863       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][202]                                                                                    ;                ;              ;                  ; 37.771       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][202]                                                                                    ;                ;              ;                  ; 38.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][202]                                                                                    ;                ;              ;                  ; 37.372       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #155: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[0]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[90] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.983        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[90]                                                                                                                                                                          ;                ;              ;                  ; 38.009       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][90]                                                                                     ;                ;              ;                  ; 38.078       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][90]                                                                                     ;                ;              ;                  ; 37.875       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][90]                                                                                     ;                ;              ;                  ; 37.484       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                     ;                ;              ;                  ; 37.537       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #156: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[251] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.984        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[251]                                                                                                                                                                          ;                ;              ;                  ; 38.155       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][251]                                                                                     ;                ;              ;                  ; 38.152       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][251]                                                                                     ;                ;              ;                  ; 38.128       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][251]                                                                                     ;                ;              ;                  ; 37.038       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][251]                                                                                     ;                ;              ;                  ; 37.511       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #157: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.985        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                         ;                ;              ;                  ; 38.118       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                    ;                ;              ;                  ; 38.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                    ;                ;              ;                  ; 37.765       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                    ;                ;              ;                  ; 37.926       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                    ;                ;              ;                  ; 37.073       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #158: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[174] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.997        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[174]                                                                                                                                                                          ;                ;              ;                  ; 38.093       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][174]                                                                                     ;                ;              ;                  ; 37.619       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][174]                                                                                     ;                ;              ;                  ; 37.900       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][174]                                                                                     ;                ;              ;                  ; 38.039       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][174]                                                                                     ;                ;              ;                  ; 37.346       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #159: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[199] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.012        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[199]                                                                                                                                                                          ;                ;              ;                  ; 37.509       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][199]                                                                                     ;                ;              ;                  ; 38.164       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][199]                                                                                     ;                ;              ;                  ; 37.958       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][199]                                                                                     ;                ;              ;                  ; 38.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][199]                                                                                     ;                ;              ;                  ; 37.262       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #160: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[62] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.013        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[62]                                                                                                                                                                          ;                ;              ;                  ; 38.113       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62]                                                                                     ;                ;              ;                  ; 37.496       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][62]                                                                                     ;                ;              ;                  ; 38.136       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][62]                                                                                     ;                ;              ;                  ; 37.817       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                     ;                ;              ;                  ; 37.451       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #161: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[231] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.018        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[231]                                                                                                                                                                          ;                ;              ;                  ; 37.685       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][231]                                                                                     ;                ;              ;                  ; 37.489       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][231]                                                                                     ;                ;              ;                  ; 38.075       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][231]                                                                                     ;                ;              ;                  ; 38.098       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][231]                                                                                     ;                ;              ;                  ; 37.671       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #162: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[95] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.020        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[95]                                                                                                                                                                          ;                ;              ;                  ; 38.186       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][95]                                                                                     ;                ;              ;                  ; 38.052       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][95]                                                                                     ;                ;              ;                  ; 38.032       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][95]                                                                                     ;                ;              ;                  ; 36.981       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                     ;                ;              ;                  ; 37.769       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #163: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[213] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.023        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[213]                                                                                                                                                                          ;                ;              ;                  ; 37.775       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][213]                                                                                     ;                ;              ;                  ; 38.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][213]                                                                                     ;                ;              ;                  ; 37.659       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][213]                                                                                     ;                ;              ;                  ; 38.070       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][213]                                                                                     ;                ;              ;                  ; 37.395       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #164: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[224] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.041        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[224]                                                                                                                                                                          ;                ;              ;                  ; 37.723       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][224]                                                                                     ;                ;              ;                  ; 38.235       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][224]                                                                                     ;                ;              ;                  ; 37.701       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][224]                                                                                     ;                ;              ;                  ; 37.958       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][224]                                                                                     ;                ;              ;                  ; 37.424       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #165: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.047        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]                                                                                                                                                                          ;                ;              ;                  ; 38.251       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][180]                                                                                     ;                ;              ;                  ; 38.066       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][180]                                                                                     ;                ;              ;                  ; 38.118       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][180]                                                                                     ;                ;              ;                  ; 37.516       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][180]                                                                                     ;                ;              ;                  ; 37.096       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #166: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[0]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[68] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.049        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]                                                                                                                                                                          ;                ;              ;                  ; 37.787       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][68]                                                                                     ;                ;              ;                  ; 37.819       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][68]                                                                                     ;                ;              ;                  ; 38.272       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][68]                                                                                     ;                ;              ;                  ; 38.136       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                     ;                ;              ;                  ; 37.035       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #167: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[210] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.050        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[210]                                                                                                                                                                          ;                ;              ;                  ; 37.967       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][210]                                                                                     ;                ;              ;                  ; 38.080       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][210]                                                                                     ;                ;              ;                  ; 38.059       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][210]                                                                                     ;                ;              ;                  ; 37.446       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][210]                                                                                     ;                ;              ;                  ; 37.498       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #168: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.053        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                         ;                ;              ;                  ; 38.204       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                    ;                ;              ;                  ; 38.234       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                    ;                ;              ;                  ; 37.825       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                    ;                ;              ;                  ; 37.975       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                    ;                ;              ;                  ; 36.815       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #169: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[196] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.057        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[196]                                                                                                                                                                          ;                ;              ;                  ; 38.061       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][196]                                                                                     ;                ;              ;                  ; 37.369       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][196]                                                                                     ;                ;              ;                  ; 38.049       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][196]                                                                                     ;                ;              ;                  ; 38.095       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][196]                                                                                     ;                ;              ;                  ; 37.483       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #170: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.077        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                         ;                ;              ;                  ; 38.073       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                    ;                ;              ;                  ; 37.826       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                    ;                ;              ;                  ; 38.157       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                    ;                ;              ;                  ; 37.929       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                    ;                ;              ;                  ; 37.092       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #171: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.082        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]                                                                                                                                                                         ;                ;              ;                  ; 37.994       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][241]                                                                                    ;                ;              ;                  ; 38.305       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][241]                                                                                    ;                ;              ;                  ; 38.174       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][241]                                                                                    ;                ;              ;                  ; 37.875       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][241]                                                                                    ;                ;              ;                  ; 36.734       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #172: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.103        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                         ;                ;              ;                  ; 37.972       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][46]                                                                                    ;                ;              ;                  ; 38.175       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                    ;                ;              ;                  ; 37.848       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                    ;                ;              ;                  ; 37.971       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                    ;                ;              ;                  ; 37.137       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #173: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[201] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.108        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[201]                                                                                                                                                                         ;                ;              ;                  ; 38.109       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][201]                                                                                    ;                ;              ;                  ; 38.067       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][201]                                                                                    ;                ;              ;                  ; 37.821       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][201]                                                                                    ;                ;              ;                  ; 37.693       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][201]                                                                                    ;                ;              ;                  ; 37.418       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #174: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[93] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.110        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[93]                                                                                                                                                                          ;                ;              ;                  ; 36.956       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][93]                                                                                     ;                ;              ;                  ; 38.069       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][93]                                                                                     ;                ;              ;                  ; 38.246       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][93]                                                                                     ;                ;              ;                  ; 38.205       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]                                                                                     ;                ;              ;                  ; 37.634       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #175: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[77] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.117        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]                                                                                                                                                                          ;                ;              ;                  ; 37.782       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][77]                                                                                     ;                ;              ;                  ; 38.132       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][77]                                                                                     ;                ;              ;                  ; 37.661       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][77]                                                                                     ;                ;              ;                  ; 38.112       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                     ;                ;              ;                  ; 37.430       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #176: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[190] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.118        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[190]                                                                                                                                                                          ;                ;              ;                  ; 38.281       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][190]                                                                                     ;                ;              ;                  ; 37.492       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][190]                                                                                     ;                ;              ;                  ; 38.057       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][190]                                                                                     ;                ;              ;                  ; 37.955       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][190]                                                                                     ;                ;              ;                  ; 37.333       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #177: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.119        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                                                          ;                ;              ;                  ; 38.177       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52]                                                                                     ;                ;              ;                  ; 38.137       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52]                                                                                     ;                ;              ;                  ; 38.176       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]                                                                                     ;                ;              ;                  ; 37.809       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                     ;                ;              ;                  ; 36.820       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #178: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.124        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]                                                                                                                                                                          ;                ;              ;                  ; 37.994       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][212]                                                                                     ;                ;              ;                  ; 37.819       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][212]                                                                                     ;                ;              ;                  ; 38.127       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][212]                                                                                     ;                ;              ;                  ; 37.645       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][212]                                                                                     ;                ;              ;                  ; 37.539       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #179: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.131        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                                                         ;                ;              ;                  ; 38.064       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][49]                                                                                    ;                ;              ;                  ; 38.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49]                                                                                    ;                ;              ;                  ; 37.673       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49]                                                                                    ;                ;              ;                  ; 37.924       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                    ;                ;              ;                  ; 37.339       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #180: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.132        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                         ;                ;              ;                  ; 37.903       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                    ;                ;              ;                  ; 37.838       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                    ;                ;              ;                  ; 38.089       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                    ;                ;              ;                  ; 38.111       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                    ;                ;              ;                  ; 37.191       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #181: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[0]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[78] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.160        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[78]                                                                                                                                                                          ;                ;              ;                  ; 38.109       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][78]                                                                                     ;                ;              ;                  ; 38.021       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][78]                                                                                     ;                ;              ;                  ; 38.102       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][78]                                                                                     ;                ;              ;                  ; 38.190       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][78]                                                                                     ;                ;              ;                  ; 36.738       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #182: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[152] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.181        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[152]                                                                                                                                                                          ;                ;              ;                  ; 38.095       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][152]                                                                                     ;                ;              ;                  ; 37.929       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][152]                                                                                     ;                ;              ;                  ; 37.797       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][152]                                                                                     ;                ;              ;                  ; 37.845       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][152]                                                                                     ;                ;              ;                  ; 37.515       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #183: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[232] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.189        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[232]                                                                                                                                                                          ;                ;              ;                  ; 38.026       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][232]                                                                                     ;                ;              ;                  ; 37.777       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][232]                                                                                     ;                ;              ;                  ; 38.080       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][232]                                                                                     ;                ;              ;                  ; 37.858       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][232]                                                                                     ;                ;              ;                  ; 37.448       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #184: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[149] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.203        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[149]                                                                                                                                                                          ;                ;              ;                  ; 37.754       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][149]                                                                                     ;                ;              ;                  ; 38.074       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][149]                                                                                     ;                ;              ;                  ; 38.267       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][149]                                                                                     ;                ;              ;                  ; 37.520       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][149]                                                                                     ;                ;              ;                  ; 37.588       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #185: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[244] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.210        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[244]                                                                                                                                                                         ;                ;              ;                  ; 37.818       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][244]                                                                                    ;                ;              ;                  ; 38.175       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][244]                                                                                    ;                ;              ;                  ; 37.841       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][244]                                                                                    ;                ;              ;                  ; 38.152       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][244]                                                                                    ;                ;              ;                  ; 37.224       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #186: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.211        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                                                          ;                ;              ;                  ; 38.169       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][56]                                                                                     ;                ;              ;                  ; 38.133       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][56]                                                                                     ;                ;              ;                  ; 37.938       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56]                                                                                     ;                ;              ;                  ; 37.565       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                     ;                ;              ;                  ; 37.406       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #187: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.212        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                         ;                ;              ;                  ; 38.189       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                    ;                ;              ;                  ; 37.618       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                    ;                ;              ;                  ; 38.145       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                    ;                ;              ;                  ; 38.149       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                    ;                ;              ;                  ; 37.111       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #188: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[248] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.212        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[248]                                                                                                                                                                         ;                ;              ;                  ; 38.107       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][248]                                                                                    ;                ;              ;                  ; 38.172       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][248]                                                                                    ;                ;              ;                  ; 38.066       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][248]                                                                                    ;                ;              ;                  ; 38.182       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][248]                                                                                    ;                ;              ;                  ; 36.685       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #189: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.216        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]                                                                                                                                                                          ;                ;              ;                  ; 38.001       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55]                                                                                     ;                ;              ;                  ; 38.195       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]                                                                                     ;                ;              ;                  ; 38.280       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][55]                                                                                     ;                ;              ;                  ; 37.961       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                     ;                ;              ;                  ; 36.779       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #190: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[106] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.217        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[106]                                                                                                                                                                         ;                ;              ;                  ; 38.112       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][106]                                                                                    ;                ;              ;                  ; 37.869       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][106]                                                                                    ;                ;              ;                  ; 37.793       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][106]                                                                                    ;                ;              ;                  ; 37.633       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]                                                                                    ;                ;              ;                  ; 37.810       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #191: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.224        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]                                                                                                                                                                          ;                ;              ;                  ; 38.002       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][132]                                                                                     ;                ;              ;                  ; 37.890       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][132]                                                                                     ;                ;              ;                  ; 38.090       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][132]                                                                                     ;                ;              ;                  ; 37.699       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132]                                                                                     ;                ;              ;                  ; 37.543       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #192: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[183] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.230        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[183]                                                                                                                                                                          ;                ;              ;                  ; 38.062       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][183]                                                                                     ;                ;              ;                  ; 37.658       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][183]                                                                                     ;                ;              ;                  ; 37.850       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][183]                                                                                     ;                ;              ;                  ; 38.125       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][183]                                                                                     ;                ;              ;                  ; 37.535       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #193: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[229] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.236        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[229]                                                                                                                                                                          ;                ;              ;                  ; 38.146       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][229]                                                                                     ;                ;              ;                  ; 37.914       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][229]                                                                                     ;                ;              ;                  ; 38.163       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][229]                                                                                     ;                ;              ;                  ; 37.529       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][229]                                                                                     ;                ;              ;                  ; 37.484       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #194: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.247        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                         ;                ;              ;                  ; 38.034       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                    ;                ;              ;                  ; 38.096       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                    ;                ;              ;                  ; 38.079       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                    ;                ;              ;                  ; 38.073       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                    ;                ;              ;                  ; 36.965       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #195: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[0]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.254        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[87]                                                                                                                                                                         ;                ;              ;                  ; 38.089       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][87]                                                                                    ;                ;              ;                  ; 38.075       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][87]                                                                                    ;                ;              ;                  ; 38.102       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][87]                                                                                    ;                ;              ;                  ; 38.104       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                    ;                ;              ;                  ; 36.884       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #196: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[222] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.278        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[222]                                                                                                                                                                          ;                ;              ;                  ; 38.094       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][222]                                                                                     ;                ;              ;                  ; 37.829       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][222]                                                                                     ;                ;              ;                  ; 38.178       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][222]                                                                                     ;                ;              ;                  ; 37.872       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][222]                                                                                     ;                ;              ;                  ; 37.305       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #197: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[243] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.282        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[243]                                                                                                                                                                         ;                ;              ;                  ; 37.801       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][243]                                                                                    ;                ;              ;                  ; 38.071       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][243]                                                                                    ;                ;              ;                  ; 38.193       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][243]                                                                                    ;                ;              ;                  ; 37.572       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][243]                                                                                    ;                ;              ;                  ; 37.645       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #198: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[147] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.289        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[147]                                                                                                                                                                          ;                ;              ;                  ; 37.990       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][147]                                                                                     ;                ;              ;                  ; 37.982       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][147]                                                                                     ;                ;              ;                  ; 37.826       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][147]                                                                                     ;                ;              ;                  ; 37.822       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][147]                                                                                     ;                ;              ;                  ; 37.669       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #199: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[139] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.298        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[139]                                                                                                                                                                          ;                ;              ;                  ; 37.360       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][139]                                                                                     ;                ;              ;                  ; 38.090       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][139]                                                                                     ;                ;              ;                  ; 38.112       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][139]                                                                                     ;                ;              ;                  ; 38.081       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][139]                                                                                     ;                ;              ;                  ; 37.655       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #200: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[192] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.300        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[192]                                                                                                                                                                          ;                ;              ;                  ; 38.149       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][192]                                                                                     ;                ;              ;                  ; 37.547       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][192]                                                                                     ;                ;              ;                  ; 37.924       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][192]                                                                                     ;                ;              ;                  ; 38.096       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][192]                                                                                     ;                ;              ;                  ; 37.584       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #201: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[220] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.301        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[220]                                                                                                                                                                          ;                ;              ;                  ; 37.860       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][220]                                                                                     ;                ;              ;                  ; 38.046       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][220]                                                                                     ;                ;              ;                  ; 37.920       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][220]                                                                                     ;                ;              ;                  ; 38.061       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][220]                                                                                     ;                ;              ;                  ; 37.414       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #202: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[254] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.315        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[254]                                                                                                                                                                          ;                ;              ;                  ; 38.101       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][254]                                                                                     ;                ;              ;                  ; 38.096       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][254]                                                                                     ;                ;              ;                  ; 37.874       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][254]                                                                                     ;                ;              ;                  ; 37.705       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][254]                                                                                     ;                ;              ;                  ; 37.539       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #203: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[118] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.320        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[118]                                                                                                                                                                         ;                ;              ;                  ; 37.986       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][118]                                                                                    ;                ;              ;                  ; 37.764       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][118]                                                                                    ;                ;              ;                  ; 38.070       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][118]                                                                                    ;                ;              ;                  ; 37.761       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]                                                                                    ;                ;              ;                  ; 37.739       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #204: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.324        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                         ;                ;              ;                  ; 37.822       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                    ;                ;              ;                  ; 37.954       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                    ;                ;              ;                  ; 37.948       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                    ;                ;              ;                  ; 38.174       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                    ;                ;              ;                  ; 37.426       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #205: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[0]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[92] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.329        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]                                                                                                                                                                          ;                ;              ;                  ; 38.109       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][92]                                                                                     ;                ;              ;                  ; 38.050       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][92]                                                                                     ;                ;              ;                  ; 37.509       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][92]                                                                                     ;                ;              ;                  ; 37.850       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                     ;                ;              ;                  ; 37.811       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #206: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[211] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.334        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[211]                                                                                                                                                                          ;                ;              ;                  ; 38.196       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][211]                                                                                     ;                ;              ;                  ; 38.173       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][211]                                                                                     ;                ;              ;                  ; 38.278       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][211]                                                                                     ;                ;              ;                  ; 38.049       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][211]                                                                                     ;                ;              ;                  ; 36.638       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #207: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.336        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                         ;                ;              ;                  ; 38.012       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                    ;                ;              ;                  ; 38.079       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                    ;                ;              ;                  ; 38.104       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                    ;                ;              ;                  ; 37.938       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                    ;                ;              ;                  ; 37.203       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #208: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[165] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.352        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[165]                                                                                                                                                                         ;                ;              ;                  ; 37.368       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][165]                                                                                    ;                ;              ;                  ; 38.161       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][165]                                                                                    ;                ;              ;                  ; 38.231       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][165]                                                                                    ;                ;              ;                  ; 38.097       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][165]                                                                                    ;                ;              ;                  ; 37.495       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #209: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[227] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.360        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[227]                                                                                                                                                                          ;                ;              ;                  ; 38.166       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][227]                                                                                     ;                ;              ;                  ; 38.060       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][227]                                                                                     ;                ;              ;                  ; 37.717       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][227]                                                                                     ;                ;              ;                  ; 38.058       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][227]                                                                                     ;                ;              ;                  ; 37.359       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #210: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[0]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.362        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                                                                          ;                ;              ;                  ; 38.076       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][91]                                                                                     ;                ;              ;                  ; 38.087       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][91]                                                                                     ;                ;              ;                  ; 37.878       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][91]                                                                                     ;                ;              ;                  ; 37.644       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                     ;                ;              ;                  ; 37.677       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #211: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[125] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.374        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[125]                                                                                                                                                                         ;                ;              ;                  ; 38.176       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][125]                                                                                    ;                ;              ;                  ; 38.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][125]                                                                                    ;                ;              ;                  ; 38.091       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][125]                                                                                    ;                ;              ;                  ; 37.444       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125]                                                                                    ;                ;              ;                  ; 37.544       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #212: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.383        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                         ;                ;              ;                  ; 38.143       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                    ;                ;              ;                  ; 38.152       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                    ;                ;              ;                  ; 38.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                    ;                ;              ;                  ; 37.739       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                    ;                ;              ;                  ; 37.201       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #213: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[0]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.395        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]                                                                                                                                                                          ;                ;              ;                  ; 38.177       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69]                                                                                     ;                ;              ;                  ; 38.075       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][69]                                                                                     ;                ;              ;                  ; 38.118       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][69]                                                                                     ;                ;              ;                  ; 38.120       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                     ;                ;              ;                  ; 36.905       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #214: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[171] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.414        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[171]                                                                                                                                                                          ;                ;              ;                  ; 38.120       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][171]                                                                                     ;                ;              ;                  ; 37.641       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][171]                                                                                     ;                ;              ;                  ; 38.062       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][171]                                                                                     ;                ;              ;                  ; 38.070       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][171]                                                                                     ;                ;              ;                  ; 37.521       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #215: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[105] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.416        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[105]                                                                                                                                                                         ;                ;              ;                  ; 38.187       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][105]                                                                                    ;                ;              ;                  ; 38.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][105]                                                                                    ;                ;              ;                  ; 38.219       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][105]                                                                                    ;                ;              ;                  ; 37.492       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105]                                                                                    ;                ;              ;                  ; 37.339       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #216: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.424        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                         ;                ;              ;                  ; 38.182       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                    ;                ;              ;                  ; 38.264       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                    ;                ;              ;                  ; 37.481       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                    ;                ;              ;                  ; 37.981       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                    ;                ;              ;                  ; 37.516       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #217: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[225] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.436        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[225]                                                                                                                                                                          ;                ;              ;                  ; 38.172       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][225]                                                                                     ;                ;              ;                  ; 38.035       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][225]                                                                                     ;                ;              ;                  ; 38.065       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][225]                                                                                     ;                ;              ;                  ; 38.173       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][225]                                                                                     ;                ;              ;                  ; 36.991       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #218: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[179] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.438        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]                                                                                                                                                                          ;                ;              ;                  ; 38.157       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][179]                                                                                     ;                ;              ;                  ; 37.921       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][179]                                                                                     ;                ;              ;                  ; 38.072       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][179]                                                                                     ;                ;              ;                  ; 38.115       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][179]                                                                                     ;                ;              ;                  ; 37.173       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #219: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[143] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.460        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[143]                                                                                                                                                                          ;                ;              ;                  ; 38.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][143]                                                                                     ;                ;              ;                  ; 37.947       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][143]                                                                                     ;                ;              ;                  ; 38.087       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][143]                                                                                     ;                ;              ;                  ; 37.861       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143]                                                                                     ;                ;              ;                  ; 37.462       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #220: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[177] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.465        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[177]                                                                                                                                                                          ;                ;              ;                  ; 38.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][177]                                                                                     ;                ;              ;                  ; 38.080       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][177]                                                                                     ;                ;              ;                  ; 37.928       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][177]                                                                                     ;                ;              ;                  ; 38.091       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][177]                                                                                     ;                ;              ;                  ; 37.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #221: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[101] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.490        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[101]                                                                                                                                                                         ;                ;              ;                  ; 38.182       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][101]                                                                                    ;                ;              ;                  ; 37.953       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][101]                                                                                    ;                ;              ;                  ; 38.093       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][101]                                                                                    ;                ;              ;                  ; 38.211       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101]                                                                                    ;                ;              ;                  ; 37.051       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #222: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.490        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]                                                                                                                                                                         ;                ;              ;                  ; 38.102       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][129]                                                                                    ;                ;              ;                  ; 38.144       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][129]                                                                                    ;                ;              ;                  ; 38.086       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][129]                                                                                    ;                ;              ;                  ; 38.082       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][129]                                                                                    ;                ;              ;                  ; 37.076       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #223: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.501        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                         ;                ;              ;                  ; 37.846       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                    ;                ;              ;                  ; 38.170       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                    ;                ;              ;                  ; 38.065       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                    ;                ;              ;                  ; 38.117       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                    ;                ;              ;                  ; 37.303       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #224: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[209] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.511        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[209]                                                                                                                                                                         ;                ;              ;                  ; 38.086       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][209]                                                                                    ;                ;              ;                  ; 38.105       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][209]                                                                                    ;                ;              ;                  ; 38.166       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][209]                                                                                    ;                ;              ;                  ; 37.772       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][209]                                                                                    ;                ;              ;                  ; 37.382       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #225: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.534        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                         ;                ;              ;                  ; 38.282       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                    ;                ;              ;                  ; 37.964       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                    ;                ;              ;                  ; 38.183       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                    ;                ;              ;                  ; 38.199       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                    ;                ;              ;                  ; 36.906       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #226: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.538        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                         ;                ;              ;                  ; 38.015       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                    ;                ;              ;                  ; 37.878       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                    ;                ;              ;                  ; 38.168       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                    ;                ;              ;                  ; 38.220       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                    ;                ;              ;                  ; 37.257       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #227: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.559        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                                                         ;                ;              ;                  ; 38.075       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48]                                                                                    ;                ;              ;                  ; 38.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]                                                                                    ;                ;              ;                  ; 38.111       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48]                                                                                    ;                ;              ;                  ; 37.791       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                    ;                ;              ;                  ; 37.451       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #228: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[156] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.559        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[156]                                                                                                                                                                          ;                ;              ;                  ; 38.087       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][156]                                                                                     ;                ;              ;                  ; 38.183       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][156]                                                                                     ;                ;              ;                  ; 38.187       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][156]                                                                                     ;                ;              ;                  ; 37.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156]                                                                                     ;                ;              ;                  ; 37.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #229: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[160] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.568        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[160]                                                                                                                                                                         ;                ;              ;                  ; 38.116       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][160]                                                                                    ;                ;              ;                  ; 38.081       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][160]                                                                                    ;                ;              ;                  ; 37.866       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][160]                                                                                    ;                ;              ;                  ; 38.053       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][160]                                                                                    ;                ;              ;                  ; 37.452       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #230: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[187] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.571        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[187]                                                                                                                                                                          ;                ;              ;                  ; 38.029       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][187]                                                                                     ;                ;              ;                  ; 37.827       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][187]                                                                                     ;                ;              ;                  ; 38.276       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][187]                                                                                     ;                ;              ;                  ; 37.936       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][187]                                                                                     ;                ;              ;                  ; 37.503       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #231: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[59] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.580        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[59]                                                                                                                                                                          ;                ;              ;                  ; 38.160       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59]                                                                                     ;                ;              ;                  ; 38.016       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                     ;                ;              ;                  ; 38.149       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59]                                                                                     ;                ;              ;                  ; 38.190       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                     ;                ;              ;                  ; 37.065       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #232: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[205] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.591        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[205]                                                                                                                                                                         ;                ;              ;                  ; 37.871       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][205]                                                                                    ;                ;              ;                  ; 38.110       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][205]                                                                                    ;                ;              ;                  ; 38.197       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][205]                                                                                    ;                ;              ;                  ; 38.171       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][205]                                                                                    ;                ;              ;                  ; 37.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #233: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[159] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.596        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[159]                                                                                                                                                                          ;                ;              ;                  ; 37.683       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][159]                                                                                     ;                ;              ;                  ; 38.226       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][159]                                                                                     ;                ;              ;                  ; 38.127       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][159]                                                                                     ;                ;              ;                  ; 38.071       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][159]                                                                                     ;                ;              ;                  ; 37.489       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #234: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[0]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[79] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.617        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]                                                                                                                                                                          ;                ;              ;                  ; 38.008       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][79]                                                                                     ;                ;              ;                  ; 38.104       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][79]                                                                                     ;                ;              ;                  ; 38.145       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][79]                                                                                     ;                ;              ;                  ; 38.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][79]                                                                                     ;                ;              ;                  ; 37.181       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #235: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[163] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.630        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[163]                                                                                                                                                                         ;                ;              ;                  ; 38.099       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][163]                                                                                    ;                ;              ;                  ; 38.068       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][163]                                                                                    ;                ;              ;                  ; 38.110       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][163]                                                                                    ;                ;              ;                  ; 37.922       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][163]                                                                                    ;                ;              ;                  ; 37.431       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #236: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[173] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.631        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[173]                                                                                                                                                                          ;                ;              ;                  ; 38.093       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][173]                                                                                     ;                ;              ;                  ; 37.687       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][173]                                                                                     ;                ;              ;                  ; 38.183       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][173]                                                                                     ;                ;              ;                  ; 38.127       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][173]                                                                                     ;                ;              ;                  ; 37.541       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #237: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.662        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                                                         ;                ;              ;                  ; 38.177       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44]                                                                                    ;                ;              ;                  ; 38.183       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                    ;                ;              ;                  ; 38.061       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][44]                                                                                    ;                ;              ;                  ; 38.175       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                    ;                ;              ;                  ; 37.066       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #238: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[228] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.662        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[228]                                                                                                                                                                          ;                ;              ;                  ; 38.058       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][228]                                                                                     ;                ;              ;                  ; 38.112       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][228]                                                                                     ;                ;              ;                  ; 38.084       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][228]                                                                                     ;                ;              ;                  ; 37.906       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][228]                                                                                     ;                ;              ;                  ; 37.502       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #239: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[155] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.682        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[155]                                                                                                                                                                          ;                ;              ;                  ; 38.146       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][155]                                                                                     ;                ;              ;                  ; 38.236       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][155]                                                                                     ;                ;              ;                  ; 38.111       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][155]                                                                                     ;                ;              ;                  ; 38.076       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][155]                                                                                     ;                ;              ;                  ; 37.113       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #240: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[88] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.689        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[88]                                                                                                                                                                         ;                ;              ;                  ; 38.205       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][88]                                                                                    ;                ;              ;                  ; 38.211       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][88]                                                                                    ;                ;              ;                  ; 38.150       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][88]                                                                                    ;                ;              ;                  ; 38.183       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                    ;                ;              ;                  ; 36.940       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #241: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[168] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.691        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[168]                                                                                                                                                                         ;                ;              ;                  ; 38.061       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][168]                                                                                    ;                ;              ;                  ; 37.681       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][168]                                                                                    ;                ;              ;                  ; 38.078       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][168]                                                                                    ;                ;              ;                  ; 38.086       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][168]                                                                                    ;                ;              ;                  ; 37.785       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #242: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.697        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                         ;                ;              ;                  ; 38.169       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                    ;                ;              ;                  ; 38.050       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                    ;                ;              ;                  ; 38.207       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45]                                                                                    ;                ;              ;                  ; 38.086       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                    ;                ;              ;                  ; 37.185       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #243: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[172] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.720        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[172]                                                                                                                                                                          ;                ;              ;                  ; 38.220       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][172]                                                                                     ;                ;              ;                  ; 38.108       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][172]                                                                                     ;                ;              ;                  ; 38.073       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][172]                                                                                     ;                ;              ;                  ; 37.971       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][172]                                                                                     ;                ;              ;                  ; 37.348       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #244: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[169] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.723        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[169]                                                                                                                                                                         ;                ;              ;                  ; 38.095       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][169]                                                                                    ;                ;              ;                  ; 38.067       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][169]                                                                                    ;                ;              ;                  ; 38.036       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][169]                                                                                    ;                ;              ;                  ; 38.107       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][169]                                                                                    ;                ;              ;                  ; 37.418       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #245: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.750        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]                                                                                                                                                                          ;                ;              ;                  ; 38.241       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][131]                                                                                     ;                ;              ;                  ; 38.286       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][131]                                                                                     ;                ;              ;                  ; 38.041       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][131]                                                                                     ;                ;              ;                  ; 37.392       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][131]                                                                                     ;                ;              ;                  ; 37.790       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #246: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[148] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.751        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[148]                                                                                                                                                                          ;                ;              ;                  ; 38.247       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][148]                                                                                     ;                ;              ;                  ; 38.260       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][148]                                                                                     ;                ;              ;                  ; 38.218       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][148]                                                                                     ;                ;              ;                  ; 37.632       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148]                                                                                     ;                ;              ;                  ; 37.394       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #247: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.760        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]                                                                                                                                                                         ;                ;              ;                  ; 38.235       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][102]                                                                                    ;                ;              ;                  ; 38.165       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][102]                                                                                    ;                ;              ;                  ; 38.182       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][102]                                                                                    ;                ;              ;                  ; 37.456       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]                                                                                    ;                ;              ;                  ; 37.722       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #248: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[289] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.772        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[289]                                                                                                                                                                         ;                ;              ;                  ; 38.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][289]                                                                                    ;                ;              ;                  ; 38.095       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][289]                                                                                    ;                ;              ;                  ; 37.944       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][289]                                                                                    ;                ;              ;                  ; 38.121       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][289]                                                                                    ;                ;              ;                  ; 37.493       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a280~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #249: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[121] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.776        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[121]                                                                                                                                                                         ;                ;              ;                  ; 38.106       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][121]                                                                                    ;                ;              ;                  ; 38.097       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][121]                                                                                    ;                ;              ;                  ; 37.826       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][121]                                                                                    ;                ;              ;                  ; 38.101       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121]                                                                                    ;                ;              ;                  ; 37.646       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #250: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[236] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.776        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[236]                                                                                                                                                                          ;                ;              ;                  ; 38.115       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][236]                                                                                     ;                ;              ;                  ; 38.072       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][236]                                                                                     ;                ;              ;                  ; 37.880       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][236]                                                                                     ;                ;              ;                  ; 38.089       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][236]                                                                                     ;                ;              ;                  ; 37.620       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #251: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[128] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.778        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[128]                                                                                                                                                                         ;                ;              ;                  ; 38.132       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][128]                                                                                    ;                ;              ;                  ; 38.154       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][128]                                                                                    ;                ;              ;                  ; 37.737       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][128]                                                                                    ;                ;              ;                  ; 38.113       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                    ;                ;              ;                  ; 37.642       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #252: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[154] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.782        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[154]                                                                                                                                                                          ;                ;              ;                  ; 38.071       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][154]                                                                                     ;                ;              ;                  ; 38.281       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][154]                                                                                     ;                ;              ;                  ; 38.014       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][154]                                                                                     ;                ;              ;                  ; 38.109       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][154]                                                                                     ;                ;              ;                  ; 37.307       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #253: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[189] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.786        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[189]                                                                                                                                                                          ;                ;              ;                  ; 38.125       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][189]                                                                                     ;                ;              ;                  ; 38.162       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][189]                                                                                     ;                ;              ;                  ; 38.157       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][189]                                                                                     ;                ;              ;                  ; 38.133       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][189]                                                                                     ;                ;              ;                  ; 37.209       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #254: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[247] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.786        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[247]                                                                                                                                                                         ;                ;              ;                  ; 38.062       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][247]                                                                                    ;                ;              ;                  ; 38.081       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][247]                                                                                    ;                ;              ;                  ; 38.094       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][247]                                                                                    ;                ;              ;                  ; 37.971       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247]                                                                                    ;                ;              ;                  ; 37.578       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #255: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.789        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]                                                                                                                                                                          ;                ;              ;                  ; 38.066       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][186]                                                                                     ;                ;              ;                  ; 37.992       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][186]                                                                                     ;                ;              ;                  ; 38.122       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][186]                                                                                     ;                ;              ;                  ; 38.200       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][186]                                                                                     ;                ;              ;                  ; 37.409       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #256: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[83] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.807        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]                                                                                                                                                                         ;                ;              ;                  ; 38.283       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][83]                                                                                    ;                ;              ;                  ; 38.239       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][83]                                                                                    ;                ;              ;                  ; 37.611       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][83]                                                                                    ;                ;              ;                  ; 37.975       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                    ;                ;              ;                  ; 37.699       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #257: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[249] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.849        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[249]                                                                                                                                                                         ;                ;              ;                  ; 38.257       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][249]                                                                                    ;                ;              ;                  ; 37.901       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][249]                                                                                    ;                ;              ;                  ; 38.230       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][249]                                                                                    ;                ;              ;                  ; 37.974       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][249]                                                                                    ;                ;              ;                  ; 37.487       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #258: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[182] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.873        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[182]                                                                                                                                                                          ;                ;              ;                  ; 38.229       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][182]                                                                                     ;                ;              ;                  ; 38.140       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][182]                                                                                     ;                ;              ;                  ; 38.162       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][182]                                                                                     ;                ;              ;                  ; 38.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][182]                                                                                     ;                ;              ;                  ; 37.163       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #259: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.951        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                                                          ;                ;              ;                  ; 38.269       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][51]                                                                                     ;                ;              ;                  ; 38.090       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][51]                                                                                     ;                ;              ;                  ; 38.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51]                                                                                     ;                ;              ;                  ; 38.191       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                     ;                ;              ;                  ; 37.253       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #260: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.961        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]                                                                                                                                                                         ;                ;              ;                  ; 38.105       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][123]                                                                                    ;                ;              ;                  ; 38.099       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][123]                                                                                    ;                ;              ;                  ; 38.203       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][123]                                                                                    ;                ;              ;                  ; 37.847       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][123]                                                                                    ;                ;              ;                  ; 37.707       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #261: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[104] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.978        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[104]                                                                                                                                                                         ;                ;              ;                  ; 38.085       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][104]                                                                                    ;                ;              ;                  ; 38.076       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][104]                                                                                    ;                ;              ;                  ; 37.908       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][104]                                                                                    ;                ;              ;                  ; 38.166       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                                                    ;                ;              ;                  ; 37.743       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #262: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[181] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.981        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[181]                                                                                                                                                                          ;                ;              ;                  ; 38.060       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][181]                                                                                     ;                ;              ;                  ; 38.088       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][181]                                                                                     ;                ;              ;                  ; 37.966       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][181]                                                                                     ;                ;              ;                  ; 38.171       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][181]                                                                                     ;                ;              ;                  ; 37.696       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #263: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[203] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.006        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[203]                                                                                                                                                                         ;                ;              ;                  ; 38.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][203]                                                                                    ;                ;              ;                  ; 38.165       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][203]                                                                                    ;                ;              ;                  ; 38.168       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][203]                                                                                    ;                ;              ;                  ; 37.980       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][203]                                                                                    ;                ;              ;                  ; 37.514       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #264: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[108] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.009        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[108]                                                                                                                                                                         ;                ;              ;                  ; 38.080       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][108]                                                                                    ;                ;              ;                  ; 38.147       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][108]                                                                                    ;                ;              ;                  ; 38.243       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][108]                                                                                    ;                ;              ;                  ; 37.809       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                    ;                ;              ;                  ; 37.730       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #265: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[252] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.029        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[252]                                                                                                                                                                          ;                ;              ;                  ; 38.246       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][252]                                                                                     ;                ;              ;                  ; 38.202       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][252]                                                                                     ;                ;              ;                  ; 38.141       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][252]                                                                                     ;                ;              ;                  ; 38.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][252]                                                                                     ;                ;              ;                  ; 37.261       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #266: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[1]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[97] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.036        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[97]                                                                                                                                                                          ;                ;              ;                  ; 38.219       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][97]                                                                                     ;                ;              ;                  ; 38.093       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][97]                                                                                     ;                ;              ;                  ; 38.220       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][97]                                                                                     ;                ;              ;                  ; 38.086       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                     ;                ;              ;                  ; 37.418       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #267: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[164] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.064        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[164]                                                                                                                                                                         ;                ;              ;                  ; 38.299       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][164]                                                                                    ;                ;              ;                  ; 38.271       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][164]                                                                                    ;                ;              ;                  ; 38.115       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][164]                                                                                    ;                ;              ;                  ; 38.217       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][164]                                                                                    ;                ;              ;                  ; 37.162       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #268: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[142] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.132        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[142]                                                                                                                                                                          ;                ;              ;                  ; 38.233       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][142]                                                                                     ;                ;              ;                  ; 38.057       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][142]                                                                                     ;                ;              ;                  ; 38.157       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][142]                                                                                     ;                ;              ;                  ; 38.032       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][142]                                                                                     ;                ;              ;                  ; 37.653       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #269: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[1]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[99] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.153        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[99]                                                                                                                                                                          ;                ;              ;                  ; 38.140       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][99]                                                                                     ;                ;              ;                  ; 38.173       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][99]                                                                                     ;                ;              ;                  ; 38.216       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][99]                                                                                     ;                ;              ;                  ; 38.164       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                                                     ;                ;              ;                  ; 37.460       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #270: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[153] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.164        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[153]                                                                                                                                                                          ;                ;              ;                  ; 38.104       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][153]                                                                                     ;                ;              ;                  ; 38.187       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][153]                                                                                     ;                ;              ;                  ; 38.177       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][153]                                                                                     ;                ;              ;                  ; 38.216       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][153]                                                                                     ;                ;              ;                  ; 37.480       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #271: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[103] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.192        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[103]                                                                                                                                                                         ;                ;              ;                  ; 38.262       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][103]                                                                                    ;                ;              ;                  ; 38.224       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][103]                                                                                    ;                ;              ;                  ; 38.020       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][103]                                                                                    ;                ;              ;                  ; 38.204       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]                                                                                    ;                ;              ;                  ; 37.482       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #272: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[89] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 190.226        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[89]                                                                                                                                                                         ;                ;              ;                  ; 38.150       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][89]                                                                                    ;                ;              ;                  ; 38.204       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][89]                                                                                    ;                ;              ;                  ; 38.286       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][89]                                                                                    ;                ;              ;                  ; 38.046       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                    ;                ;              ;                  ; 37.540       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #273: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[253] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.364        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[253]                                                                                                                                                                          ;                ;              ;                  ; 38.128       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][253]                                                                                     ;                ;              ;                  ; 38.112       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][253]                                                                                     ;                ;              ;                  ; 38.269       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][253]                                                                                     ;                ;              ;                  ; 38.078       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253]                                                                                     ;                ;              ;                  ; 37.777       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #274: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 7              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 199.716        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                        ;                ;              ;                  ; 31.107       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.456       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 31.302       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.452       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.364       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.769       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #275: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 8              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 231.020        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                        ;                ;              ;                  ; 31.287       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ;                ;              ;                  ; 31.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.456       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 31.302       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.452       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.364       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.769       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #276: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 9              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 261.697        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                        ;                ;              ;                  ; 30.578       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] ;                ;              ;                  ; 31.386       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ;                ;              ;                  ; 31.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.456       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 31.302       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.452       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.364       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.769       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #277: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 10             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 292.989        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                        ;                ;              ;                  ; 30.722       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8] ;                ;              ;                  ; 31.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] ;                ;              ;                  ; 31.386       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ;                ;              ;                  ; 31.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.456       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 31.302       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.452       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.364       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.769       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #278: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 11             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 323.872        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                        ;                ;              ;                  ; 30.411       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9] ;                ;              ;                  ; 31.194       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8] ;                ;              ;                  ; 31.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] ;                ;              ;                  ; 31.386       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ;                ;              ;                  ; 31.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.456       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 31.302       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.452       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.364       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.769       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #279: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                          ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; No                                                                                                                                                                                      ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 12             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 355.442        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                     ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                        ;                ;              ;                  ; 30.703       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;                ;              ;                  ; 31.278       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;                ;              ;                  ; 31.194       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;                ;              ;                  ; 31.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ;                ;              ;                  ; 31.386       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ;                ;              ;                  ; 31.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;                ;              ;                  ; 31.456       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;                ;              ;                  ; 31.302       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;                ;              ;                  ; 31.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;                ;              ;                  ; 31.452       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;                ;              ;                  ; 31.364       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;                ;              ;                  ; 11.769       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #280: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                          ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; No                                                                                                                                                                                      ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 13             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 386.120        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                     ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                        ;                ;              ;                  ; 30.436       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ;                ;              ;                  ; 30.945       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;                ;              ;                  ; 31.278       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;                ;              ;                  ; 31.194       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;                ;              ;                  ; 31.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ;                ;              ;                  ; 31.386       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ;                ;              ;                  ; 31.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;                ;              ;                  ; 31.456       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;                ;              ;                  ; 31.302       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;                ;              ;                  ; 31.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;                ;              ;                  ; 31.452       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;                ;              ;                  ; 31.364       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;                ;              ;                  ; 11.769       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #281: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                          ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; No                                                                                                                                                                                      ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 14             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 417.504        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                     ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                        ;                ;              ;                  ; 30.674       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ;                ;              ;                  ; 31.146       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ;                ;              ;                  ; 30.945       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;                ;              ;                  ; 31.278       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;                ;              ;                  ; 31.194       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;                ;              ;                  ; 31.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ;                ;              ;                  ; 31.386       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ;                ;              ;                  ; 31.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;                ;              ;                  ; 31.456       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;                ;              ;                  ; 31.302       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;                ;              ;                  ; 31.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;                ;              ;                  ; 31.452       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;                ;              ;                  ; 31.364       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;                ;              ;                  ; 11.769       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #282: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                          ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; No                                                                                                                                                                                      ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 15             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 448.728        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                     ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                        ;                ;              ;                  ; 31.058       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ;                ;              ;                  ; 30.840       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ;                ;              ;                  ; 31.146       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ;                ;              ;                  ; 30.945       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;                ;              ;                  ; 31.278       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;                ;              ;                  ; 31.194       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;                ;              ;                  ; 31.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ;                ;              ;                  ; 31.386       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ;                ;              ;                  ; 31.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;                ;              ;                  ; 31.456       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;                ;              ;                  ; 31.302       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;                ;              ;                  ; 31.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;                ;              ;                  ; 31.452       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;                ;              ;                  ; 31.364       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;                ;              ;                  ; 11.769       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_I2C_SDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_I2C_SCLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[34]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[35]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[34]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[35]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_I2C_SDAT       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[34]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[35]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[34]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[35]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_I2C_SDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; FPGA_I2C_SCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[34]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[35]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[34]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[35]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.39e-05 V                   ; 3.12 V              ; -0.0432 V           ; 0.292 V                              ; 0.097 V                              ; 6.42e-10 s                  ; 3.87e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.39e-05 V                  ; 3.12 V             ; -0.0432 V          ; 0.292 V                             ; 0.097 V                             ; 6.42e-10 s                 ; 3.87e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                                                                                ; To Clock                                                                                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                                                                                       ; altera_reserved_tck                                                                                                                                       ; 13866      ; 0        ; 48       ; 1        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; altera_reserved_tck                                                                                                                                       ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8          ; 0        ; 8        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0          ; 0        ; 0        ; 16       ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 848        ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 0          ; 0        ; 1        ; 1        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 147        ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 2        ; 2        ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; CLOCK_50                                                                                                                                                  ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 1        ; 1        ;
; CLOCK_50                                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 471734     ; 35       ; 192      ; 3        ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 1        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; CLOCK_50                                                                                                                                                  ; 33         ; 1        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 1          ; 0        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; CLOCK_50                                                                                                                                                  ; 1          ; 0        ; 0        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 417        ; 0        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1          ; 1        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1          ; 1        ; 0        ; 0        ;
; altera_reserved_tck                                                                                                                                       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 162        ; 0        ; 2        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 4330       ; 32       ; 0        ; 1        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                                                                                ; To Clock                                                                                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                                                                                       ; altera_reserved_tck                                                                                                                                       ; 13866      ; 0        ; 48       ; 1        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; altera_reserved_tck                                                                                                                                       ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8          ; 0        ; 8        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0          ; 0        ; 0        ; 16       ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 848        ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 0          ; 0        ; 1        ; 1        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 147        ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 2        ; 2        ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; CLOCK_50                                                                                                                                                  ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 1        ; 1        ;
; CLOCK_50                                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 471734     ; 35       ; 192      ; 3        ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 1        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; CLOCK_50                                                                                                                                                  ; 33         ; 1        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 1          ; 0        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; CLOCK_50                                                                                                                                                  ; 1          ; 0        ; 0        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 417        ; 0        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1          ; 1        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1          ; 1        ; 0        ; 0        ;
; altera_reserved_tck                                                                                                                                       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 162        ; 0        ; 2        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 4330       ; 32       ; 0        ; 1        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                            ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                                                                                                       ; 1283       ; 0        ; 1        ; 0        ;
; CLOCK_50            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0          ; 0        ; 7        ; 0        ;
; CLOCK_50            ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 14         ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                                                                                                  ; 2          ; 86       ; 0        ; 0        ;
; CLOCK_50            ; doublesync:key2_doublsync|reg2                                                                                                                            ; 1          ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; speed_down_event_trigger                                                                                                                                  ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; speed_up_event_trigger                                                                                                                                    ; 0          ; 1        ; 0        ; 0        ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                             ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                                                                                                       ; 1283       ; 0        ; 1        ; 0        ;
; CLOCK_50            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0          ; 0        ; 7        ; 0        ;
; CLOCK_50            ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 14         ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                                                                                                  ; 2          ; 86       ; 0        ; 0        ;
; CLOCK_50            ; doublesync:key2_doublsync|reg2                                                                                                                            ; 1          ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; speed_down_event_trigger                                                                                                                                  ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; speed_up_event_trigger                                                                                                                                    ; 0          ; 1        ; 0        ; 0        ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 1206  ; 1206 ;
; Unconstrained Output Ports      ; 63    ; 63   ;
; Unconstrained Output Port Paths ; 165   ; 165  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Fri Jan 24 03:05:22 2020
Info: Command: quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'timing_constraints.sdc'
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name doublesync:key2_doublsync|reg2 doublesync:key2_doublsync|reg2
    Info (332105): create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|audio_clock:u4|LRCK_1X audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|audio_clock:u4|oAUD_BCK audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 5.793
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.793               0.000 CLOCK_50 
    Info (332119):    10.753               0.000 altera_reserved_tck 
    Info (332119):    11.620               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    15.712               0.000 audio_controller:audio_control|audio_clock:u4|LRCK_1X 
    Info (332119):    16.320               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):    17.421               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    17.584               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] 
    Info (332119):    34.351               0.000 audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info (332119):    36.603               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
Info (332146): Worst-case hold slack is 0.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.233               0.000 altera_reserved_tck 
    Info (332119):     0.248               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):     0.274               0.000 audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info (332119):     0.297               0.000 CLOCK_50 
    Info (332119):     0.397               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):     0.406               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):     0.471               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):     0.732               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] 
    Info (332119):     1.828               0.000 audio_controller:audio_control|audio_clock:u4|LRCK_1X 
Info (332146): Worst-case recovery slack is 4.778
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.778               0.000 speed_up_event_trigger 
    Info (332119):     4.785               0.000 speed_down_event_trigger 
    Info (332119):     6.284               0.000 CLOCK_50 
    Info (332119):    14.983               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):    14.992               0.000 altera_reserved_tck 
    Info (332119):    15.188               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):    15.420               0.000 doublesync:key2_doublsync|reg2 
Info (332146): Worst-case removal slack is 0.547
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.547               0.000 CLOCK_50 
    Info (332119):     0.690               0.000 altera_reserved_tck 
    Info (332119):     2.278               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):     2.872               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):     3.055               0.000 doublesync:key2_doublsync|reg2 
    Info (332119):    13.478               0.000 speed_down_event_trigger 
    Info (332119):    13.494               0.000 speed_up_event_trigger 
Info (332146): Worst-case minimum pulse width slack is 8.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.452               0.000 CLOCK_50 
    Info (332119):    15.179               0.000 altera_reserved_tck 
    Info (332119):    18.714               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    19.156               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):    19.263               0.000 audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info (332119):    19.263               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] 
    Info (332119):    19.320               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):    19.344               0.000 audio_controller:audio_control|audio_clock:u4|LRCK_1X 
    Info (332119):    19.365               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    19.404               0.000 doublesync:key2_doublsync|reg2 
    Info (332119):    19.407               0.000 speed_down_event_trigger 
    Info (332119):    19.409               0.000 speed_up_event_trigger 
Info (332114): Report Metastability: Found 282 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 282
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 26.507 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.793
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.793 
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[1]_OTERM97_OTERM169
    Info (332115): To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a4~porta_address_reg8
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50 (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.759      3.759  R        clock network delay
    Info (332115):      3.759      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[1]_OTERM97_OTERM169
    Info (332115):      3.759      0.000 RR  CELL  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|program_counter[1]_OTERM97_NEW_REG168|q
    Info (332115):      4.230      0.471 RR    IC  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~1|datab
    Info (332115):      5.122      0.892 RR  CELL  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~1|cout
    Info (332115):      5.122      0.000 RR    IC  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~5|cin
    Info (332115):      5.122      0.000 RR  CELL  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~5|cout
    Info (332115):      5.122      0.000 RR    IC  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~9|cin
    Info (332115):      5.167      0.045 RR  CELL  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~9|cout
    Info (332115):      5.167      0.000 RR    IC  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~13|cin
    Info (332115):      5.167      0.000 RR  CELL  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~13|cout
    Info (332115):      5.167      0.000 RR    IC  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~17|cin
    Info (332115):      5.212      0.045 RR  CELL  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~17|cout
    Info (332115):      5.212      0.000 RR    IC  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~21|cin
    Info (332115):      5.212      0.000 RR  CELL  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~21|cout
    Info (332115):      5.212      0.000 RR    IC  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~25|cin
    Info (332115):      5.257      0.045 RR  CELL  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~25|cout
    Info (332115):      5.257      0.000 RR    IC  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~29|cin
    Info (332115):      5.257      0.000 RR  CELL  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~29|cout
    Info (332115):      5.257      0.000 RR    IC  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~33|cin
    Info (332115):      5.561      0.304 RF  CELL  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~33|sumout
    Info (332115):      5.886      0.325 FF    IC  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|program_counter[8]_NEW2|datac
    Info (332115):      6.294      0.408 FF  CELL  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|program_counter[8]_NEW2|combout
    Info (332115):      7.327      1.033 FF    IC  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|pracpico_block_ROM_instrucciones|altsyncram_component|auto_generated|ram_block1a4|portaaddr[8]
    Info (332115):      7.647      0.320 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a4~porta_address_reg8
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.399      3.399  F        clock network delay
    Info (332115):     13.750      0.351           clock pessimism removed
    Info (332115):     13.440     -0.310           clock uncertainty
    Info (332115):     13.440      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a4~porta_address_reg8
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.647
    Info (332115): Data Required Time :    13.440
    Info (332115): Slack              :     5.793 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.753
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 10.753 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.457      2.457  R        clock network delay
    Info (332115):      2.457      0.000     uTco  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]
    Info (332115):      2.457      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]|q
    Info (332115):      3.758      1.301 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0|datab
    Info (332115):      4.229      0.471 FF  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0|combout
    Info (332115):      4.678      0.449 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5|datae
    Info (332115):      4.862      0.184 FF  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5|combout
    Info (332115):      5.497      0.635 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3|datab
    Info (332115):      5.972      0.475 FF  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3|combout
    Info (332115):      6.691      0.719 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~0|dataf
    Info (332115):      6.764      0.073 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~0|combout
    Info (332115):      7.227      0.463 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~6|datae
    Info (332115):      7.417      0.190 FR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~6|combout
    Info (332115):      7.417      0.000 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo|d
    Info (332115):      7.636      0.219 RR  CELL  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     16.666     16.666           latch edge time
    Info (332115):     18.656      1.990  F        clock network delay
    Info (332115):     18.699      0.043           clock pessimism removed
    Info (332115):     18.389     -0.310           clock uncertainty
    Info (332115):     18.389      0.000     uTsu  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.636
    Info (332115): Data Required Time :    18.389
    Info (332115): Slack              :    10.753 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.620
    Info (332115): -to_clock [get_clocks {Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 11.620 
    Info (332115): ===================================================================
    Info (332115): From Node    : clk_divider:DIVIDECLK|counter[18]
    Info (332115): To Node      : sld_signaltap:auto_signaltap_0|acq_data_in_reg[288]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     23.759      3.759  R        clock network delay
    Info (332115):     23.759      0.000     uTco  clk_divider:DIVIDECLK|counter[18]
    Info (332115):     23.759      0.000 RR  CELL  DIVIDECLK|counter[18]|q
    Info (332115):     24.230      0.471 RR    IC  DIVIDECLK|LessThan0~1|datac
    Info (332115):     24.626      0.396 RF  CELL  DIVIDECLK|LessThan0~1|combout
    Info (332115):     25.421      0.795 FF    IC  DIVIDECLK|LessThan1~16|datac
    Info (332115):     25.861      0.440 FF  CELL  DIVIDECLK|LessThan1~16|combout
    Info (332115):     26.751      0.890 FF    IC  ScopeChannelASignal|dataf
    Info (332115):     26.832      0.081 FR  CELL  ScopeChannelASignal|combout
    Info (332115):     28.472      1.640 RR    IC  auto_signaltap_0|acq_data_in_reg[288]|asdata
    Info (332115):     28.973      0.501 RR  CELL  sld_signaltap:auto_signaltap_0|acq_data_in_reg[288]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     40.943      0.943  R        clock network delay
    Info (332115):     40.593     -0.350           clock uncertainty
    Info (332115):     40.593      0.000     uTsu  sld_signaltap:auto_signaltap_0|acq_data_in_reg[288]
    Info (332115): 
    Info (332115): Data Arrival Time  :    28.973
    Info (332115): Data Required Time :    40.593
    Info (332115): Slack              :    11.620 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.712
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|audio_clock:u4|LRCK_1X}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 15.712 
    Info (332115): ===================================================================
    Info (332115): From Node    : to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[6]
    Info (332115): To Node      : to_slow_clk_interface:interface_actual_audio_data_left|outdata[6]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     23.758      3.758  R        clock network delay
    Info (332115):     23.758      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[6]
    Info (332115):     23.758      0.000 RR  CELL  interface_actual_audio_data_left|raw_outdata[6]|q
    Info (332115):     24.127      0.369 RR    IC  interface_actual_audio_data_left|outdata[6]|asdata
    Info (332115):     24.636      0.509 RR  CELL  to_slow_clk_interface:interface_actual_audio_data_left|outdata[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     40.698      0.698  R        clock network delay
    Info (332115):     40.348     -0.350           clock uncertainty
    Info (332115):     40.348      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_left|outdata[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :    24.636
    Info (332115): Data Required Time :    40.348
    Info (332115): Slack              :    15.712 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.320
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 16.320 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332115): To Node      : audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332115): Launch Clock : audio_controller:audio_control|audio_clock:u4|LRCK_1X (INVERTED)
    Info (332115): Latch Clock  : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     20.000      0.000  F        clock network delay
    Info (332115):     20.000      0.000 FF  CELL  audio_control|u4|LRCK_1X|q
    Info (332115):     22.061      2.061 FF    IC  audio_control|u4|LRCK_1X~0|datac
    Info (332115):     22.501      0.440 FF  CELL  audio_control|u4|LRCK_1X~0|combout
    Info (332115):     24.245      1.744 FF    IC  audio_control|u4|LRCK_1X~feeder|datac
    Info (332115):     24.655      0.410 FF  CELL  audio_control|u4|LRCK_1X~feeder|combout
    Info (332115):     24.655      0.000 FF    IC  audio_control|u4|LRCK_1X|d
    Info (332115):     24.874      0.219 FF  CELL  audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     41.574      1.574  R        clock network delay
    Info (332115):     41.194     -0.380           clock uncertainty
    Info (332115):     41.194      0.000     uTsu  audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332115): 
    Info (332115): Data Arrival Time  :    24.874
    Info (332115): Data Required Time :    41.194
    Info (332115): Slack              :    16.320 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.421
    Info (332115): -to_clock [get_clocks {Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 17.421 
    Info (332115): ===================================================================
    Info (332115): From Node    : speed_down_event_trigger
    Info (332115): To Node      : speed_down_event_trigger
    Info (332115): Launch Clock : speed_down_event_trigger (INVERTED)
    Info (332115): Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     20.000      0.000  F        clock network delay
    Info (332115):     20.000      0.000 FF  CELL  speed_down_event_trigger|q
    Info (332115):     20.794      0.794 FF    IC  speed_down_event_trigger~0|datad
    Info (332115):     21.233      0.439 FF  CELL  speed_down_event_trigger~0|combout
    Info (332115):     22.579      1.346 FF    IC  speed_down_event_trigger~feeder|dataa
    Info (332115):     23.032      0.453 FF  CELL  speed_down_event_trigger~feeder|combout
    Info (332115):     23.032      0.000 FF    IC  speed_down_event_trigger|d
    Info (332115):     23.251      0.219 FF  CELL  speed_down_event_trigger
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     41.052      1.052  R        clock network delay
    Info (332115):     40.672     -0.380           clock uncertainty
    Info (332115):     40.672      0.000     uTsu  speed_down_event_trigger
    Info (332115): 
    Info (332115): Data Arrival Time  :    23.251
    Info (332115): Data Required Time :    40.672
    Info (332115): Slack              :    17.421 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.584
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 17.584 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): To Node      : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): Launch Clock : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): Latch Clock  : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000 RR  CELL  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|q
    Info (332115):      0.927      0.927 RR    IC  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]~0|datac
    Info (332115):      1.349      0.422 RF  CELL  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]~0|combout
    Info (332115):      2.163      0.814 FF    IC  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|asdata
    Info (332115):      2.633      0.470 FF  CELL  audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     20.597      0.597  F        clock network delay
    Info (332115):     20.217     -0.380           clock uncertainty
    Info (332115):     20.217      0.000     uTsu  audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.633
    Info (332115): Data Required Time :    20.217
    Info (332115): Slack              :    17.584 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 34.351
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 34.351 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]
    Info (332115): To Node      : audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]
    Info (332115): Launch Clock : audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332115): Latch Clock  : audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.278      1.278  R        clock network delay
    Info (332115):      1.278      0.000     uTco  audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]
    Info (332115):      1.278      0.000 FF  CELL  audio_control|u3|LUT_INDEX[2]|q
    Info (332115):      2.829      1.551 FF    IC  audio_control|u3|WideOr2~0|datac
    Info (332115):      3.269      0.440 FF  CELL  audio_control|u3|WideOr2~0|combout
    Info (332115):      3.901      0.632 FF    IC  audio_control|u3|LUT_INDEX~0|datad
    Info (332115):      4.389      0.488 FF  CELL  audio_control|u3|LUT_INDEX~0|combout
    Info (332115):      5.706      1.317 FF    IC  audio_control|u3|LUT_INDEX[5]|asdata
    Info (332115):      6.219      0.513 FF  CELL  audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     40.946      0.946  R        clock network delay
    Info (332115):     40.950      0.004           clock pessimism removed
    Info (332115):     40.570     -0.380           clock uncertainty
    Info (332115):     40.570      0.000     uTsu  audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[5]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.219
    Info (332115): Data Required Time :    40.570
    Info (332115): Slack              :    34.351 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.603
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|audio_clock:u4|oAUD_BCK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 36.603 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]~DUPLICATE
    Info (332115): To Node      : audio_controller:audio_control|audio_converter:u5|SEL_Cont[3]
    Info (332115): Launch Clock : audio_controller:audio_control|audio_clock:u4|oAUD_BCK (INVERTED)
    Info (332115): Latch Clock  : audio_controller:audio_control|audio_clock:u4|oAUD_BCK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     21.247      1.247  F        clock network delay
    Info (332115):     21.247      0.000     uTco  audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]~DUPLICATE
    Info (332115):     21.247      0.000 FF  CELL  audio_control|u5|SEL_Cont[0]~DUPLICATE|q
    Info (332115):     22.062      0.815 FF    IC  audio_control|u5|Add0~0|dataa
    Info (332115):     22.541      0.479 FF  CELL  audio_control|u5|Add0~0|combout
    Info (332115):     23.428      0.887 FF    IC  audio_control|u5|SEL_Cont[3]|asdata
    Info (332115):     23.932      0.504 FF  CELL  audio_controller:audio_control|audio_converter:u5|SEL_Cont[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     60.000     60.000           latch edge time
    Info (332115):     60.824      0.824  F        clock network delay
    Info (332115):     60.915      0.091           clock pessimism removed
    Info (332115):     60.535     -0.380           clock uncertainty
    Info (332115):     60.535      0.000     uTsu  audio_controller:audio_control|audio_converter:u5|SEL_Cont[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :    23.932
    Info (332115): Data Required Time :    60.535
    Info (332115): Slack              :    36.603 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.233
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.233 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]
    Info (332115): To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.104      2.104  R        clock network delay
    Info (332115):      2.104      0.000     uTco  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]
    Info (332115):      2.104      0.000 RR  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140]|q
    Info (332115):      2.931      0.827 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]|asdata
    Info (332115):      3.163      0.232 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.973      2.973  R        clock network delay
    Info (332115):      2.930     -0.043           clock pessimism removed
    Info (332115):      2.930      0.000           clock uncertainty
    Info (332115):      2.930      0.000      uTh  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.163
    Info (332115): Data Required Time :     2.930
    Info (332115): Slack              :     0.233 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.248
    Info (332115): -to_clock [get_clocks {Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.248 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]
    Info (332115): To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][150]
    Info (332115): Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332115): Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.025      1.025  R        clock network delay
    Info (332115):      1.025      0.000     uTco  sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]
    Info (332115):      1.025      0.000 RR  CELL  auto_signaltap_0|acq_data_in_reg[150]|q
    Info (332115):      1.939      0.914 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][150]~feeder|datab
    Info (332115):      2.316      0.377 RR  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][150]~feeder|combout
    Info (332115):      2.316      0.000 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][150]|d
    Info (332115):      2.373      0.057 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][150]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.148      2.148  R        clock network delay
    Info (332115):      2.125     -0.023           clock pessimism removed
    Info (332115):      2.125      0.000           clock uncertainty
    Info (332115):      2.125      0.000      uTh  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][150]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.373
    Info (332115): Data Required Time :     2.125
    Info (332115): Slack              :     0.248 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.274
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.274 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[8]
    Info (332115): To Node      : audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[8]~DUPLICATE
    Info (332115): Launch Clock : audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332115): Latch Clock  : audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.056      1.056  R        clock network delay
    Info (332115):      1.056      0.000     uTco  audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[8]
    Info (332115):      1.056      0.000 FF  CELL  audio_control|u3|mI2C_DATA[8]|q
    Info (332115):      1.256      0.200 FF    IC  audio_control|u3|mI2C_DATA[8]~DUPLICATE|asdata
    Info (332115):      1.502      0.246 FF  CELL  audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[8]~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.315      1.315  R        clock network delay
    Info (332115):      1.228     -0.087           clock pessimism removed
    Info (332115):      1.228      0.000           clock uncertainty
    Info (332115):      1.228      0.000      uTh  audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[8]~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.502
    Info (332115): Data Required Time :     1.228
    Info (332115): Slack              :     0.274 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.297
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.297 
    Info (332115): ===================================================================
    Info (332115): From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332115): To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse|sync1
    Info (332115): Launch Clock : speed_down_event_trigger
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.680      0.680  R        clock network delay
    Info (332115):      0.680      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332115):      0.680      0.000 RR  CELL  make_speedown_pulse|async_trap|q
    Info (332115):      3.969      3.289 RR    IC  make_speedown_pulse|sync1~feeder|dataa
    Info (332115):      4.348      0.379 RR  CELL  make_speedown_pulse|sync1~feeder|combout
    Info (332115):      4.348      0.000 RR    IC  make_speedown_pulse|sync1|d
    Info (332115):      4.405      0.057 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|sync1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.758      3.758  R        clock network delay
    Info (332115):      4.108      0.350           clock uncertainty
    Info (332115):      4.108      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|sync1
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.405
    Info (332115): Data Required Time :     4.108
    Info (332115): Slack              :     0.297 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.397
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|audio_clock:u4|oAUD_BCK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.397 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]
    Info (332115): To Node      : audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]
    Info (332115): Launch Clock : audio_controller:audio_control|audio_clock:u4|oAUD_BCK (INVERTED)
    Info (332115): Latch Clock  : audio_controller:audio_control|audio_clock:u4|oAUD_BCK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     20.830      0.830  F        clock network delay
    Info (332115):     20.830      0.000     uTco  audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]
    Info (332115):     20.830      0.000 FF  CELL  audio_control|u5|SEL_Cont[0]|q
    Info (332115):     21.031      0.201 FF    IC  audio_control|u5|SEL_Cont[0]~0|dataf
    Info (332115):     21.086      0.055 FR  CELL  audio_control|u5|SEL_Cont[0]~0|combout
    Info (332115):     21.250      0.164 RR    IC  audio_control|u5|SEL_Cont[0]|asdata
    Info (332115):     21.558      0.308 RR  CELL  audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.253      1.253  F        clock network delay
    Info (332115):     21.161     -0.092           clock pessimism removed
    Info (332115):     21.161      0.000           clock uncertainty
    Info (332115):     21.161      0.000      uTh  audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    21.558
    Info (332115): Data Required Time :    21.161
    Info (332115): Slack              :     0.397 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.406
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.406 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332115): To Node      : audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332115): Launch Clock : audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332115): Latch Clock  : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000 RR  CELL  audio_control|u4|oAUD_BCK|q
    Info (332115):      1.010      1.010 RR    IC  audio_control|u4|oAUD_BCK~0|dataf
    Info (332115):      1.061      0.051 RR  CELL  audio_control|u4|oAUD_BCK~0|combout
    Info (332115):      2.219      1.158 RR    IC  audio_control|u4|oAUD_BCK~feeder|dataf
    Info (332115):      2.268      0.049 RR  CELL  audio_control|u4|oAUD_BCK~feeder|combout
    Info (332115):      2.268      0.000 RR    IC  audio_control|u4|oAUD_BCK|d
    Info (332115):      2.325      0.057 RR  CELL  audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.539      1.539  R        clock network delay
    Info (332115):      1.919      0.380           clock uncertainty
    Info (332115):      1.919      0.000      uTh  audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.325
    Info (332115): Data Required Time :     1.919
    Info (332115): Slack              :     0.406 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.471
    Info (332115): -to_clock [get_clocks {Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.471 
    Info (332115): ===================================================================
    Info (332115): From Node    : speed_up_event_trigger
    Info (332115): To Node      : speed_up_event_trigger
    Info (332115): Launch Clock : speed_up_event_trigger
    Info (332115): Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000 RR  CELL  speed_up_event_trigger|q
    Info (332115):      0.249      0.249 RR    IC  speed_up_event_trigger~0|dataf
    Info (332115):      0.300      0.051 RR  CELL  speed_up_event_trigger~0|combout
    Info (332115):      1.574      1.274 RR    IC  speed_up_event_trigger~feeder|dataa
    Info (332115):      1.958      0.384 RR  CELL  speed_up_event_trigger~feeder|combout
    Info (332115):      1.958      0.000 RR    IC  speed_up_event_trigger|d
    Info (332115):      2.015      0.057 RR  CELL  speed_up_event_trigger
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.164      1.164  R        clock network delay
    Info (332115):      1.544      0.380           clock uncertainty
    Info (332115):      1.544      0.000      uTh  speed_up_event_trigger
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.015
    Info (332115): Data Required Time :     1.544
    Info (332115): Slack              :     0.471 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.732
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.732 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): To Node      : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): Launch Clock : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] (INVERTED)
    Info (332115): Latch Clock  : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     20.000      0.000  F        clock network delay
    Info (332115):     20.000      0.000 FF  CELL  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|q
    Info (332115):     20.949      0.949 FF    IC  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]~0|datac
    Info (332115):     21.228      0.279 FR  CELL  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]~0|combout
    Info (332115):     21.832      0.604 RR    IC  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|asdata
    Info (332115):     22.072      0.240 RR  CELL  audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     20.960      0.960  F        clock network delay
    Info (332115):     21.340      0.380           clock uncertainty
    Info (332115):     21.340      0.000      uTh  audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    22.072
    Info (332115): Data Required Time :    21.340
    Info (332115): Slack              :     0.732 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.828
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|audio_clock:u4|LRCK_1X}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.828 
    Info (332115): ===================================================================
    Info (332115): From Node    : to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[6]
    Info (332115): To Node      : to_slow_clk_interface:interface_actual_audio_data_right|outdata[6]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : audio_controller:audio_control|audio_clock:u4|LRCK_1X (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     23.284      3.284  R        clock network delay
    Info (332115):     23.284      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[6]
    Info (332115):     23.284      0.000 FF  CELL  interface_actual_audio_data_right|raw_outdata[6]|q
    Info (332115):     23.479      0.195 FF    IC  interface_actual_audio_data_right|outdata[6]~feeder|dataf
    Info (332115):     23.524      0.045 FF  CELL  interface_actual_audio_data_right|outdata[6]~feeder|combout
    Info (332115):     23.524      0.000 FF    IC  interface_actual_audio_data_right|outdata[6]|d
    Info (332115):     23.580      0.056 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right|outdata[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.402      1.402  F        clock network delay
    Info (332115):     21.752      0.350           clock uncertainty
    Info (332115):     21.752      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_right|outdata[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :    23.580
    Info (332115): Data Required Time :    21.752
    Info (332115): Slack              :     1.828 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.778
    Info (332115): -to_clock [get_clocks {speed_up_event_trigger}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.778 
    Info (332115): ===================================================================
    Info (332115): From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_auto_reset_signal
    Info (332115): To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332115): Launch Clock : CLOCK_50 (INVERTED)
    Info (332115): Latch Clock  : speed_up_event_trigger
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           launch edge time
    Info (332115):     33.953      3.953  F        clock network delay
    Info (332115):     33.953      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_auto_reset_signal
    Info (332115):     33.953      0.000 FF  CELL  make_speedup_pulse|actual_auto_reset_signal|q
    Info (332115):     34.304      0.351 FF    IC  make_speedup_pulse|actual_async_sig_reset|dataf
    Info (332115):     34.375      0.071 FF  CELL  make_speedup_pulse|actual_async_sig_reset|combout
    Info (332115):     35.094      0.719 FF    IC  make_speedup_pulse|async_trap|clrn
    Info (332115):     35.562      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     40.690      0.690  R        clock network delay
    Info (332115):     40.340     -0.350           clock uncertainty
    Info (332115):     40.340      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332115): 
    Info (332115): Data Arrival Time  :    35.562
    Info (332115): Data Required Time :    40.340
    Info (332115): Slack              :     4.778 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.785
    Info (332115): -to_clock [get_clocks {speed_down_event_trigger}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.785 
    Info (332115): ===================================================================
    Info (332115): From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_auto_reset_signal
    Info (332115): To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332115): Launch Clock : CLOCK_50 (INVERTED)
    Info (332115): Latch Clock  : speed_down_event_trigger
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           launch edge time
    Info (332115):     33.953      3.953  F        clock network delay
    Info (332115):     33.953      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_auto_reset_signal
    Info (332115):     33.953      0.000 FF  CELL  make_speedown_pulse|actual_auto_reset_signal|q
    Info (332115):     34.189      0.236 FF    IC  make_speedown_pulse|actual_async_sig_reset|dataf
    Info (332115):     34.260      0.071 FF  CELL  make_speedown_pulse|actual_async_sig_reset|combout
    Info (332115):     35.077      0.817 FF    IC  make_speedown_pulse|async_trap|clrn
    Info (332115):     35.545      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     40.680      0.680  R        clock network delay
    Info (332115):     40.330     -0.350           clock uncertainty
    Info (332115):     40.330      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332115): 
    Info (332115): Data Arrival Time  :    35.545
    Info (332115): Data Required Time :    40.330
    Info (332115): Slack              :     4.785 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.284
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.284 
    Info (332115): ===================================================================
    Info (332115): From Node    : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync
    Info (332115): To Node      : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332115): Launch Clock : CLOCK_50 (INVERTED)
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.957      3.957  F        clock network delay
    Info (332115):     13.957      0.000     uTco  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync
    Info (332115):     13.957      0.000 FF  CELL  Generate_LCD_scope_Clk|Div_Clk|reset_negedge_sync|q
    Info (332115):     15.992      2.035 FF    IC  Generate_LCD_scope_Clk|Div_Clk|tc_reg|clrn
    Info (332115):     16.460      0.468 FR  CELL  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.054      3.054  R        clock network delay
    Info (332115):     22.744     -0.310           clock uncertainty
    Info (332115):     22.744      0.000     uTsu  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.460
    Info (332115): Data Required Time :    22.744
    Info (332115): Slack              :     6.284 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.983
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.983 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|Reset_Delay:r0|oRESET
    Info (332115): To Node      : audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     23.784      3.784  R        clock network delay
    Info (332115):     23.784      0.000     uTco  audio_controller:audio_control|Reset_Delay:r0|oRESET
    Info (332115):     23.784      0.000 FF  CELL  audio_control|r0|oRESET|q
    Info (332115):     25.764      1.980 FF    IC  audio_control|u4|LRCK_1X|clrn
    Info (332115):     26.241      0.477 FF  CELL  audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     41.574      1.574  R        clock network delay
    Info (332115):     41.224     -0.350           clock uncertainty
    Info (332115):     41.224      0.000     uTsu  audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332115): 
    Info (332115): Data Arrival Time  :    26.241
    Info (332115): Data Required Time :    41.224
    Info (332115): Slack              :    14.983 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.992
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.992 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.290      2.290  R        clock network delay
    Info (332115):      2.290      0.000     uTco  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115):      2.290      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]|q
    Info (332115):      2.904      0.614 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo|clrn
    Info (332115):      3.397      0.493 RF  CELL  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     16.666     16.666           latch edge time
    Info (332115):     18.656      1.990  F        clock network delay
    Info (332115):     18.699      0.043           clock pessimism removed
    Info (332115):     18.389     -0.310           clock uncertainty
    Info (332115):     18.389      0.000     uTsu  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.397
    Info (332115): Data Required Time :    18.389
    Info (332115): Slack              :    14.992 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.188
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|audio_clock:u4|oAUD_BCK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.188 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|Reset_Delay:r0|oRESET
    Info (332115): To Node      : audio_controller:audio_control|audio_converter:u5|SEL_Cont[2]~DUPLICATE
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : audio_controller:audio_control|audio_clock:u4|oAUD_BCK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.784      3.784  R        clock network delay
    Info (332115):      3.784      0.000     uTco  audio_controller:audio_control|Reset_Delay:r0|oRESET
    Info (332115):      3.784      0.000 FF  CELL  audio_control|r0|oRESET|q
    Info (332115):      4.965      1.181 FF    IC  audio_control|u5|SEL_Cont[2]~DUPLICATE|clrn
    Info (332115):      5.442      0.477 FF  CELL  audio_controller:audio_control|audio_converter:u5|SEL_Cont[2]~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     20.980      0.980  F        clock network delay
    Info (332115):     20.630     -0.350           clock uncertainty
    Info (332115):     20.630      0.000     uTsu  audio_controller:audio_control|audio_converter:u5|SEL_Cont[2]~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.442
    Info (332115): Data Required Time :    20.630
    Info (332115): Slack              :    15.188 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.420
    Info (332115): -to_clock [get_clocks {doublesync:key2_doublsync|reg2}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.420 
    Info (332115): ===================================================================
    Info (332115): From Node    : speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|actual_auto_reset_signal
    Info (332115): To Node      : speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : doublesync:key2_doublsync|reg2
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     23.757      3.757  R        clock network delay
    Info (332115):     23.757      0.000     uTco  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|actual_auto_reset_signal
    Info (332115):     23.757      0.000 RR  CELL  speed_reg_control_inst|make_song_restart_signal|actual_auto_reset_signal|q
    Info (332115):     24.426      0.669 RR    IC  speed_reg_control_inst|make_song_restart_signal|async_trap|clrn
    Info (332115):     24.919      0.493 RF  CELL  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     40.689      0.689  R        clock network delay
    Info (332115):     40.339     -0.350           clock uncertainty
    Info (332115):     40.339      0.000     uTsu  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332115): 
    Info (332115): Data Arrival Time  :    24.919
    Info (332115): Data Required Time :    40.339
    Info (332115): Slack              :    15.420 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.547
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.547 
    Info (332115): ===================================================================
    Info (332115): From Node    : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync3
    Info (332115): To Node      : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.312      3.312  R        clock network delay
    Info (332115):      3.312      0.000     uTco  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync3
    Info (332115):      3.312      0.000 FF  CELL  Generate_LCD_scope_Clk|Div_Clk|reset_sync3|q
    Info (332115):      3.521      0.209 FF    IC  Generate_LCD_scope_Clk|Div_Clk|reset_sync1|clrn
    Info (332115):      3.933      0.412 FR  CELL  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.764      3.764  R        clock network delay
    Info (332115):      3.386     -0.378           clock pessimism removed
    Info (332115):      3.386      0.000           clock uncertainty
    Info (332115):      3.386      0.000      uTh  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.933
    Info (332115): Data Required Time :     3.386
    Info (332115): Slack              :     0.547 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.690
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.690 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
    Info (332115): To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.916      1.916  R        clock network delay
    Info (332115):      1.916      0.000     uTco  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
    Info (332115):      1.916      0.000 RR  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all|q
    Info (332115):      3.146      1.230 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]|clrn
    Info (332115):      3.577      0.431 RF  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.930      2.930  R        clock network delay
    Info (332115):      2.887     -0.043           clock pessimism removed
    Info (332115):      2.887      0.000           clock uncertainty
    Info (332115):      2.887      0.000      uTh  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.577
    Info (332115): Data Required Time :     2.887
    Info (332115): Slack              :     0.690 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.278
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.278 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|Reset_Delay:r0|oRESET
    Info (332115): To Node      : audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.331      3.331  R        clock network delay
    Info (332115):      3.331      0.000     uTco  audio_controller:audio_control|Reset_Delay:r0|oRESET
    Info (332115):      3.331      0.000 FF  CELL  audio_control|r0|oRESET|q
    Info (332115):      3.898      0.567 FF    IC  audio_control|u4|LRCK_1X_DIV[6]|clrn
    Info (332115):      4.327      0.429 FF  CELL  audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.699      1.699  R        clock network delay
    Info (332115):      2.049      0.350           clock uncertainty
    Info (332115):      2.049      0.000      uTh  audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.327
    Info (332115): Data Required Time :     2.049
    Info (332115): Slack              :     2.278 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.872
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|audio_clock:u4|oAUD_BCK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.872 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|Reset_Delay:r0|oRESET
    Info (332115): To Node      : audio_controller:audio_control|audio_converter:u5|SEL_Cont[1]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : audio_controller:audio_control|audio_clock:u4|oAUD_BCK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     23.331      3.331  R        clock network delay
    Info (332115):     23.331      0.000     uTco  audio_controller:audio_control|Reset_Delay:r0|oRESET
    Info (332115):     23.331      0.000 RR  CELL  audio_control|r0|oRESET|q
    Info (332115):     24.196      0.865 RR    IC  audio_control|u5|SEL_Cont[1]|clrn
    Info (332115):     24.659      0.463 RR  CELL  audio_controller:audio_control|audio_converter:u5|SEL_Cont[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.437      1.437  F        clock network delay
    Info (332115):     21.787      0.350           clock uncertainty
    Info (332115):     21.787      0.000      uTh  audio_controller:audio_control|audio_converter:u5|SEL_Cont[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :    24.659
    Info (332115): Data Required Time :    21.787
    Info (332115): Slack              :     2.872 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.055
    Info (332115): -to_clock [get_clocks {doublesync:key2_doublsync|reg2}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 3.055 
    Info (332115): ===================================================================
    Info (332115): From Node    : speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|actual_auto_reset_signal
    Info (332115): To Node      : speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : doublesync:key2_doublsync|reg2
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.305      3.305  R        clock network delay
    Info (332115):      3.305      0.000     uTco  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|actual_auto_reset_signal
    Info (332115):      3.305      0.000 FF  CELL  speed_reg_control_inst|make_song_restart_signal|actual_auto_reset_signal|q
    Info (332115):      3.883      0.578 FF    IC  speed_reg_control_inst|make_song_restart_signal|async_trap|clrn
    Info (332115):      4.295      0.412 FR  CELL  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.890      0.890  R        clock network delay
    Info (332115):      1.240      0.350           clock uncertainty
    Info (332115):      1.240      0.000      uTh  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.295
    Info (332115): Data Required Time :     1.240
    Info (332115): Slack              :     3.055 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.478
    Info (332115): -to_clock [get_clocks {speed_down_event_trigger}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 13.478 
    Info (332115): ===================================================================
    Info (332115): From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_auto_reset_signal
    Info (332115): To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332115): Launch Clock : CLOCK_50 (INVERTED)
    Info (332115): Latch Clock  : speed_down_event_trigger
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.357      3.357  F        clock network delay
    Info (332115):     13.357      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_auto_reset_signal
    Info (332115):     13.357      0.000 FF  CELL  make_speedown_pulse|actual_auto_reset_signal|q
    Info (332115):     13.566      0.209 FF    IC  make_speedown_pulse|actual_async_sig_reset|dataf
    Info (332115):     13.612      0.046 FF  CELL  make_speedown_pulse|actual_async_sig_reset|combout
    Info (332115):     14.296      0.684 FF    IC  make_speedown_pulse|async_trap|clrn
    Info (332115):     14.708      0.412 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.880      0.880  R        clock network delay
    Info (332115):      1.230      0.350           clock uncertainty
    Info (332115):      1.230      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332115): 
    Info (332115): Data Arrival Time  :    14.708
    Info (332115): Data Required Time :     1.230
    Info (332115): Slack              :    13.478 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.494
    Info (332115): -to_clock [get_clocks {speed_up_event_trigger}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 13.494 
    Info (332115): ===================================================================
    Info (332115): From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_auto_reset_signal
    Info (332115): To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332115): Launch Clock : CLOCK_50 (INVERTED)
    Info (332115): Latch Clock  : speed_up_event_trigger
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.357      3.357  F        clock network delay
    Info (332115):     13.357      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_auto_reset_signal
    Info (332115):     13.357      0.000 FF  CELL  make_speedup_pulse|actual_auto_reset_signal|q
    Info (332115):     13.666      0.309 FF    IC  make_speedup_pulse|actual_async_sig_reset|dataf
    Info (332115):     13.712      0.046 FF  CELL  make_speedup_pulse|actual_async_sig_reset|combout
    Info (332115):     14.323      0.611 FF    IC  make_speedup_pulse|async_trap|clrn
    Info (332115):     14.735      0.412 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.891      0.891  R        clock network delay
    Info (332115):      1.241      0.350           clock uncertainty
    Info (332115):      1.241      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332115): 
    Info (332115): Data Arrival Time  :    14.735
    Info (332115): Data Required Time :     1.241
    Info (332115): Slack              :    13.494 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.452
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 8.452 
    Info (332113): ===================================================================
    Info (332113): Node             : audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.991      0.991 FF  CELL  CLOCK_50~input|o
    Info (332113):     16.135      5.144 FF    IC  audio_control|u3|mI2C_CTRL_CLK|clk
    Info (332113):     16.776      0.641 FF  CELL  audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.661      0.661 RR  CELL  CLOCK_50~input|o
    Info (332113):     24.717      4.056 RR    IC  audio_control|u3|mI2C_CTRL_CLK|clk
    Info (332113):     25.107      0.390 RR  CELL  audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332113):     25.785      0.678           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :     9.009
    Info (332113): Slack            :     8.452
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 15.179
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 15.179 
    Info (332113): ===================================================================
    Info (332113): Node             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~CLOCK1_ENABLE1_0
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     16.666     16.666           launch edge time
    Info (332113):     16.666      0.000           source latency
    Info (332113):     16.666      0.000           altera_reserved_tck
    Info (332113):     16.666      0.000 FF    IC  altera_reserved_tck~input|i
    Info (332113):     17.666      1.000 FF  CELL  altera_reserved_tck~input|o
    Info (332113):     17.666      0.000 FF    IC  altera_internal_jtag|tck
    Info (332113):     18.060      0.394 FF  CELL  altera_internal_jtag|tckutap
    Info (332113):     19.827      1.767 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a200|clk1
    Info (332113):     19.999      0.172 FF  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~CLOCK1_ENABLE1_0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     33.333     33.333           launch edge time
    Info (332113):     33.333      0.000           source latency
    Info (332113):     33.333      0.000           altera_reserved_tck
    Info (332113):     33.333      0.000 RR    IC  altera_reserved_tck~input|i
    Info (332113):     34.003      0.670 RR  CELL  altera_reserved_tck~input|o
    Info (332113):     34.003      0.000 RR    IC  altera_internal_jtag|tck
    Info (332113):     34.358      0.355 RR  CELL  altera_internal_jtag|tckutap
    Info (332113):     35.731      1.373 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a200|clk1
    Info (332113):     35.878      0.147 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~CLOCK1_ENABLE1_0
    Info (332113):     36.130      0.252           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.952
    Info (332113): Actual Width     :    16.131
    Info (332113): Slack            :    15.179
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.714
    Info (332113): Targets: [get_clocks {Generate_Arbitrary_Divided_Clk32:Generate_LCD_s...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 18.714 
    Info (332113): ===================================================================
    Info (332113): Node             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg19
    Info (332113): Clock            : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332113):     20.000      0.000 FF  CELL  Generate_LCD_scope_Clk|Div_Clk|tc_reg|q
    Info (332113):     21.709      1.709 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40|clk0
    Info (332113):     22.269      0.560 FF  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg19
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332113):     40.000      0.000 RR  CELL  Generate_LCD_scope_Clk|Div_Clk|tc_reg|q
    Info (332113):     41.266      1.266 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40|clk0
    Info (332113):     41.701      0.435 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg19
    Info (332113):     41.935      0.234           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.952
    Info (332113): Actual Width     :    19.666
    Info (332113): Slack            :    18.714
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.156
    Info (332113): Targets: [get_clocks {audio_controller:audio_control|TFF_power_of_2_d...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.156 
    Info (332113): ===================================================================
    Info (332113): Node             : audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332113): Clock            : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332113):     20.000      0.000 FF  CELL  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|q
    Info (332113):     21.563      1.563 FF    IC  audio_control|u4|LRCK_1X|clk
    Info (332113):     22.187      0.624 FF  CELL  audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332113):     40.000      0.000 RR  CELL  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|q
    Info (332113):     41.192      1.192 RR    IC  audio_control|u4|LRCK_1X|clk
    Info (332113):     41.574      0.382 RR  CELL  audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332113):     41.900      0.326           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.713
    Info (332113): Slack            :    19.156
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.263
    Info (332113): Targets: [get_clocks {audio_controller:audio_control|I2C_AV_Config:u3...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.263 
    Info (332113): ===================================================================
    Info (332113): Node             : audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK1
    Info (332113): Clock            : audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332113):     20.000      0.000 FF  CELL  audio_control|u3|mI2C_CTRL_CLK|q
    Info (332113):     21.107      1.107 FF    IC  audio_control|u3|u0|ACK1|clk
    Info (332113):     21.733      0.626 FF  CELL  audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK1
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332113):     40.000      0.000 RR  CELL  audio_control|u3|mI2C_CTRL_CLK|q
    Info (332113):     40.873      0.873 RR    IC  audio_control|u3|u0|ACK1|clk
    Info (332113):     41.257      0.384 RR  CELL  audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK1
    Info (332113):     41.553      0.296           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.820
    Info (332113): Slack            :    19.263
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.263
    Info (332113): Targets: [get_clocks {audio_controller:audio_control|TFF_power_of_2_d...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.263 
    Info (332113): ===================================================================
    Info (332113): Node             : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332113): Clock            : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] (INVERTED)
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]
    Info (332113):      0.000      0.000 RR  CELL  audio_control|generate_aud_ctrl_clk|div_reg_top|outdata[0]|q
    Info (332113):      0.432      0.432 RR    IC  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|clk
    Info (332113):      1.140      0.708 RF  CELL  audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]
    Info (332113):     20.000      0.000 FF  CELL  audio_control|generate_aud_ctrl_clk|div_reg_top|outdata[0]|q
    Info (332113):     20.287      0.287 FF    IC  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|clk
    Info (332113):     20.597      0.310 FR  CELL  audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332113):     20.960      0.363           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.820
    Info (332113): Slack            :    19.263
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.320
    Info (332113): Targets: [get_clocks {audio_controller:audio_control|audio_clock:u4|o...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.320 
    Info (332113): ===================================================================
    Info (332113): Node             : audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]~DUPLICATE
    Info (332113): Clock            : audio_controller:audio_control|audio_clock:u4|oAUD_BCK (INVERTED)
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332113):      0.000      0.000 RR  CELL  audio_control|u4|oAUD_BCK|q
    Info (332113):      0.656      0.656 RR    IC  audio_control|u5|SEL_Cont[0]~DUPLICATE|clk
    Info (332113):      1.368      0.712 RF  CELL  audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]~DUPLICATE
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332113):     20.000      0.000 FF  CELL  audio_control|u4|oAUD_BCK|q
    Info (332113):     20.512      0.512 FF    IC  audio_control|u5|SEL_Cont[0]~DUPLICATE|clk
    Info (332113):     20.824      0.312 FR  CELL  audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]~DUPLICATE
    Info (332113):     21.245      0.421           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.877
    Info (332113): Slack            :    19.320
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.344
    Info (332113): Targets: [get_clocks {audio_controller:audio_control|audio_clock:u4|L...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.344 
    Info (332113): ===================================================================
    Info (332113): Node             : to_slow_clk_interface:interface_actual_audio_data_right|outdata[1]
    Info (332113): Clock            : audio_controller:audio_control|audio_clock:u4|LRCK_1X (INVERTED)
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332113):      0.000      0.000 RR  CELL  audio_control|u4|LRCK_1X|q
    Info (332113):      0.785      0.785 RR    IC  interface_actual_audio_data_right|outdata[1]|clk
    Info (332113):      1.491      0.706 RF  CELL  to_slow_clk_interface:interface_actual_audio_data_right|outdata[1]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332113):     20.000      0.000 FF  CELL  audio_control|u4|LRCK_1X|q
    Info (332113):     20.650      0.650 FF    IC  interface_actual_audio_data_right|outdata[1]|clk
    Info (332113):     20.958      0.308 FR  CELL  to_slow_clk_interface:interface_actual_audio_data_right|outdata[1]
    Info (332113):     21.392      0.434           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.901
    Info (332113): Slack            :    19.344
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.365
    Info (332113): Targets: [get_clocks {Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|v...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.365 
    Info (332113): ===================================================================
    Info (332113): Node             : speed_down_event_trigger
    Info (332113): Clock            : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332113):     20.000      0.000 FF  CELL  Gen_1KHz_clk|Div_Clk|tc_reg|q
    Info (332113):     20.747      0.747 FF    IC  speed_down_event_trigger|clk
    Info (332113):     21.392      0.645 FF  CELL  speed_down_event_trigger
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332113):     40.000      0.000 RR  CELL  Gen_1KHz_clk|Div_Clk|tc_reg|q
    Info (332113):     40.661      0.661 RR    IC  speed_down_event_trigger|clk
    Info (332113):     41.052      0.391 RR  CELL  speed_down_event_trigger
    Info (332113):     41.314      0.262           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.922
    Info (332113): Slack            :    19.365
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.404
    Info (332113): Targets: [get_clocks {doublesync:key2_doublsync|reg2}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.404 
    Info (332113): ===================================================================
    Info (332113): Node             : speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332113): Clock            : doublesync:key2_doublsync|reg2
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           doublesync:key2_doublsync|reg2
    Info (332113):      0.000      0.000 RR  CELL  key2_doublsync|reg2|q
    Info (332113):      0.340      0.340 RR    IC  speed_reg_control_inst|make_song_restart_signal|async_trap|clk
    Info (332113):      0.890      0.550 RR  CELL  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           doublesync:key2_doublsync|reg2
    Info (332113):     20.000      0.000 FF  CELL  key2_doublsync|reg2|q
    Info (332113):     20.212      0.212 FF    IC  speed_reg_control_inst|make_song_restart_signal|async_trap|clk
    Info (332113):     20.653      0.441 FF  CELL  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332113):     20.851      0.198           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.961
    Info (332113): Slack            :    19.404
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.407
    Info (332113): Targets: [get_clocks {speed_down_event_trigger}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.407 
    Info (332113): ===================================================================
    Info (332113): Node             : async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332113): Clock            : speed_down_event_trigger
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           speed_down_event_trigger
    Info (332113):      0.000      0.000 RR  CELL  speed_down_event_trigger|q
    Info (332113):      0.332      0.332 RR    IC  make_speedown_pulse|async_trap|clk
    Info (332113):      0.880      0.548 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           speed_down_event_trigger
    Info (332113):     20.000      0.000 FF  CELL  speed_down_event_trigger|q
    Info (332113):     20.205      0.205 FF    IC  make_speedown_pulse|async_trap|clk
    Info (332113):     20.647      0.442 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332113):     20.844      0.197           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.964
    Info (332113): Slack            :    19.407
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.409
    Info (332113): Targets: [get_clocks {speed_up_event_trigger}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.409 
    Info (332113): ===================================================================
    Info (332113): Node             : async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332113): Clock            : speed_up_event_trigger
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           speed_up_event_trigger
    Info (332113):      0.000      0.000 RR  CELL  speed_up_event_trigger|q
    Info (332113):      0.343      0.343 RR    IC  make_speedup_pulse|async_trap|clk
    Info (332113):      0.891      0.548 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           speed_up_event_trigger
    Info (332113):     20.000      0.000 FF  CELL  speed_up_event_trigger|q
    Info (332113):     20.217      0.217 FF    IC  make_speedup_pulse|async_trap|clk
    Info (332113):     20.659      0.442 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332113):     20.857      0.198           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.966
    Info (332113): Slack            :    19.409
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 5128 megabytes
    Info: Processing ended: Fri Jan 24 03:06:24 2020
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:00:54


