// xc3020 xc3120
chip CHIP0 {
	kind xc3000;
	columns 8;
	rows 8;
	small;
	cfg_io A0 = IOB_N7_1;
	cfg_io A1 = IOB_N7_0;
	cfg_io A2 = IOB_N6_1;
	cfg_io A3 = IOB_N6_0;
	cfg_io A4 = IOB_N5_0;
	cfg_io A5 = IOB_N4_0;
	cfg_io A6 = IOB_N3_0;
	cfg_io A7 = IOB_N2_0;
	cfg_io A8 = IOB_N1_0;
	cfg_io A9 = IOB_N0_0;
	cfg_io A10 = IOB_N0_1;
	cfg_io A11 = IOB_N1_1;
	cfg_io A12 = IOB_N2_1;
	cfg_io A13 = IOB_N3_1;
	cfg_io A14 = IOB_N4_1;
	cfg_io A15 = IOB_N5_1;
	cfg_io D0 = IOB_E7_1;
	cfg_io D1 = IOB_E6_1;
	cfg_io D2 = IOB_E5_1;
	cfg_io D3 = IOB_E4_1;
	cfg_io D4 = IOB_E3_1;
	cfg_io D5 = IOB_E2_1;
	cfg_io D6 = IOB_E1_1;
	cfg_io D7 = IOB_E0_1;
	cfg_io LDC = IOB_S1_1;
	cfg_io HDC = IOB_S0_1;
	cfg_io RCLK_B = IOB_E6_0;
	cfg_io DOUT = IOB_E7_0;
	cfg_io M2 = IOB_S0_0;
	cfg_io INIT_B = IOB_S3_1;
	cfg_io CS0_B = IOB_E2_0;
	cfg_io CS1_B = IOB_E4_0;
}

// xc3030 xc3130
chip CHIP1 {
	kind xc3000;
	columns 10;
	rows 10;
	cfg_io A0 = IOB_N9_1;
	cfg_io A1 = IOB_N9_0;
	cfg_io A2 = IOB_N8_1;
	cfg_io A3 = IOB_N8_0;
	cfg_io A4 = IOB_N6_0;
	cfg_io A5 = IOB_N5_0;
	cfg_io A6 = IOB_N4_0;
	cfg_io A7 = IOB_N3_0;
	cfg_io A8 = IOB_N1_0;
	cfg_io A9 = IOB_N0_0;
	cfg_io A10 = IOB_N0_1;
	cfg_io A11 = IOB_N1_1;
	cfg_io A12 = IOB_N3_1;
	cfg_io A13 = IOB_N4_1;
	cfg_io A14 = IOB_N5_1;
	cfg_io A15 = IOB_N6_1;
	cfg_io D0 = IOB_E9_1;
	cfg_io D1 = IOB_E8_1;
	cfg_io D2 = IOB_E6_1;
	cfg_io D3 = IOB_E5_1;
	cfg_io D4 = IOB_E4_1;
	cfg_io D5 = IOB_E3_1;
	cfg_io D6 = IOB_E1_1;
	cfg_io D7 = IOB_E0_1;
	cfg_io LDC = IOB_S1_1;
	cfg_io HDC = IOB_S0_1;
	cfg_io RCLK_B = IOB_E8_0;
	cfg_io DOUT = IOB_E9_0;
	cfg_io M2 = IOB_S0_0;
	cfg_io INIT_B = IOB_S4_1;
	cfg_io CS0_B = IOB_E3_0;
	cfg_io CS1_B = IOB_E5_0;
}

// xc3042 xc3142
chip CHIP2 {
	kind xc3000;
	columns 12;
	rows 12;
	cfg_io A0 = IOB_N11_1;
	cfg_io A1 = IOB_N11_0;
	cfg_io A2 = IOB_N9_1;
	cfg_io A3 = IOB_N9_0;
	cfg_io A4 = IOB_N7_0;
	cfg_io A5 = IOB_N6_0;
	cfg_io A6 = IOB_N5_0;
	cfg_io A7 = IOB_N4_0;
	cfg_io A8 = IOB_N2_0;
	cfg_io A9 = IOB_N0_0;
	cfg_io A10 = IOB_N0_1;
	cfg_io A11 = IOB_N2_1;
	cfg_io A12 = IOB_N4_1;
	cfg_io A13 = IOB_N5_1;
	cfg_io A14 = IOB_N6_1;
	cfg_io A15 = IOB_N7_1;
	cfg_io D0 = IOB_E11_1;
	cfg_io D1 = IOB_E9_1;
	cfg_io D2 = IOB_E7_1;
	cfg_io D3 = IOB_E6_1;
	cfg_io D4 = IOB_E5_1;
	cfg_io D5 = IOB_E4_1;
	cfg_io D6 = IOB_E2_1;
	cfg_io D7 = IOB_E0_1;
	cfg_io LDC = IOB_S2_1;
	cfg_io HDC = IOB_S0_1;
	cfg_io RCLK_B = IOB_E9_0;
	cfg_io DOUT = IOB_E11_0;
	cfg_io M2 = IOB_S0_0;
	cfg_io INIT_B = IOB_S5_1;
	cfg_io CS0_B = IOB_E4_0;
	cfg_io CS1_B = IOB_E6_0;
}

// xc3064 xc3164
chip CHIP3 {
	kind xc3000;
	columns 14;
	rows 16;
	cfg_io A0 = IOB_N13_1;
	cfg_io A1 = IOB_N13_0;
	cfg_io A2 = IOB_N11_1;
	cfg_io A3 = IOB_N11_0;
	cfg_io A4 = IOB_N9_0;
	cfg_io A5 = IOB_N7_0;
	cfg_io A6 = IOB_N6_0;
	cfg_io A7 = IOB_N4_0;
	cfg_io A8 = IOB_N2_0;
	cfg_io A9 = IOB_N0_0;
	cfg_io A10 = IOB_N0_1;
	cfg_io A11 = IOB_N2_1;
	cfg_io A12 = IOB_N4_1;
	cfg_io A13 = IOB_N6_1;
	cfg_io A14 = IOB_N7_1;
	cfg_io A15 = IOB_N9_1;
	cfg_io D0 = IOB_E15_1;
	cfg_io D1 = IOB_E13_1;
	cfg_io D2 = IOB_E10_1;
	cfg_io D3 = IOB_E8_1;
	cfg_io D4 = IOB_E7_1;
	cfg_io D5 = IOB_E5_1;
	cfg_io D6 = IOB_E2_1;
	cfg_io D7 = IOB_E0_1;
	cfg_io LDC = IOB_S2_1;
	cfg_io HDC = IOB_S0_1;
	cfg_io RCLK_B = IOB_E13_0;
	cfg_io DOUT = IOB_E15_0;
	cfg_io M2 = IOB_S0_0;
	cfg_io INIT_B = IOB_S6_1;
	cfg_io CS0_B = IOB_E5_0;
	cfg_io CS1_B = IOB_E8_0;
}

// xc3090 xc3190
chip CHIP4 {
	kind xc3000;
	columns 16;
	rows 20;
	cfg_io A0 = IOB_N15_1;
	cfg_io A1 = IOB_N15_0;
	cfg_io A2 = IOB_N13_1;
	cfg_io A3 = IOB_N13_0;
	cfg_io A4 = IOB_N11_0;
	cfg_io A5 = IOB_N9_0;
	cfg_io A6 = IOB_N7_0;
	cfg_io A7 = IOB_N4_0;
	cfg_io A8 = IOB_N2_0;
	cfg_io A9 = IOB_N0_0;
	cfg_io A10 = IOB_N0_1;
	cfg_io A11 = IOB_N2_1;
	cfg_io A12 = IOB_N4_1;
	cfg_io A13 = IOB_N7_1;
	cfg_io A14 = IOB_N9_1;
	cfg_io A15 = IOB_N11_1;
	cfg_io D0 = IOB_E19_1;
	cfg_io D1 = IOB_E16_1;
	cfg_io D2 = IOB_E13_1;
	cfg_io D3 = IOB_E10_1;
	cfg_io D4 = IOB_E9_1;
	cfg_io D5 = IOB_E6_1;
	cfg_io D6 = IOB_E3_1;
	cfg_io D7 = IOB_E0_1;
	cfg_io LDC = IOB_S2_1;
	cfg_io HDC = IOB_S0_1;
	cfg_io RCLK_B = IOB_E16_0;
	cfg_io DOUT = IOB_E19_0;
	cfg_io M2 = IOB_S0_0;
	cfg_io INIT_B = IOB_S7_1;
	cfg_io CS0_B = IOB_E6_0;
	cfg_io CS1_B = IOB_E10_0;
}

// xc3195
chip CHIP5 {
	kind xc3000;
	columns 22;
	rows 22;
	cfg_io A0 = IOB_N21_1;
	cfg_io A1 = IOB_N21_0;
	cfg_io A2 = IOB_N18_1;
	cfg_io A3 = IOB_N18_0;
	cfg_io A4 = IOB_N15_0;
	cfg_io A5 = IOB_N12_0;
	cfg_io A6 = IOB_N10_0;
	cfg_io A7 = IOB_N6_0;
	cfg_io A8 = IOB_N3_0;
	cfg_io A9 = IOB_N0_0;
	cfg_io A10 = IOB_N0_1;
	cfg_io A11 = IOB_N3_1;
	cfg_io A12 = IOB_N6_1;
	cfg_io A13 = IOB_N10_1;
	cfg_io A14 = IOB_N12_1;
	cfg_io A15 = IOB_N15_1;
	cfg_io D0 = IOB_E21_1;
	cfg_io D1 = IOB_E18_1;
	cfg_io D2 = IOB_E14_1;
	cfg_io D3 = IOB_E11_1;
	cfg_io D4 = IOB_E10_1;
	cfg_io D5 = IOB_E7_1;
	cfg_io D6 = IOB_E3_1;
	cfg_io D7 = IOB_E0_1;
	cfg_io LDC = IOB_S2_1;
	cfg_io HDC = IOB_S0_1;
	cfg_io RCLK_B = IOB_E18_0;
	cfg_io DOUT = IOB_E21_0;
	cfg_io M2 = IOB_S0_0;
	cfg_io INIT_B = IOB_S10_1;
	cfg_io CS0_B = IOB_E7_0;
	cfg_io CS1_B = IOB_E11_0;
}

// xc3020-cb100 xc3020-cq100 xc3120-cb100
bond BOND0 {
	pin P1 = GND;
	pin P2 = IOB_N3_1;
	pin P3 = IOB_N3_0;
	pin P4 = IOB_N2_1;
	pin P5 = IOB_N2_0;
	pin P6 = NC;
	pin P7 = NC;
	pin P8 = IOB_N1_1;
	pin P9 = IOB_N1_0;
	pin P10 = IOB_N0_1;
	pin P11 = IOB_N0_0;
	pin P12 = VCC;
	pin P13 = GND;
	pin P14 = PWRDWN_B;
	pin P15 = IOB_W7_0;
	pin P16 = NC;
	pin P17 = NC;
	pin P18 = NC;
	pin P19 = IOB_W7_1;
	pin P20 = IOB_W6_0;
	pin P21 = IOB_W6_1;
	pin P22 = IOB_W5_0;
	pin P23 = IOB_W5_1;
	pin P24 = IOB_W4_0;
	pin P25 = IOB_W4_1;
	pin P26 = VCC;
	pin P27 = IOB_W3_0;
	pin P28 = IOB_W3_1;
	pin P29 = IOB_W2_0;
	pin P30 = IOB_W2_1;
	pin P31 = IOB_W1_0;
	pin P32 = IOB_W1_1;
	pin P33 = IOB_W0_0;
	pin P34 = IOB_W0_1;
	pin P35 = NC;
	pin P36 = NC;
	pin P37 = M1;
	pin P38 = GND;
	pin P39 = M0;
	pin P40 = VCC;
	pin P41 = IOB_S0_0;
	pin P42 = IOB_S0_1;
	pin P43 = IOB_S1_0;
	pin P44 = IOB_S1_1;
	pin P45 = NC;
	pin P46 = NC;
	pin P47 = IOB_S2_0;
	pin P48 = IOB_S2_1;
	pin P49 = IOB_S3_0;
	pin P50 = IOB_S3_1;
	pin P51 = GND;
	pin P52 = IOB_S4_0;
	pin P53 = IOB_S4_1;
	pin P54 = IOB_S5_0;
	pin P55 = IOB_S5_1;
	pin P56 = IOB_S6_0;
	pin P57 = IOB_S6_1;
	pin P58 = IOB_S7_0;
	pin P59 = NC;
	pin P60 = NC;
	pin P61 = IOB_S7_1;
	pin P62 = GND;
	pin P63 = PROG_B;
	pin P64 = VCC;
	pin P65 = DONE;
	pin P66 = IOB_E0_1;
	pin P67 = IOB_E0_0;
	pin P68 = IOB_E1_1;
	pin P69 = NC;
	pin P70 = NC;
	pin P71 = IOB_E1_0;
	pin P72 = IOB_E2_1;
	pin P73 = IOB_E2_0;
	pin P74 = IOB_E3_1;
	pin P75 = IOB_E3_0;
	pin P76 = VCC;
	pin P77 = IOB_E4_1;
	pin P78 = IOB_E4_0;
	pin P79 = IOB_E5_1;
	pin P80 = IOB_E5_0;
	pin P81 = NC;
	pin P82 = NC;
	pin P83 = IOB_E6_1;
	pin P84 = IOB_E6_0;
	pin P85 = IOB_E7_1;
	pin P86 = IOB_E7_0;
	pin P87 = CCLK;
	pin P88 = VCC;
	pin P89 = GND;
	pin P90 = IOB_N7_1;
	pin P91 = IOB_N7_0;
	pin P92 = NC;
	pin P93 = IOB_N6_1;
	pin P94 = IOB_N6_0;
	pin P95 = NC;
	pin P96 = NC;
	pin P97 = IOB_N5_1;
	pin P98 = IOB_N5_0;
	pin P99 = IOB_N4_1;
	pin P100 = IOB_N4_0;
}

// xc3020-pc68 xc3120-pc68
bond BOND1 {
	pin P1 = GND;
	pin P2 = IOB_N3_1;
	pin P3 = IOB_N3_0;
	pin P4 = IOB_N2_1;
	pin P5 = IOB_N2_0;
	pin P6 = IOB_N1_1;
	pin P7 = IOB_N1_0;
	pin P8 = IOB_N0_1;
	pin P9 = IOB_N0_0;
	pin P10 = PWRDWN_B;
	pin P11 = IOB_W7_0;
	pin P12 = IOB_W7_1;
	pin P13 = IOB_W6_0;
	pin P14 = IOB_W5_0;
	pin P15 = IOB_W5_1;
	pin P16 = IOB_W4_0;
	pin P17 = IOB_W4_1;
	pin P18 = VCC;
	pin P19 = IOB_W3_0;
	pin P20 = IOB_W2_0;
	pin P21 = IOB_W2_1;
	pin P22 = IOB_W1_0;
	pin P23 = IOB_W0_0;
	pin P24 = IOB_W0_1;
	pin P25 = M1;
	pin P26 = M0;
	pin P27 = IOB_S0_0;
	pin P28 = IOB_S0_1;
	pin P29 = IOB_S1_0;
	pin P30 = IOB_S1_1;
	pin P31 = IOB_S2_0;
	pin P32 = IOB_S2_1;
	pin P33 = IOB_S3_0;
	pin P34 = IOB_S3_1;
	pin P35 = GND;
	pin P36 = IOB_S4_0;
	pin P37 = IOB_S4_1;
	pin P38 = IOB_S5_0;
	pin P39 = IOB_S5_1;
	pin P40 = IOB_S6_0;
	pin P41 = IOB_S6_1;
	pin P42 = IOB_S7_0;
	pin P43 = IOB_S7_1;
	pin P44 = PROG_B;
	pin P45 = DONE;
	pin P46 = IOB_E0_1;
	pin P47 = IOB_E0_0;
	pin P48 = IOB_E1_1;
	pin P49 = IOB_E2_1;
	pin P50 = IOB_E2_0;
	pin P51 = IOB_E3_1;
	pin P52 = VCC;
	pin P53 = IOB_E4_1;
	pin P54 = IOB_E4_0;
	pin P55 = IOB_E5_1;
	pin P56 = IOB_E6_1;
	pin P57 = IOB_E6_0;
	pin P58 = IOB_E7_1;
	pin P59 = IOB_E7_0;
	pin P60 = CCLK;
	pin P61 = IOB_N7_1;
	pin P62 = IOB_N7_0;
	pin P63 = IOB_N6_1;
	pin P64 = IOB_N6_0;
	pin P65 = IOB_N5_1;
	pin P66 = IOB_N5_0;
	pin P67 = IOB_N4_1;
	pin P68 = IOB_N4_0;
}

// xc3020-pc84 xc3120-pc84
bond BOND2 {
	pin P1 = GND;
	pin P2 = IOB_N3_1;
	pin P3 = IOB_N3_0;
	pin P4 = IOB_N2_1;
	pin P5 = IOB_N2_0;
	pin P6 = NC;
	pin P7 = NC;
	pin P8 = IOB_N1_1;
	pin P9 = IOB_N1_0;
	pin P10 = IOB_N0_1;
	pin P11 = IOB_N0_0;
	pin P12 = PWRDWN_B;
	pin P13 = IOB_W7_0;
	pin P14 = NC;
	pin P15 = IOB_W7_1;
	pin P16 = IOB_W6_0;
	pin P17 = IOB_W6_1;
	pin P18 = IOB_W5_0;
	pin P19 = IOB_W5_1;
	pin P20 = IOB_W4_0;
	pin P21 = IOB_W4_1;
	pin P22 = VCC;
	pin P23 = IOB_W3_0;
	pin P24 = IOB_W3_1;
	pin P25 = IOB_W2_0;
	pin P26 = IOB_W2_1;
	pin P27 = IOB_W1_0;
	pin P28 = IOB_W1_1;
	pin P29 = IOB_W0_0;
	pin P30 = IOB_W0_1;
	pin P31 = M1;
	pin P32 = M0;
	pin P33 = IOB_S0_0;
	pin P34 = IOB_S0_1;
	pin P35 = IOB_S1_0;
	pin P36 = IOB_S1_1;
	pin P37 = IOB_S2_0;
	pin P38 = NC;
	pin P39 = IOB_S2_1;
	pin P40 = IOB_S3_0;
	pin P41 = NC;
	pin P42 = IOB_S3_1;
	pin P43 = GND;
	pin P44 = IOB_S4_0;
	pin P45 = IOB_S4_1;
	pin P46 = IOB_S5_0;
	pin P47 = IOB_S5_1;
	pin P48 = IOB_S6_0;
	pin P49 = IOB_S6_1;
	pin P50 = NC;
	pin P51 = NC;
	pin P52 = IOB_S7_0;
	pin P53 = IOB_S7_1;
	pin P54 = PROG_B;
	pin P55 = DONE;
	pin P56 = IOB_E0_1;
	pin P57 = IOB_E0_0;
	pin P58 = IOB_E1_1;
	pin P59 = IOB_E1_0;
	pin P60 = IOB_E2_1;
	pin P61 = IOB_E2_0;
	pin P62 = IOB_E3_1;
	pin P63 = IOB_E3_0;
	pin P64 = VCC;
	pin P65 = IOB_E4_1;
	pin P66 = IOB_E4_0;
	pin P67 = IOB_E5_1;
	pin P68 = IOB_E5_0;
	pin P69 = NC;
	pin P70 = IOB_E6_1;
	pin P71 = IOB_E6_0;
	pin P72 = IOB_E7_1;
	pin P73 = IOB_E7_0;
	pin P74 = CCLK;
	pin P75 = IOB_N7_1;
	pin P76 = IOB_N7_0;
	pin P77 = IOB_N6_1;
	pin P78 = IOB_N6_0;
	pin P79 = NC;
	pin P80 = NC;
	pin P81 = IOB_N5_1;
	pin P82 = IOB_N5_0;
	pin P83 = IOB_N4_1;
	pin P84 = IOB_N4_0;
}

// xc3020-pg84 xc3120-pg84
bond BOND3 {
	pin A1 = IOB_N0_0;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N1_1;
	pin A4 = NC;
	pin A5 = IOB_N3_0;
	pin A6 = IOB_N3_1;
	pin A7 = IOB_N4_1;
	pin A8 = NC;
	pin A9 = IOB_N6_0;
	pin A10 = IOB_N6_1;
	pin A11 = CCLK;
	pin B1 = NC;
	pin B2 = PWRDWN_B;
	pin B3 = IOB_N0_1;
	pin B4 = NC;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N5_1;
	pin B7 = IOB_N5_0;
	pin B8 = NC;
	pin B9 = IOB_N7_0;
	pin B10 = IOB_N7_1;
	pin B11 = IOB_E7_1;
	pin C1 = IOB_W7_1;
	pin C2 = IOB_W7_0;
	pin C5 = IOB_N2_0;
	pin C6 = GND;
	pin C7 = IOB_N4_0;
	pin C10 = IOB_E7_0;
	pin C11 = IOB_E6_0;
	pin D1 = IOB_W6_1;
	pin D2 = IOB_W6_0;
	pin D10 = IOB_E6_1;
	pin D11 = NC;
	pin E1 = IOB_W4_0;
	pin E2 = IOB_W5_1;
	pin E3 = IOB_W5_0;
	pin E9 = IOB_E5_0;
	pin E10 = IOB_E5_1;
	pin E11 = IOB_E4_0;
	pin F1 = IOB_W2_1;
	pin F2 = IOB_W4_1;
	pin F3 = VCC;
	pin F9 = VCC;
	pin F10 = IOB_E2_1;
	pin F11 = IOB_E4_1;
	pin G1 = IOB_W3_1;
	pin G2 = IOB_W2_0;
	pin G3 = IOB_W3_0;
	pin G9 = IOB_E3_0;
	pin G10 = IOB_E2_0;
	pin G11 = IOB_E3_1;
	pin H1 = IOB_W1_0;
	pin H2 = IOB_W1_1;
	pin H10 = IOB_E1_1;
	pin H11 = IOB_E1_0;
	pin J1 = IOB_W0_0;
	pin J2 = M1;
	pin J5 = IOB_S2_1;
	pin J6 = GND;
	pin J7 = IOB_S4_0;
	pin J10 = DONE;
	pin J11 = IOB_E0_0;
	pin K1 = IOB_W0_1;
	pin K2 = IOB_S0_0;
	pin K3 = IOB_S0_1;
	pin K4 = IOB_S2_0;
	pin K5 = IOB_S3_0;
	pin K6 = IOB_S3_1;
	pin K7 = IOB_S5_0;
	pin K8 = IOB_S6_1;
	pin K9 = IOB_S7_0;
	pin K10 = PROG_B;
	pin K11 = IOB_E0_1;
	pin L1 = M0;
	pin L2 = IOB_S1_0;
	pin L3 = IOB_S1_1;
	pin L4 = NC;
	pin L5 = NC;
	pin L6 = IOB_S5_1;
	pin L7 = IOB_S4_1;
	pin L8 = IOB_S6_0;
	pin L9 = NC;
	pin L10 = NC;
	pin L11 = IOB_S7_1;
}

// xc3020-pq100 xc3120-pq100
bond BOND4 {
	pin P1 = IOB_E7_0;
	pin P2 = CCLK;
	pin P3 = VCC;
	pin P4 = GND;
	pin P5 = IOB_N7_1;
	pin P6 = IOB_N7_0;
	pin P7 = NC;
	pin P8 = IOB_N6_1;
	pin P9 = IOB_N6_0;
	pin P10 = NC;
	pin P11 = NC;
	pin P12 = IOB_N5_1;
	pin P13 = IOB_N5_0;
	pin P14 = IOB_N4_1;
	pin P15 = IOB_N4_0;
	pin P16 = GND;
	pin P17 = IOB_N3_1;
	pin P18 = IOB_N3_0;
	pin P19 = IOB_N2_1;
	pin P20 = IOB_N2_0;
	pin P21 = NC;
	pin P22 = NC;
	pin P23 = IOB_N1_1;
	pin P24 = IOB_N1_0;
	pin P25 = IOB_N0_1;
	pin P26 = IOB_N0_0;
	pin P27 = VCC;
	pin P28 = GND;
	pin P29 = PWRDWN_B;
	pin P30 = IOB_W7_0;
	pin P31 = NC;
	pin P32 = NC;
	pin P33 = NC;
	pin P34 = IOB_W7_1;
	pin P35 = IOB_W6_0;
	pin P36 = IOB_W6_1;
	pin P37 = IOB_W5_0;
	pin P38 = IOB_W5_1;
	pin P39 = IOB_W4_0;
	pin P40 = IOB_W4_1;
	pin P41 = VCC;
	pin P42 = IOB_W3_0;
	pin P43 = IOB_W3_1;
	pin P44 = IOB_W2_0;
	pin P45 = IOB_W2_1;
	pin P46 = IOB_W1_0;
	pin P47 = IOB_W1_1;
	pin P48 = IOB_W0_0;
	pin P49 = IOB_W0_1;
	pin P50 = NC;
	pin P51 = NC;
	pin P52 = M1;
	pin P53 = GND;
	pin P54 = M0;
	pin P55 = VCC;
	pin P56 = IOB_S0_0;
	pin P57 = IOB_S0_1;
	pin P58 = IOB_S1_0;
	pin P59 = IOB_S1_1;
	pin P60 = NC;
	pin P61 = NC;
	pin P62 = IOB_S2_0;
	pin P63 = IOB_S2_1;
	pin P64 = IOB_S3_0;
	pin P65 = IOB_S3_1;
	pin P66 = GND;
	pin P67 = IOB_S4_0;
	pin P68 = IOB_S4_1;
	pin P69 = IOB_S5_0;
	pin P70 = IOB_S5_1;
	pin P71 = IOB_S6_0;
	pin P72 = IOB_S6_1;
	pin P73 = IOB_S7_0;
	pin P74 = NC;
	pin P75 = NC;
	pin P76 = IOB_S7_1;
	pin P77 = GND;
	pin P78 = PROG_B;
	pin P79 = VCC;
	pin P80 = DONE;
	pin P81 = IOB_E0_1;
	pin P82 = IOB_E0_0;
	pin P83 = IOB_E1_1;
	pin P84 = NC;
	pin P85 = NC;
	pin P86 = IOB_E1_0;
	pin P87 = IOB_E2_1;
	pin P88 = IOB_E2_0;
	pin P89 = IOB_E3_1;
	pin P90 = IOB_E3_0;
	pin P91 = VCC;
	pin P92 = IOB_E4_1;
	pin P93 = IOB_E4_0;
	pin P94 = IOB_E5_1;
	pin P95 = IOB_E5_0;
	pin P96 = NC;
	pin P97 = NC;
	pin P98 = IOB_E6_1;
	pin P99 = IOB_E6_0;
	pin P100 = IOB_E7_1;
}

// xc3030-pc44 xc3130-pc44
bond BOND5 {
	pin P1 = GND;
	pin P2 = IOB_N4_0;
	pin P3 = IOB_N3_0;
	pin P4 = IOB_N1_1;
	pin P5 = IOB_N1_0;
	pin P6 = IOB_N0_0;
	pin P7 = PWRDWN_B;
	pin P8 = IOB_W9_0;
	pin P9 = IOB_W8_0;
	pin P10 = IOB_W6_0;
	pin P11 = IOB_W6_1;
	pin P12 = VCC;
	pin P13 = IOB_W2_0;
	pin P14 = IOB_W0_0;
	pin P15 = IOB_W0_1;
	pin P16 = M1;
	pin P17 = M0;
	pin P18 = IOB_S0_0;
	pin P19 = IOB_S0_1;
	pin P20 = IOB_S1_1;
	pin P21 = IOB_S3_1;
	pin P22 = IOB_S4_1;
	pin P23 = GND;
	pin P24 = IOB_S6_1;
	pin P25 = IOB_S8_1;
	pin P26 = IOB_S9_1;
	pin P27 = PROG_B;
	pin P28 = DONE;
	pin P29 = IOB_E0_1;
	pin P30 = IOB_E0_0;
	pin P31 = IOB_E1_1;
	pin P32 = IOB_E3_1;
	pin P33 = IOB_E4_1;
	pin P34 = VCC;
	pin P35 = IOB_E5_1;
	pin P36 = IOB_E6_1;
	pin P37 = IOB_E8_1;
	pin P38 = IOB_E9_1;
	pin P39 = IOB_E9_0;
	pin P40 = CCLK;
	pin P41 = IOB_N9_1;
	pin P42 = IOB_N9_0;
	pin P43 = IOB_N8_1;
	pin P44 = IOB_N6_0;
}

// xc3030-pc68 xc3130-pc68
bond BOND6 {
	pin P1 = GND;
	pin P2 = IOB_N4_1;
	pin P3 = IOB_N4_0;
	pin P4 = IOB_N3_1;
	pin P5 = IOB_N3_0;
	pin P6 = IOB_N1_1;
	pin P7 = IOB_N1_0;
	pin P8 = IOB_N0_1;
	pin P9 = IOB_N0_0;
	pin P10 = PWRDWN_B;
	pin P11 = IOB_W9_0;
	pin P12 = IOB_W9_1;
	pin P13 = IOB_W8_0;
	pin P14 = IOB_W7_0;
	pin P15 = IOB_W6_0;
	pin P16 = IOB_W6_1;
	pin P17 = IOB_W5_1;
	pin P18 = VCC;
	pin P19 = IOB_W4_0;
	pin P20 = IOB_W3_0;
	pin P21 = IOB_W2_0;
	pin P22 = IOB_W1_0;
	pin P23 = IOB_W0_0;
	pin P24 = IOB_W0_1;
	pin P25 = M1;
	pin P26 = M0;
	pin P27 = IOB_S0_0;
	pin P28 = IOB_S0_1;
	pin P29 = IOB_S1_0;
	pin P30 = IOB_S1_1;
	pin P31 = IOB_S3_0;
	pin P32 = IOB_S3_1;
	pin P33 = IOB_S4_0;
	pin P34 = IOB_S4_1;
	pin P35 = GND;
	pin P36 = IOB_S5_0;
	pin P37 = IOB_S5_1;
	pin P38 = IOB_S6_0;
	pin P39 = IOB_S6_1;
	pin P40 = IOB_S8_0;
	pin P41 = IOB_S8_1;
	pin P42 = IOB_S9_0;
	pin P43 = IOB_S9_1;
	pin P44 = PROG_B;
	pin P45 = DONE;
	pin P46 = IOB_E0_1;
	pin P47 = IOB_E0_0;
	pin P48 = IOB_E1_1;
	pin P49 = IOB_E3_1;
	pin P50 = IOB_E3_0;
	pin P51 = IOB_E4_1;
	pin P52 = VCC;
	pin P53 = IOB_E5_1;
	pin P54 = IOB_E5_0;
	pin P55 = IOB_E6_1;
	pin P56 = IOB_E8_1;
	pin P57 = IOB_E8_0;
	pin P58 = IOB_E9_1;
	pin P59 = IOB_E9_0;
	pin P60 = CCLK;
	pin P61 = IOB_N9_1;
	pin P62 = IOB_N9_0;
	pin P63 = IOB_N8_1;
	pin P64 = IOB_N8_0;
	pin P65 = IOB_N6_1;
	pin P66 = IOB_N6_0;
	pin P67 = IOB_N5_1;
	pin P68 = IOB_N5_0;
}

// xc3030-pc84 xc3130-pc84
bond BOND7 {
	pin P1 = GND;
	pin P2 = IOB_N4_1;
	pin P3 = IOB_N4_0;
	pin P4 = IOB_N3_1;
	pin P5 = IOB_N3_0;
	pin P6 = IOB_N2_1;
	pin P7 = IOB_N2_0;
	pin P8 = IOB_N1_1;
	pin P9 = IOB_N1_0;
	pin P10 = IOB_N0_1;
	pin P11 = IOB_N0_0;
	pin P12 = PWRDWN_B;
	pin P13 = IOB_W9_0;
	pin P14 = IOB_W9_1;
	pin P15 = IOB_W8_0;
	pin P16 = IOB_W7_0;
	pin P17 = IOB_W7_1;
	pin P18 = IOB_W6_0;
	pin P19 = IOB_W6_1;
	pin P20 = IOB_W5_0;
	pin P21 = IOB_W5_1;
	pin P22 = VCC;
	pin P23 = IOB_W4_0;
	pin P24 = IOB_W4_1;
	pin P25 = IOB_W3_0;
	pin P26 = IOB_W3_1;
	pin P27 = IOB_W2_0;
	pin P28 = IOB_W1_0;
	pin P29 = IOB_W0_0;
	pin P30 = IOB_W0_1;
	pin P31 = M1;
	pin P32 = M0;
	pin P33 = IOB_S0_0;
	pin P34 = IOB_S0_1;
	pin P35 = IOB_S1_0;
	pin P36 = IOB_S1_1;
	pin P37 = IOB_S2_0;
	pin P38 = IOB_S2_1;
	pin P39 = IOB_S3_0;
	pin P40 = IOB_S3_1;
	pin P41 = IOB_S4_0;
	pin P42 = IOB_S4_1;
	pin P43 = GND;
	pin P44 = IOB_S5_0;
	pin P45 = IOB_S5_1;
	pin P46 = IOB_S6_0;
	pin P47 = IOB_S6_1;
	pin P48 = IOB_S7_0;
	pin P49 = IOB_S7_1;
	pin P50 = IOB_S8_0;
	pin P51 = IOB_S8_1;
	pin P52 = IOB_S9_0;
	pin P53 = IOB_S9_1;
	pin P54 = PROG_B;
	pin P55 = DONE;
	pin P56 = IOB_E0_1;
	pin P57 = IOB_E0_0;
	pin P58 = IOB_E1_1;
	pin P59 = IOB_E2_1;
	pin P60 = IOB_E3_1;
	pin P61 = IOB_E3_0;
	pin P62 = IOB_E4_1;
	pin P63 = IOB_E4_0;
	pin P64 = VCC;
	pin P65 = IOB_E5_1;
	pin P66 = IOB_E5_0;
	pin P67 = IOB_E6_1;
	pin P68 = IOB_E6_0;
	pin P69 = IOB_E7_1;
	pin P70 = IOB_E8_1;
	pin P71 = IOB_E8_0;
	pin P72 = IOB_E9_1;
	pin P73 = IOB_E9_0;
	pin P74 = CCLK;
	pin P75 = IOB_N9_1;
	pin P76 = IOB_N9_0;
	pin P77 = IOB_N8_1;
	pin P78 = IOB_N8_0;
	pin P79 = IOB_N7_1;
	pin P80 = IOB_N7_0;
	pin P81 = IOB_N6_1;
	pin P82 = IOB_N6_0;
	pin P83 = IOB_N5_1;
	pin P84 = IOB_N5_0;
}

// xc3030-pg84 xc3130-pg84
bond BOND8 {
	pin A1 = IOB_N0_0;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N1_1;
	pin A4 = IOB_N2_1;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N4_1;
	pin A7 = IOB_N5_1;
	pin A8 = IOB_N7_0;
	pin A9 = IOB_N8_0;
	pin A10 = IOB_N8_1;
	pin A11 = CCLK;
	pin B1 = IOB_W9_1;
	pin B2 = PWRDWN_B;
	pin B3 = IOB_N0_1;
	pin B4 = IOB_N2_0;
	pin B5 = IOB_N3_1;
	pin B6 = IOB_N6_1;
	pin B7 = IOB_N6_0;
	pin B8 = IOB_N7_1;
	pin B9 = IOB_N9_0;
	pin B10 = IOB_N9_1;
	pin B11 = IOB_E9_1;
	pin C1 = IOB_W8_0;
	pin C2 = IOB_W9_0;
	pin C5 = IOB_N3_0;
	pin C6 = GND;
	pin C7 = IOB_N5_0;
	pin C10 = IOB_E9_0;
	pin C11 = IOB_E8_0;
	pin D1 = IOB_W7_1;
	pin D2 = IOB_W7_0;
	pin D10 = IOB_E8_1;
	pin D11 = IOB_E7_1;
	pin E1 = IOB_W5_0;
	pin E2 = IOB_W6_1;
	pin E3 = IOB_W6_0;
	pin E9 = IOB_E6_0;
	pin E10 = IOB_E6_1;
	pin E11 = IOB_E5_0;
	pin F1 = IOB_W3_1;
	pin F2 = IOB_W5_1;
	pin F3 = VCC;
	pin F9 = VCC;
	pin F10 = IOB_E3_1;
	pin F11 = IOB_E5_1;
	pin G1 = IOB_W4_1;
	pin G2 = IOB_W3_0;
	pin G3 = IOB_W4_0;
	pin G9 = IOB_E4_0;
	pin G10 = IOB_E3_0;
	pin G11 = IOB_E4_1;
	pin H1 = IOB_W2_0;
	pin H2 = IOB_W1_0;
	pin H10 = IOB_E1_1;
	pin H11 = IOB_E2_1;
	pin J1 = IOB_W0_0;
	pin J2 = M1;
	pin J5 = IOB_S3_0;
	pin J6 = GND;
	pin J7 = IOB_S5_0;
	pin J10 = DONE;
	pin J11 = IOB_E0_0;
	pin K1 = IOB_W0_1;
	pin K2 = IOB_S0_0;
	pin K3 = IOB_S0_1;
	pin K4 = IOB_S2_0;
	pin K5 = IOB_S3_1;
	pin K6 = IOB_S4_1;
	pin K7 = IOB_S6_0;
	pin K8 = IOB_S7_1;
	pin K9 = IOB_S9_0;
	pin K10 = PROG_B;
	pin K11 = IOB_E0_1;
	pin L1 = M0;
	pin L2 = IOB_S1_0;
	pin L3 = IOB_S1_1;
	pin L4 = IOB_S2_1;
	pin L5 = IOB_S4_0;
	pin L6 = IOB_S6_1;
	pin L7 = IOB_S5_1;
	pin L8 = IOB_S7_0;
	pin L9 = IOB_S8_0;
	pin L10 = IOB_S8_1;
	pin L11 = IOB_S9_1;
}

// xc3030-pq100 xc3130-pq100
bond BOND9 {
	pin P1 = IOB_E9_0;
	pin P2 = CCLK;
	pin P3 = VCC;
	pin P4 = GND;
	pin P5 = IOB_N9_1;
	pin P6 = IOB_N9_0;
	pin P7 = NC;
	pin P8 = IOB_N8_1;
	pin P9 = IOB_N8_0;
	pin P10 = IOB_N7_1;
	pin P11 = IOB_N7_0;
	pin P12 = IOB_N6_1;
	pin P13 = IOB_N6_0;
	pin P14 = IOB_N5_1;
	pin P15 = IOB_N5_0;
	pin P16 = GND;
	pin P17 = IOB_N4_1;
	pin P18 = IOB_N4_0;
	pin P19 = IOB_N3_1;
	pin P20 = IOB_N3_0;
	pin P21 = IOB_N2_1;
	pin P22 = IOB_N2_0;
	pin P23 = IOB_N1_1;
	pin P24 = IOB_N1_0;
	pin P25 = IOB_N0_1;
	pin P26 = IOB_N0_0;
	pin P27 = VCC;
	pin P28 = GND;
	pin P29 = PWRDWN_B;
	pin P30 = IOB_W9_0;
	pin P31 = NC;
	pin P32 = IOB_W9_1;
	pin P33 = IOB_W8_0;
	pin P34 = IOB_W8_1;
	pin P35 = IOB_W7_0;
	pin P36 = IOB_W7_1;
	pin P37 = IOB_W6_0;
	pin P38 = IOB_W6_1;
	pin P39 = IOB_W5_0;
	pin P40 = IOB_W5_1;
	pin P41 = VCC;
	pin P42 = IOB_W4_0;
	pin P43 = IOB_W4_1;
	pin P44 = IOB_W3_0;
	pin P45 = IOB_W3_1;
	pin P46 = IOB_W2_0;
	pin P47 = IOB_W2_1;
	pin P48 = IOB_W1_0;
	pin P49 = IOB_W1_1;
	pin P50 = IOB_W0_0;
	pin P51 = IOB_W0_1;
	pin P52 = M1;
	pin P53 = GND;
	pin P54 = M0;
	pin P55 = VCC;
	pin P56 = IOB_S0_0;
	pin P57 = IOB_S0_1;
	pin P58 = IOB_S1_0;
	pin P59 = IOB_S1_1;
	pin P60 = IOB_S2_0;
	pin P61 = IOB_S2_1;
	pin P62 = IOB_S3_0;
	pin P63 = IOB_S3_1;
	pin P64 = IOB_S4_0;
	pin P65 = IOB_S4_1;
	pin P66 = GND;
	pin P67 = IOB_S5_0;
	pin P68 = IOB_S5_1;
	pin P69 = IOB_S6_0;
	pin P70 = IOB_S6_1;
	pin P71 = IOB_S7_0;
	pin P72 = IOB_S7_1;
	pin P73 = IOB_S8_0;
	pin P74 = IOB_S8_1;
	pin P75 = IOB_S9_0;
	pin P76 = IOB_S9_1;
	pin P77 = GND;
	pin P78 = PROG_B;
	pin P79 = VCC;
	pin P80 = DONE;
	pin P81 = IOB_E0_1;
	pin P82 = IOB_E0_0;
	pin P83 = IOB_E1_1;
	pin P84 = IOB_E1_0;
	pin P85 = IOB_E2_1;
	pin P86 = IOB_E2_0;
	pin P87 = IOB_E3_1;
	pin P88 = IOB_E3_0;
	pin P89 = IOB_E4_1;
	pin P90 = IOB_E4_0;
	pin P91 = VCC;
	pin P92 = IOB_E5_1;
	pin P93 = IOB_E5_0;
	pin P94 = IOB_E6_1;
	pin P95 = IOB_E6_0;
	pin P96 = IOB_E7_1;
	pin P97 = IOB_E7_0;
	pin P98 = IOB_E8_1;
	pin P99 = IOB_E8_0;
	pin P100 = IOB_E9_1;
}

// xc3030-tq100 xc3130-tq100
bond BOND10 {
	pin P1 = GND;
	pin P2 = IOB_N9_1;
	pin P3 = IOB_N9_0;
	pin P4 = NC;
	pin P5 = IOB_N8_1;
	pin P6 = IOB_N8_0;
	pin P7 = IOB_N7_1;
	pin P8 = IOB_N7_0;
	pin P9 = IOB_N6_1;
	pin P10 = IOB_N6_0;
	pin P11 = IOB_N5_1;
	pin P12 = IOB_N5_0;
	pin P13 = GND;
	pin P14 = IOB_N4_1;
	pin P15 = IOB_N4_0;
	pin P16 = IOB_N3_1;
	pin P17 = IOB_N3_0;
	pin P18 = IOB_N2_1;
	pin P19 = IOB_N2_0;
	pin P20 = IOB_N1_1;
	pin P21 = IOB_N1_0;
	pin P22 = IOB_N0_1;
	pin P23 = IOB_N0_0;
	pin P24 = VCC;
	pin P25 = GND;
	pin P26 = PWRDWN_B;
	pin P27 = IOB_W9_0;
	pin P28 = NC;
	pin P29 = IOB_W9_1;
	pin P30 = IOB_W8_0;
	pin P31 = IOB_W8_1;
	pin P32 = IOB_W7_0;
	pin P33 = IOB_W7_1;
	pin P34 = IOB_W6_0;
	pin P35 = IOB_W6_1;
	pin P36 = IOB_W5_0;
	pin P37 = IOB_W5_1;
	pin P38 = VCC;
	pin P39 = IOB_W4_0;
	pin P40 = IOB_W4_1;
	pin P41 = IOB_W3_0;
	pin P42 = IOB_W3_1;
	pin P43 = IOB_W2_0;
	pin P44 = IOB_W2_1;
	pin P45 = IOB_W1_0;
	pin P46 = IOB_W1_1;
	pin P47 = IOB_W0_0;
	pin P48 = IOB_W0_1;
	pin P49 = M1;
	pin P50 = GND;
	pin P51 = M0;
	pin P52 = VCC;
	pin P53 = IOB_S0_0;
	pin P54 = IOB_S0_1;
	pin P55 = IOB_S1_0;
	pin P56 = IOB_S1_1;
	pin P57 = IOB_S2_0;
	pin P58 = IOB_S2_1;
	pin P59 = IOB_S3_0;
	pin P60 = IOB_S3_1;
	pin P61 = IOB_S4_0;
	pin P62 = IOB_S4_1;
	pin P63 = GND;
	pin P64 = IOB_S5_0;
	pin P65 = IOB_S5_1;
	pin P66 = IOB_S6_0;
	pin P67 = IOB_S6_1;
	pin P68 = IOB_S7_0;
	pin P69 = IOB_S7_1;
	pin P70 = IOB_S8_0;
	pin P71 = IOB_S8_1;
	pin P72 = IOB_S9_0;
	pin P73 = IOB_S9_1;
	pin P74 = GND;
	pin P75 = PROG_B;
	pin P76 = VCC;
	pin P77 = DONE;
	pin P78 = IOB_E0_1;
	pin P79 = IOB_E0_0;
	pin P80 = IOB_E1_1;
	pin P81 = IOB_E1_0;
	pin P82 = IOB_E2_1;
	pin P83 = IOB_E2_0;
	pin P84 = IOB_E3_1;
	pin P85 = IOB_E3_0;
	pin P86 = IOB_E4_1;
	pin P87 = IOB_E4_0;
	pin P88 = VCC;
	pin P89 = IOB_E5_1;
	pin P90 = IOB_E5_0;
	pin P91 = IOB_E6_1;
	pin P92 = IOB_E6_0;
	pin P93 = IOB_E7_1;
	pin P94 = IOB_E7_0;
	pin P95 = IOB_E8_1;
	pin P96 = IOB_E8_0;
	pin P97 = IOB_E9_1;
	pin P98 = IOB_E9_0;
	pin P99 = CCLK;
	pin P100 = VCC;
}

// xc3042-cb100 xc3042-cq100 xc3142-cb100
bond BOND11 {
	pin P1 = GND;
	pin P2 = IOB_N5_1;
	pin P3 = IOB_N5_0;
	pin P4 = IOB_N4_1;
	pin P5 = IOB_N4_0;
	pin P6 = IOB_N3_1;
	pin P7 = IOB_N3_0;
	pin P8 = IOB_N2_1;
	pin P9 = IOB_N2_0;
	pin P10 = IOB_N0_1;
	pin P11 = IOB_N0_0;
	pin P12 = VCC;
	pin P13 = GND;
	pin P14 = PWRDWN_B;
	pin P15 = IOB_W11_0;
	pin P16 = IOB_W11_1;
	pin P17 = IOB_W10_0;
	pin P18 = IOB_W9_0;
	pin P19 = IOB_W9_1;
	pin P20 = IOB_W8_0;
	pin P21 = IOB_W8_1;
	pin P22 = IOB_W7_0;
	pin P23 = IOB_W7_1;
	pin P24 = IOB_W6_0;
	pin P25 = IOB_W6_1;
	pin P26 = VCC;
	pin P27 = IOB_W5_0;
	pin P28 = IOB_W5_1;
	pin P29 = IOB_W4_0;
	pin P30 = IOB_W4_1;
	pin P31 = IOB_W3_0;
	pin P32 = IOB_W3_1;
	pin P33 = IOB_W2_0;
	pin P34 = IOB_W1_0;
	pin P35 = IOB_W1_1;
	pin P36 = IOB_W0_0;
	pin P37 = M1;
	pin P38 = GND;
	pin P39 = M0;
	pin P40 = VCC;
	pin P41 = IOB_S0_0;
	pin P42 = IOB_S0_1;
	pin P43 = IOB_S2_0;
	pin P44 = IOB_S2_1;
	pin P45 = IOB_S3_0;
	pin P46 = IOB_S3_1;
	pin P47 = IOB_S4_0;
	pin P48 = IOB_S4_1;
	pin P49 = IOB_S5_0;
	pin P50 = IOB_S5_1;
	pin P51 = GND;
	pin P52 = IOB_S6_0;
	pin P53 = IOB_S6_1;
	pin P54 = IOB_S7_0;
	pin P55 = IOB_S7_1;
	pin P56 = IOB_S8_0;
	pin P57 = IOB_S8_1;
	pin P58 = IOB_S10_0;
	pin P59 = IOB_S10_1;
	pin P60 = IOB_S11_0;
	pin P61 = IOB_S11_1;
	pin P62 = GND;
	pin P63 = PROG_B;
	pin P64 = VCC;
	pin P65 = DONE;
	pin P66 = IOB_E0_1;
	pin P67 = IOB_E0_0;
	pin P68 = IOB_E2_1;
	pin P69 = IOB_E2_0;
	pin P70 = IOB_E3_1;
	pin P71 = IOB_E3_0;
	pin P72 = IOB_E4_1;
	pin P73 = IOB_E4_0;
	pin P74 = IOB_E5_1;
	pin P75 = IOB_E5_0;
	pin P76 = VCC;
	pin P77 = IOB_E6_1;
	pin P78 = IOB_E6_0;
	pin P79 = IOB_E7_1;
	pin P80 = IOB_E7_0;
	pin P81 = IOB_E8_1;
	pin P82 = IOB_E8_0;
	pin P83 = IOB_E9_1;
	pin P84 = IOB_E9_0;
	pin P85 = IOB_E11_1;
	pin P86 = IOB_E11_0;
	pin P87 = CCLK;
	pin P88 = VCC;
	pin P89 = GND;
	pin P90 = IOB_N11_1;
	pin P91 = IOB_N11_0;
	pin P92 = IOB_N10_1;
	pin P93 = IOB_N9_1;
	pin P94 = IOB_N9_0;
	pin P95 = IOB_N8_1;
	pin P96 = IOB_N8_0;
	pin P97 = IOB_N7_1;
	pin P98 = IOB_N7_0;
	pin P99 = IOB_N6_1;
	pin P100 = IOB_N6_0;
}

// xc3042-pc84 xc3142-pc84
bond BOND12 {
	pin P1 = GND;
	pin P2 = IOB_N5_1;
	pin P3 = IOB_N5_0;
	pin P4 = IOB_N4_1;
	pin P5 = IOB_N4_0;
	pin P6 = IOB_N3_1;
	pin P7 = IOB_N3_0;
	pin P8 = IOB_N2_1;
	pin P9 = IOB_N2_0;
	pin P10 = IOB_N0_1;
	pin P11 = IOB_N0_0;
	pin P12 = PWRDWN_B;
	pin P13 = IOB_W11_0;
	pin P14 = IOB_W11_1;
	pin P15 = IOB_W10_0;
	pin P16 = IOB_W9_0;
	pin P17 = IOB_W9_1;
	pin P18 = IOB_W8_0;
	pin P19 = IOB_W8_1;
	pin P20 = IOB_W6_0;
	pin P21 = IOB_W6_1;
	pin P22 = VCC;
	pin P23 = IOB_W5_0;
	pin P24 = IOB_W5_1;
	pin P25 = IOB_W4_0;
	pin P26 = IOB_W4_1;
	pin P27 = IOB_W3_0;
	pin P28 = IOB_W2_0;
	pin P29 = IOB_W1_0;
	pin P30 = IOB_W1_1;
	pin P31 = M1;
	pin P32 = M0;
	pin P33 = IOB_S0_0;
	pin P34 = IOB_S0_1;
	pin P35 = IOB_S2_0;
	pin P36 = IOB_S2_1;
	pin P37 = IOB_S3_0;
	pin P38 = IOB_S3_1;
	pin P39 = IOB_S4_0;
	pin P40 = IOB_S4_1;
	pin P41 = IOB_S5_0;
	pin P42 = IOB_S5_1;
	pin P43 = GND;
	pin P44 = IOB_S6_0;
	pin P45 = IOB_S6_1;
	pin P46 = IOB_S7_0;
	pin P47 = IOB_S7_1;
	pin P48 = IOB_S8_0;
	pin P49 = IOB_S8_1;
	pin P50 = IOB_S10_0;
	pin P51 = IOB_S10_1;
	pin P52 = IOB_S11_0;
	pin P53 = IOB_S11_1;
	pin P54 = PROG_B;
	pin P55 = DONE;
	pin P56 = IOB_E0_1;
	pin P57 = IOB_E0_0;
	pin P58 = IOB_E2_1;
	pin P59 = IOB_E3_1;
	pin P60 = IOB_E4_1;
	pin P61 = IOB_E4_0;
	pin P62 = IOB_E5_1;
	pin P63 = IOB_E5_0;
	pin P64 = VCC;
	pin P65 = IOB_E6_1;
	pin P66 = IOB_E6_0;
	pin P67 = IOB_E7_1;
	pin P68 = IOB_E7_0;
	pin P69 = IOB_E8_1;
	pin P70 = IOB_E9_1;
	pin P71 = IOB_E9_0;
	pin P72 = IOB_E11_1;
	pin P73 = IOB_E11_0;
	pin P74 = CCLK;
	pin P75 = IOB_N11_1;
	pin P76 = IOB_N11_0;
	pin P77 = IOB_N9_1;
	pin P78 = IOB_N9_0;
	pin P79 = IOB_N8_1;
	pin P80 = IOB_N8_0;
	pin P81 = IOB_N7_1;
	pin P82 = IOB_N7_0;
	pin P83 = IOB_N6_1;
	pin P84 = IOB_N6_0;
}

// xc3042-pg132 xc3042-pp132 xc3142-pg132 xc3142-pp132
bond BOND13 {
	pin A1 = PWRDWN_B;
	pin A2 = NC;
	pin A3 = NC;
	pin A4 = IOB_W9_1;
	pin A5 = IOB_W7_0;
	pin A6 = IOB_W6_0;
	pin A7 = IOB_W5_0;
	pin A8 = IOB_W4_0;
	pin A9 = IOB_W4_1;
	pin A10 = IOB_W2_0;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = NC;
	pin A14 = M0;
	pin B1 = IOB_N0_1;
	pin B2 = IOB_W11_1;
	pin B3 = IOB_W10_0;
	pin B4 = IOB_W10_1;
	pin B5 = IOB_W8_0;
	pin B6 = IOB_W7_1;
	pin B7 = IOB_W6_1;
	pin B8 = IOB_W5_1;
	pin B9 = IOB_W3_0;
	pin B10 = IOB_W2_1;
	pin B11 = IOB_W1_1;
	pin B12 = IOB_W0_0;
	pin B13 = M1;
	pin B14 = IOB_S0_1;
	pin C1 = IOB_N1_0;
	pin C2 = IOB_N0_0;
	pin C3 = IOB_W11_0;
	pin C4 = GND;
	pin C5 = IOB_W9_0;
	pin C6 = IOB_W8_1;
	pin C7 = GND;
	pin C8 = VCC;
	pin C9 = IOB_W3_1;
	pin C10 = IOB_W1_0;
	pin C11 = GND;
	pin C12 = IOB_W0_1;
	pin C13 = IOB_S0_0;
	pin C14 = IOB_S1_0;
	pin D1 = IOB_N2_1;
	pin D2 = IOB_N2_0;
	pin D3 = VCC;
	pin D12 = VCC;
	pin D13 = IOB_S2_0;
	pin D14 = IOB_S2_1;
	pin E1 = IOB_N4_0;
	pin E2 = IOB_N3_0;
	pin E3 = IOB_N1_1;
	pin E12 = IOB_S1_1;
	pin E13 = NC;
	pin E14 = IOB_S3_1;
	pin F1 = NC;
	pin F2 = IOB_N4_1;
	pin F3 = IOB_N3_1;
	pin F12 = IOB_S3_0;
	pin F13 = IOB_S4_0;
	pin F14 = IOB_S4_1;
	pin G1 = IOB_N5_0;
	pin G2 = IOB_N5_1;
	pin G3 = VCC;
	pin G12 = VCC;
	pin G13 = IOB_S5_0;
	pin G14 = IOB_S5_1;
	pin H1 = IOB_N6_1;
	pin H2 = IOB_N6_0;
	pin H3 = GND;
	pin H12 = GND;
	pin H13 = IOB_S6_1;
	pin H14 = IOB_S6_0;
	pin J1 = NC;
	pin J2 = IOB_N7_0;
	pin J3 = IOB_N8_0;
	pin J12 = IOB_S8_1;
	pin J13 = IOB_S7_1;
	pin J14 = IOB_S7_0;
	pin K1 = IOB_N7_1;
	pin K2 = IOB_N8_1;
	pin K3 = IOB_N10_0;
	pin K12 = IOB_S10_0;
	pin K13 = IOB_S9_0;
	pin K14 = IOB_S8_0;
	pin L1 = IOB_N9_0;
	pin L2 = IOB_N9_1;
	pin L3 = GND;
	pin L12 = GND;
	pin L13 = IOB_S9_1;
	pin L14 = NC;
	pin M1 = IOB_N10_1;
	pin M2 = IOB_N11_1;
	pin M3 = IOB_E11_0;
	pin M4 = VCC;
	pin M5 = IOB_E9_1;
	pin M6 = IOB_E7_1;
	pin M7 = GND;
	pin M8 = VCC;
	pin M9 = IOB_E4_1;
	pin M10 = IOB_E2_0;
	pin M11 = VCC;
	pin M12 = IOB_E0_1;
	pin M13 = IOB_S11_1;
	pin M14 = IOB_S10_1;
	pin N1 = IOB_N11_0;
	pin N2 = IOB_E11_1;
	pin N3 = IOB_E10_0;
	pin N4 = IOB_E9_0;
	pin N5 = IOB_E7_0;
	pin N6 = NC;
	pin N7 = IOB_E6_1;
	pin N8 = IOB_E5_1;
	pin N9 = IOB_E4_0;
	pin N10 = IOB_E3_1;
	pin N11 = IOB_E2_1;
	pin N12 = IOB_E1_1;
	pin N13 = DONE;
	pin N14 = IOB_S11_0;
	pin P1 = CCLK;
	pin P2 = IOB_E10_1;
	pin P3 = IOB_E8_0;
	pin P4 = IOB_E8_1;
	pin P5 = NC;
	pin P6 = IOB_E6_0;
	pin P7 = IOB_E5_0;
	pin P8 = NC;
	pin P9 = NC;
	pin P10 = IOB_E3_0;
	pin P11 = NC;
	pin P12 = IOB_E1_0;
	pin P13 = IOB_E0_0;
	pin P14 = PROG_B;
}

// xc3042-pg84 xc3142-pg84
bond BOND14 {
	pin A1 = IOB_N0_0;
	pin A2 = IOB_N2_0;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N3_1;
	pin A5 = IOB_N5_0;
	pin A6 = IOB_N5_1;
	pin A7 = IOB_N6_1;
	pin A8 = IOB_N8_0;
	pin A9 = IOB_N9_0;
	pin A10 = IOB_N9_1;
	pin A11 = CCLK;
	pin B1 = IOB_W11_1;
	pin B2 = PWRDWN_B;
	pin B3 = IOB_N0_1;
	pin B4 = IOB_N3_0;
	pin B5 = IOB_N4_1;
	pin B6 = IOB_N7_1;
	pin B7 = IOB_N7_0;
	pin B8 = IOB_N8_1;
	pin B9 = IOB_N11_0;
	pin B10 = IOB_N11_1;
	pin B11 = IOB_E11_1;
	pin C1 = IOB_W10_0;
	pin C2 = IOB_W11_0;
	pin C5 = IOB_N4_0;
	pin C6 = GND;
	pin C7 = IOB_N6_0;
	pin C10 = IOB_E11_0;
	pin C11 = IOB_E9_0;
	pin D1 = IOB_W9_1;
	pin D2 = IOB_W9_0;
	pin D10 = IOB_E9_1;
	pin D11 = IOB_E8_1;
	pin E1 = IOB_W6_0;
	pin E2 = IOB_W8_1;
	pin E3 = IOB_W8_0;
	pin E9 = IOB_E7_0;
	pin E10 = IOB_E7_1;
	pin E11 = IOB_E6_0;
	pin F1 = IOB_W4_1;
	pin F2 = IOB_W6_1;
	pin F3 = VCC;
	pin F9 = VCC;
	pin F10 = IOB_E4_1;
	pin F11 = IOB_E6_1;
	pin G1 = IOB_W5_1;
	pin G2 = IOB_W4_0;
	pin G3 = IOB_W5_0;
	pin G9 = IOB_E5_0;
	pin G10 = IOB_E4_0;
	pin G11 = IOB_E5_1;
	pin H1 = IOB_W3_0;
	pin H2 = IOB_W2_0;
	pin H10 = IOB_E2_1;
	pin H11 = IOB_E3_1;
	pin J1 = IOB_W1_0;
	pin J2 = M1;
	pin J5 = IOB_S4_0;
	pin J6 = GND;
	pin J7 = IOB_S6_0;
	pin J10 = DONE;
	pin J11 = IOB_E0_0;
	pin K1 = IOB_W1_1;
	pin K2 = IOB_S0_0;
	pin K3 = IOB_S0_1;
	pin K4 = IOB_S3_0;
	pin K5 = IOB_S4_1;
	pin K6 = IOB_S5_1;
	pin K7 = IOB_S7_0;
	pin K8 = IOB_S8_1;
	pin K9 = IOB_S11_0;
	pin K10 = PROG_B;
	pin K11 = IOB_E0_1;
	pin L1 = M0;
	pin L2 = IOB_S2_0;
	pin L3 = IOB_S2_1;
	pin L4 = IOB_S3_1;
	pin L5 = IOB_S5_0;
	pin L6 = IOB_S7_1;
	pin L7 = IOB_S6_1;
	pin L8 = IOB_S8_0;
	pin L9 = IOB_S10_0;
	pin L10 = IOB_S10_1;
	pin L11 = IOB_S11_1;
}

// xc3042-pq100 xc3142-pq100
bond BOND15 {
	pin P1 = IOB_E11_0;
	pin P2 = CCLK;
	pin P3 = VCC;
	pin P4 = GND;
	pin P5 = IOB_N11_1;
	pin P6 = IOB_N11_0;
	pin P7 = IOB_N10_1;
	pin P8 = IOB_N9_1;
	pin P9 = IOB_N9_0;
	pin P10 = IOB_N8_1;
	pin P11 = IOB_N8_0;
	pin P12 = IOB_N7_1;
	pin P13 = IOB_N7_0;
	pin P14 = IOB_N6_1;
	pin P15 = IOB_N6_0;
	pin P16 = GND;
	pin P17 = IOB_N5_1;
	pin P18 = IOB_N5_0;
	pin P19 = IOB_N4_1;
	pin P20 = IOB_N4_0;
	pin P21 = IOB_N3_1;
	pin P22 = IOB_N3_0;
	pin P23 = IOB_N2_1;
	pin P24 = IOB_N2_0;
	pin P25 = IOB_N0_1;
	pin P26 = IOB_N0_0;
	pin P27 = VCC;
	pin P28 = GND;
	pin P29 = PWRDWN_B;
	pin P30 = IOB_W11_0;
	pin P31 = IOB_W11_1;
	pin P32 = IOB_W10_0;
	pin P33 = IOB_W9_0;
	pin P34 = IOB_W9_1;
	pin P35 = IOB_W8_0;
	pin P36 = IOB_W8_1;
	pin P37 = IOB_W7_0;
	pin P38 = IOB_W7_1;
	pin P39 = IOB_W6_0;
	pin P40 = IOB_W6_1;
	pin P41 = VCC;
	pin P42 = IOB_W5_0;
	pin P43 = IOB_W5_1;
	pin P44 = IOB_W4_0;
	pin P45 = IOB_W4_1;
	pin P46 = IOB_W3_0;
	pin P47 = IOB_W3_1;
	pin P48 = IOB_W2_0;
	pin P49 = IOB_W1_0;
	pin P50 = IOB_W1_1;
	pin P51 = IOB_W0_0;
	pin P52 = M1;
	pin P53 = GND;
	pin P54 = M0;
	pin P55 = VCC;
	pin P56 = IOB_S0_0;
	pin P57 = IOB_S0_1;
	pin P58 = IOB_S2_0;
	pin P59 = IOB_S2_1;
	pin P60 = IOB_S3_0;
	pin P61 = IOB_S3_1;
	pin P62 = IOB_S4_0;
	pin P63 = IOB_S4_1;
	pin P64 = IOB_S5_0;
	pin P65 = IOB_S5_1;
	pin P66 = GND;
	pin P67 = IOB_S6_0;
	pin P68 = IOB_S6_1;
	pin P69 = IOB_S7_0;
	pin P70 = IOB_S7_1;
	pin P71 = IOB_S8_0;
	pin P72 = IOB_S8_1;
	pin P73 = IOB_S10_0;
	pin P74 = IOB_S10_1;
	pin P75 = IOB_S11_0;
	pin P76 = IOB_S11_1;
	pin P77 = GND;
	pin P78 = PROG_B;
	pin P79 = VCC;
	pin P80 = DONE;
	pin P81 = IOB_E0_1;
	pin P82 = IOB_E0_0;
	pin P83 = IOB_E2_1;
	pin P84 = IOB_E2_0;
	pin P85 = IOB_E3_1;
	pin P86 = IOB_E3_0;
	pin P87 = IOB_E4_1;
	pin P88 = IOB_E4_0;
	pin P89 = IOB_E5_1;
	pin P90 = IOB_E5_0;
	pin P91 = VCC;
	pin P92 = IOB_E6_1;
	pin P93 = IOB_E6_0;
	pin P94 = IOB_E7_1;
	pin P95 = IOB_E7_0;
	pin P96 = IOB_E8_1;
	pin P97 = IOB_E8_0;
	pin P98 = IOB_E9_1;
	pin P99 = IOB_E9_0;
	pin P100 = IOB_E11_1;
}

// xc3042-tq100 xc3142-tq100
bond BOND16 {
	pin P1 = GND;
	pin P2 = IOB_N11_1;
	pin P3 = IOB_N11_0;
	pin P4 = IOB_N10_1;
	pin P5 = IOB_N9_1;
	pin P6 = IOB_N9_0;
	pin P7 = IOB_N8_1;
	pin P8 = IOB_N8_0;
	pin P9 = IOB_N7_1;
	pin P10 = IOB_N7_0;
	pin P11 = IOB_N6_1;
	pin P12 = IOB_N6_0;
	pin P13 = GND;
	pin P14 = IOB_N5_1;
	pin P15 = IOB_N5_0;
	pin P16 = IOB_N4_1;
	pin P17 = IOB_N4_0;
	pin P18 = IOB_N3_1;
	pin P19 = IOB_N3_0;
	pin P20 = IOB_N2_1;
	pin P21 = IOB_N2_0;
	pin P22 = IOB_N0_1;
	pin P23 = IOB_N0_0;
	pin P24 = VCC;
	pin P25 = GND;
	pin P26 = PWRDWN_B;
	pin P27 = IOB_W11_0;
	pin P28 = IOB_W11_1;
	pin P29 = IOB_W10_0;
	pin P30 = IOB_W9_0;
	pin P31 = IOB_W9_1;
	pin P32 = IOB_W8_0;
	pin P33 = IOB_W8_1;
	pin P34 = IOB_W7_0;
	pin P35 = IOB_W7_1;
	pin P36 = IOB_W6_0;
	pin P37 = IOB_W6_1;
	pin P38 = VCC;
	pin P39 = IOB_W5_0;
	pin P40 = IOB_W5_1;
	pin P41 = IOB_W4_0;
	pin P42 = IOB_W4_1;
	pin P43 = IOB_W3_0;
	pin P44 = IOB_W3_1;
	pin P45 = IOB_W2_0;
	pin P46 = IOB_W1_0;
	pin P47 = IOB_W1_1;
	pin P48 = IOB_W0_0;
	pin P49 = M1;
	pin P50 = GND;
	pin P51 = M0;
	pin P52 = VCC;
	pin P53 = IOB_S0_0;
	pin P54 = IOB_S0_1;
	pin P55 = IOB_S2_0;
	pin P56 = IOB_S2_1;
	pin P57 = IOB_S3_0;
	pin P58 = IOB_S3_1;
	pin P59 = IOB_S4_0;
	pin P60 = IOB_S4_1;
	pin P61 = IOB_S5_0;
	pin P62 = IOB_S5_1;
	pin P63 = GND;
	pin P64 = IOB_S6_0;
	pin P65 = IOB_S6_1;
	pin P66 = IOB_S7_0;
	pin P67 = IOB_S7_1;
	pin P68 = IOB_S8_0;
	pin P69 = IOB_S8_1;
	pin P70 = IOB_S10_0;
	pin P71 = IOB_S10_1;
	pin P72 = IOB_S11_0;
	pin P73 = IOB_S11_1;
	pin P74 = GND;
	pin P75 = PROG_B;
	pin P76 = VCC;
	pin P77 = DONE;
	pin P78 = IOB_E0_1;
	pin P79 = IOB_E0_0;
	pin P80 = IOB_E2_1;
	pin P81 = IOB_E2_0;
	pin P82 = IOB_E3_1;
	pin P83 = IOB_E3_0;
	pin P84 = IOB_E4_1;
	pin P85 = IOB_E4_0;
	pin P86 = IOB_E5_1;
	pin P87 = IOB_E5_0;
	pin P88 = VCC;
	pin P89 = IOB_E6_1;
	pin P90 = IOB_E6_0;
	pin P91 = IOB_E7_1;
	pin P92 = IOB_E7_0;
	pin P93 = IOB_E8_1;
	pin P94 = IOB_E8_0;
	pin P95 = IOB_E9_1;
	pin P96 = IOB_E9_0;
	pin P97 = IOB_E11_1;
	pin P98 = IOB_E11_0;
	pin P99 = CCLK;
	pin P100 = VCC;
}

// xc3142-tq144
bond BOND17 {
	pin P1 = PWRDWN_B;
	pin P2 = IOB_W11_0;
	pin P3 = NC;
	pin P4 = IOB_W11_1;
	pin P5 = IOB_W10_0;
	pin P6 = NC;
	pin P7 = IOB_W10_1;
	pin P8 = IOB_W9_0;
	pin P9 = NC;
	pin P10 = IOB_W9_1;
	pin P11 = IOB_W8_0;
	pin P12 = IOB_W8_1;
	pin P13 = IOB_W7_0;
	pin P14 = IOB_W7_1;
	pin P15 = NC;
	pin P16 = IOB_W6_0;
	pin P17 = IOB_W6_1;
	pin P18 = GND;
	pin P19 = VCC;
	pin P20 = IOB_W5_0;
	pin P21 = IOB_W5_1;
	pin P22 = IOB_W4_0;
	pin P23 = IOB_W4_1;
	pin P24 = IOB_W3_0;
	pin P25 = IOB_W3_1;
	pin P26 = IOB_W2_0;
	pin P27 = IOB_W2_1;
	pin P28 = NC;
	pin P29 = IOB_W1_0;
	pin P30 = IOB_W1_1;
	pin P31 = NC;
	pin P32 = NC;
	pin P33 = IOB_W0_0;
	pin P34 = NC;
	pin P35 = IOB_W0_1;
	pin P36 = M1;
	pin P37 = GND;
	pin P38 = M0;
	pin P39 = VCC;
	pin P40 = IOB_S0_0;
	pin P41 = IOB_S0_1;
	pin P42 = IOB_S1_0;
	pin P43 = IOB_S1_1;
	pin P44 = IOB_S2_0;
	pin P45 = IOB_S2_1;
	pin P46 = NC;
	pin P47 = IOB_S3_0;
	pin P48 = IOB_S3_1;
	pin P49 = IOB_S4_0;
	pin P50 = NC;
	pin P51 = IOB_S4_1;
	pin P52 = IOB_S5_0;
	pin P53 = IOB_S5_1;
	pin P54 = VCC;
	pin P55 = GND;
	pin P56 = IOB_S6_0;
	pin P57 = IOB_S6_1;
	pin P58 = IOB_S7_0;
	pin P59 = IOB_S7_1;
	pin P60 = IOB_S8_0;
	pin P61 = IOB_S8_1;
	pin P62 = IOB_S9_0;
	pin P63 = NC;
	pin P64 = NC;
	pin P65 = IOB_S9_1;
	pin P66 = IOB_S10_0;
	pin P67 = IOB_S10_1;
	pin P68 = IOB_S11_0;
	pin P69 = IOB_S11_1;
	pin P70 = GND;
	pin P71 = PROG_B;
	pin P72 = VCC;
	pin P73 = DONE;
	pin P74 = IOB_E0_1;
	pin P75 = IOB_E0_0;
	pin P76 = IOB_E1_1;
	pin P77 = IOB_E1_0;
	pin P78 = IOB_E2_1;
	pin P79 = IOB_E2_0;
	pin P80 = NC;
	pin P81 = IOB_E3_1;
	pin P82 = IOB_E3_0;
	pin P83 = NC;
	pin P84 = IOB_E4_1;
	pin P85 = IOB_E4_0;
	pin P86 = NC;
	pin P87 = NC;
	pin P88 = IOB_E5_1;
	pin P89 = IOB_E5_0;
	pin P90 = VCC;
	pin P91 = GND;
	pin P92 = IOB_E6_1;
	pin P93 = IOB_E6_0;
	pin P94 = NC;
	pin P95 = NC;
	pin P96 = IOB_E7_1;
	pin P97 = IOB_E7_0;
	pin P98 = IOB_E8_1;
	pin P99 = NC;
	pin P100 = IOB_E8_0;
	pin P101 = NC;
	pin P102 = IOB_E9_1;
	pin P103 = IOB_E9_0;
	pin P104 = IOB_E10_1;
	pin P105 = IOB_E10_0;
	pin P106 = IOB_E11_1;
	pin P107 = IOB_E11_0;
	pin P108 = CCLK;
	pin P109 = VCC;
	pin P110 = GND;
	pin P111 = IOB_N11_1;
	pin P112 = IOB_N11_0;
	pin P113 = IOB_N10_1;
	pin P114 = IOB_N10_0;
	pin P115 = IOB_N9_1;
	pin P116 = IOB_N9_0;
	pin P117 = IOB_N8_1;
	pin P118 = IOB_N8_0;
	pin P119 = IOB_N7_1;
	pin P120 = IOB_N7_0;
	pin P121 = NC;
	pin P122 = NC;
	pin P123 = IOB_N6_1;
	pin P124 = IOB_N6_0;
	pin P125 = NC;
	pin P126 = GND;
	pin P127 = VCC;
	pin P128 = IOB_N5_1;
	pin P129 = IOB_N5_0;
	pin P130 = NC;
	pin P131 = NC;
	pin P132 = NC;
	pin P133 = IOB_N4_1;
	pin P134 = IOB_N4_0;
	pin P135 = IOB_N3_1;
	pin P136 = IOB_N3_0;
	pin P137 = IOB_N2_1;
	pin P138 = IOB_N2_0;
	pin P139 = IOB_N1_1;
	pin P140 = IOB_N1_0;
	pin P141 = IOB_N0_1;
	pin P142 = IOB_N0_0;
	pin P143 = VCC;
	pin P144 = GND;
}

// xc3064-pc84 xc3164-pc84
bond BOND18 {
	pin P1 = GND;
	pin P2 = VCC;
	pin P3 = IOB_N6_1;
	pin P4 = IOB_N6_0;
	pin P5 = IOB_N4_1;
	pin P6 = IOB_N4_0;
	pin P7 = IOB_N3_0;
	pin P8 = IOB_N2_1;
	pin P9 = IOB_N2_0;
	pin P10 = IOB_N0_1;
	pin P11 = IOB_N0_0;
	pin P12 = PWRDWN_B;
	pin P13 = IOB_W15_0;
	pin P14 = IOB_W14_0;
	pin P15 = IOB_W14_1;
	pin P16 = IOB_W12_1;
	pin P17 = IOB_W11_1;
	pin P18 = IOB_W10_1;
	pin P19 = IOB_W9_0;
	pin P20 = IOB_W8_0;
	pin P21 = GND;
	pin P22 = VCC;
	pin P23 = IOB_W7_0;
	pin P24 = IOB_W6_1;
	pin P25 = IOB_W5_0;
	pin P26 = IOB_W4_1;
	pin P27 = IOB_W3_0;
	pin P28 = IOB_W2_0;
	pin P29 = IOB_W1_0;
	pin P30 = IOB_W1_1;
	pin P31 = M1;
	pin P32 = M0;
	pin P33 = IOB_S0_0;
	pin P34 = IOB_S0_1;
	pin P35 = IOB_S2_0;
	pin P36 = IOB_S2_1;
	pin P37 = IOB_S3_1;
	pin P38 = IOB_S4_0;
	pin P39 = IOB_S5_1;
	pin P40 = IOB_S6_0;
	pin P41 = IOB_S6_1;
	pin P42 = VCC;
	pin P43 = GND;
	pin P44 = IOB_S7_0;
	pin P45 = IOB_S8_0;
	pin P46 = IOB_S8_1;
	pin P47 = IOB_S9_0;
	pin P48 = IOB_S9_1;
	pin P49 = IOB_S10_1;
	pin P50 = IOB_S12_0;
	pin P51 = IOB_S12_1;
	pin P52 = IOB_S13_0;
	pin P53 = IOB_S13_1;
	pin P54 = PROG_B;
	pin P55 = DONE;
	pin P56 = IOB_E0_1;
	pin P57 = IOB_E0_0;
	pin P58 = IOB_E2_1;
	pin P59 = IOB_E4_1;
	pin P60 = IOB_E5_1;
	pin P61 = IOB_E5_0;
	pin P62 = IOB_E7_1;
	pin P63 = IOB_E7_0;
	pin P64 = VCC;
	pin P65 = GND;
	pin P66 = IOB_E8_1;
	pin P67 = IOB_E8_0;
	pin P68 = IOB_E10_1;
	pin P69 = IOB_E11_1;
	pin P70 = IOB_E13_1;
	pin P71 = IOB_E13_0;
	pin P72 = IOB_E15_1;
	pin P73 = IOB_E15_0;
	pin P74 = CCLK;
	pin P75 = IOB_N13_1;
	pin P76 = IOB_N13_0;
	pin P77 = IOB_N11_1;
	pin P78 = IOB_N11_0;
	pin P79 = IOB_N10_1;
	pin P80 = IOB_N10_0;
	pin P81 = IOB_N9_1;
	pin P82 = IOB_N9_0;
	pin P83 = IOB_N7_1;
	pin P84 = IOB_N7_0;
}

// xc3064-pg132 xc3064-pp132 xc3164-pg132 xc3164-pp132
bond BOND19 {
	pin A1 = PWRDWN_B;
	pin A2 = IOB_W13_0;
	pin A3 = IOB_W12_1;
	pin A4 = IOB_W11_0;
	pin A5 = IOB_W10_1;
	pin A6 = IOB_W8_0;
	pin A7 = IOB_W7_0;
	pin A8 = IOB_W6_0;
	pin A9 = IOB_W6_1;
	pin A10 = IOB_W4_0;
	pin A11 = IOB_W3_0;
	pin A12 = IOB_W1_0;
	pin A13 = IOB_W0_0;
	pin A14 = M0;
	pin B1 = IOB_N0_1;
	pin B2 = IOB_W14_0;
	pin B3 = IOB_W14_1;
	pin B4 = IOB_W13_1;
	pin B5 = IOB_W11_1;
	pin B6 = IOB_W9_0;
	pin B7 = IOB_W8_1;
	pin B8 = IOB_W7_1;
	pin B9 = IOB_W5_0;
	pin B10 = IOB_W4_1;
	pin B11 = IOB_W2_0;
	pin B12 = IOB_W1_1;
	pin B13 = M1;
	pin B14 = IOB_S0_1;
	pin C1 = IOB_N1_0;
	pin C2 = IOB_N0_0;
	pin C3 = IOB_W15_0;
	pin C4 = GND;
	pin C5 = IOB_W12_0;
	pin C6 = IOB_W10_0;
	pin C7 = GND;
	pin C8 = VCC;
	pin C9 = IOB_W5_1;
	pin C10 = IOB_W3_1;
	pin C11 = GND;
	pin C12 = IOB_W0_1;
	pin C13 = IOB_S0_0;
	pin C14 = IOB_S1_0;
	pin D1 = IOB_N2_1;
	pin D2 = IOB_N2_0;
	pin D3 = VCC;
	pin D12 = VCC;
	pin D13 = IOB_S2_0;
	pin D14 = IOB_S2_1;
	pin E1 = IOB_N4_0;
	pin E2 = IOB_N3_0;
	pin E3 = IOB_N1_1;
	pin E12 = IOB_S1_1;
	pin E13 = IOB_S3_0;
	pin E14 = IOB_S4_0;
	pin F1 = IOB_N5_0;
	pin F2 = IOB_N4_1;
	pin F3 = IOB_N3_1;
	pin F12 = IOB_S3_1;
	pin F13 = IOB_S4_1;
	pin F14 = IOB_S5_1;
	pin G1 = IOB_N6_0;
	pin G2 = IOB_N6_1;
	pin G3 = VCC;
	pin G12 = VCC;
	pin G13 = IOB_S6_0;
	pin G14 = IOB_S6_1;
	pin H1 = IOB_N7_1;
	pin H2 = IOB_N7_0;
	pin H3 = GND;
	pin H12 = GND;
	pin H13 = IOB_S7_1;
	pin H14 = IOB_S7_0;
	pin J1 = IOB_N8_0;
	pin J2 = IOB_N9_0;
	pin J3 = IOB_N10_0;
	pin J12 = IOB_S9_1;
	pin J13 = IOB_S8_1;
	pin J14 = IOB_S8_0;
	pin K1 = IOB_N9_1;
	pin K2 = IOB_N10_1;
	pin K3 = IOB_N12_0;
	pin K12 = IOB_S12_0;
	pin K13 = IOB_S10_0;
	pin K14 = IOB_S9_0;
	pin L1 = IOB_N11_0;
	pin L2 = IOB_N11_1;
	pin L3 = GND;
	pin L12 = GND;
	pin L13 = IOB_S11_1;
	pin L14 = IOB_S10_1;
	pin M1 = IOB_N12_1;
	pin M2 = IOB_N13_1;
	pin M3 = IOB_E15_0;
	pin M4 = VCC;
	pin M5 = IOB_E13_1;
	pin M6 = IOB_E10_1;
	pin M7 = GND;
	pin M8 = VCC;
	pin M9 = IOB_E5_1;
	pin M10 = IOB_E2_0;
	pin M11 = VCC;
	pin M12 = IOB_E0_1;
	pin M13 = IOB_S13_1;
	pin M14 = IOB_S12_1;
	pin N1 = IOB_N13_0;
	pin N2 = IOB_E15_1;
	pin N3 = IOB_E14_0;
	pin N4 = IOB_E13_0;
	pin N5 = IOB_E10_0;
	pin N6 = IOB_E9_1;
	pin N7 = IOB_E8_1;
	pin N8 = IOB_E7_1;
	pin N9 = IOB_E5_0;
	pin N10 = IOB_E3_0;
	pin N11 = IOB_E2_1;
	pin N12 = IOB_E1_1;
	pin N13 = DONE;
	pin N14 = IOB_S13_0;
	pin P1 = CCLK;
	pin P2 = IOB_E14_1;
	pin P3 = IOB_E12_1;
	pin P4 = IOB_E11_1;
	pin P5 = IOB_E9_0;
	pin P6 = IOB_E8_0;
	pin P7 = IOB_E7_0;
	pin P8 = IOB_E6_0;
	pin P9 = IOB_E6_1;
	pin P10 = IOB_E4_1;
	pin P11 = IOB_E3_1;
	pin P12 = IOB_E1_0;
	pin P13 = IOB_E0_0;
	pin P14 = PROG_B;
}

// xc3064-pq160 xc3164-pq160
bond BOND20 {
	pin P1 = NC;
	pin P2 = NC;
	pin P3 = NC;
	pin P4 = IOB_W15_1;
	pin P5 = IOB_W14_0;
	pin P6 = IOB_W14_1;
	pin P7 = IOB_W13_0;
	pin P8 = IOB_W13_1;
	pin P9 = IOB_W12_0;
	pin P10 = IOB_W12_1;
	pin P11 = IOB_W11_0;
	pin P12 = IOB_W11_1;
	pin P13 = IOB_W10_0;
	pin P14 = IOB_W10_1;
	pin P15 = IOB_W9_0;
	pin P16 = IOB_W9_1;
	pin P17 = IOB_W8_0;
	pin P18 = IOB_W8_1;
	pin P19 = GND;
	pin P20 = VCC;
	pin P21 = NC;
	pin P22 = IOB_W7_0;
	pin P23 = IOB_W7_1;
	pin P24 = IOB_W6_0;
	pin P25 = IOB_W6_1;
	pin P26 = IOB_W5_0;
	pin P27 = IOB_W5_1;
	pin P28 = IOB_W4_0;
	pin P29 = IOB_W4_1;
	pin P30 = IOB_W3_0;
	pin P31 = IOB_W3_1;
	pin P32 = IOB_W2_0;
	pin P33 = IOB_W2_1;
	pin P34 = IOB_W1_0;
	pin P35 = IOB_W1_1;
	pin P36 = IOB_W0_0;
	pin P37 = IOB_W0_1;
	pin P38 = NC;
	pin P39 = NC;
	pin P40 = M1;
	pin P41 = GND;
	pin P42 = M0;
	pin P43 = VCC;
	pin P44 = IOB_S0_0;
	pin P45 = IOB_S0_1;
	pin P46 = IOB_S1_0;
	pin P47 = IOB_S1_1;
	pin P48 = IOB_S2_0;
	pin P49 = IOB_S2_1;
	pin P50 = NC;
	pin P51 = NC;
	pin P52 = IOB_S3_0;
	pin P53 = IOB_S3_1;
	pin P54 = IOB_S4_0;
	pin P55 = IOB_S4_1;
	pin P56 = IOB_S5_0;
	pin P57 = IOB_S5_1;
	pin P58 = IOB_S6_0;
	pin P59 = IOB_S6_1;
	pin P60 = VCC;
	pin P61 = GND;
	pin P62 = IOB_S7_0;
	pin P63 = IOB_S7_1;
	pin P64 = IOB_S8_0;
	pin P65 = IOB_S8_1;
	pin P66 = IOB_S9_0;
	pin P67 = IOB_S9_1;
	pin P68 = IOB_S10_0;
	pin P69 = IOB_S10_1;
	pin P70 = IOB_S11_0;
	pin P71 = IOB_S11_1;
	pin P72 = IOB_S12_0;
	pin P73 = IOB_S12_1;
	pin P74 = IOB_S13_0;
	pin P75 = NC;
	pin P76 = IOB_S13_1;
	pin P77 = GND;
	pin P78 = PROG_B;
	pin P79 = VCC;
	pin P80 = DONE;
	pin P81 = IOB_E0_1;
	pin P82 = IOB_E0_0;
	pin P83 = NC;
	pin P84 = IOB_E1_1;
	pin P85 = IOB_E1_0;
	pin P86 = IOB_E2_1;
	pin P87 = IOB_E2_0;
	pin P88 = IOB_E3_1;
	pin P89 = IOB_E3_0;
	pin P90 = IOB_E4_1;
	pin P91 = IOB_E4_0;
	pin P92 = IOB_E5_1;
	pin P93 = IOB_E5_0;
	pin P94 = NC;
	pin P95 = NC;
	pin P96 = IOB_E6_1;
	pin P97 = IOB_E6_0;
	pin P98 = IOB_E7_1;
	pin P99 = IOB_E7_0;
	pin P100 = VCC;
	pin P101 = GND;
	pin P102 = IOB_E8_1;
	pin P103 = IOB_E8_0;
	pin P104 = IOB_E9_1;
	pin P105 = IOB_E9_0;
	pin P106 = NC;
	pin P107 = NC;
	pin P108 = IOB_E10_1;
	pin P109 = IOB_E10_0;
	pin P110 = IOB_E11_1;
	pin P111 = IOB_E11_0;
	pin P112 = IOB_E12_1;
	pin P113 = IOB_E12_0;
	pin P114 = IOB_E13_1;
	pin P115 = IOB_E13_0;
	pin P116 = IOB_E14_1;
	pin P117 = IOB_E14_0;
	pin P118 = NC;
	pin P119 = IOB_E15_1;
	pin P120 = IOB_E15_0;
	pin P121 = CCLK;
	pin P122 = VCC;
	pin P123 = GND;
	pin P124 = IOB_N13_1;
	pin P125 = IOB_N13_0;
	pin P126 = IOB_N12_1;
	pin P127 = IOB_N12_0;
	pin P128 = IOB_N11_1;
	pin P129 = IOB_N11_0;
	pin P130 = IOB_N10_1;
	pin P131 = IOB_N10_0;
	pin P132 = IOB_N9_1;
	pin P133 = IOB_N9_0;
	pin P134 = IOB_N8_1;
	pin P135 = IOB_N8_0;
	pin P136 = IOB_N7_1;
	pin P137 = IOB_N7_0;
	pin P138 = NC;
	pin P139 = GND;
	pin P140 = VCC;
	pin P141 = IOB_N6_1;
	pin P142 = IOB_N6_0;
	pin P143 = NC;
	pin P144 = NC;
	pin P145 = IOB_N5_1;
	pin P146 = IOB_N5_0;
	pin P147 = IOB_N4_1;
	pin P148 = IOB_N4_0;
	pin P149 = IOB_N3_1;
	pin P150 = IOB_N3_0;
	pin P151 = IOB_N2_1;
	pin P152 = IOB_N2_0;
	pin P153 = IOB_N1_1;
	pin P154 = IOB_N1_0;
	pin P155 = IOB_N0_1;
	pin P156 = IOB_N0_0;
	pin P157 = VCC;
	pin P158 = GND;
	pin P159 = PWRDWN_B;
	pin P160 = IOB_W15_0;
}

// xc3090-cb164 xc3090-cq164 xc3190-cb164
bond BOND21 {
	pin P1 = VCC;
	pin P2 = IOB_N7_1;
	pin P3 = IOB_N7_0;
	pin P4 = IOB_N6_1;
	pin P5 = IOB_N6_0;
	pin P6 = IOB_N5_1;
	pin P7 = IOB_N5_0;
	pin P8 = IOB_N4_1;
	pin P9 = IOB_N4_0;
	pin P10 = IOB_N3_1;
	pin P11 = IOB_N3_0;
	pin P12 = IOB_N2_1;
	pin P13 = IOB_N2_0;
	pin P14 = IOB_N1_1;
	pin P15 = IOB_N1_0;
	pin P16 = IOB_N0_1;
	pin P17 = IOB_N0_0;
	pin P18 = VCC;
	pin P19 = GND;
	pin P20 = PWRDWN_B;
	pin P21 = IOB_W19_0;
	pin P22 = IOB_W19_1;
	pin P23 = IOB_W18_0;
	pin P24 = IOB_W18_1;
	pin P25 = IOB_W17_0;
	pin P26 = IOB_W17_1;
	pin P27 = IOB_W16_0;
	pin P28 = IOB_W16_1;
	pin P29 = IOB_W15_0;
	pin P30 = IOB_W15_1;
	pin P31 = IOB_W14_0;
	pin P32 = IOB_W14_1;
	pin P33 = IOB_W13_0;
	pin P34 = IOB_W13_1;
	pin P35 = IOB_W12_0;
	pin P36 = IOB_W12_1;
	pin P37 = IOB_W11_0;
	pin P38 = IOB_W11_1;
	pin P39 = IOB_W10_0;
	pin P40 = IOB_W10_1;
	pin P41 = GND;
	pin P42 = VCC;
	pin P43 = IOB_W9_0;
	pin P44 = IOB_W9_1;
	pin P45 = IOB_W8_0;
	pin P46 = IOB_W8_1;
	pin P47 = IOB_W7_0;
	pin P48 = IOB_W7_1;
	pin P49 = IOB_W6_0;
	pin P50 = IOB_W6_1;
	pin P51 = IOB_W5_0;
	pin P52 = IOB_W5_1;
	pin P53 = IOB_W4_0;
	pin P54 = IOB_W4_1;
	pin P55 = IOB_W3_0;
	pin P56 = IOB_W3_1;
	pin P57 = IOB_W2_0;
	pin P58 = IOB_W1_0;
	pin P59 = IOB_W1_1;
	pin P60 = IOB_W0_0;
	pin P61 = IOB_W0_1;
	pin P62 = M1;
	pin P63 = GND;
	pin P64 = M0;
	pin P65 = VCC;
	pin P66 = IOB_S0_0;
	pin P67 = IOB_S0_1;
	pin P68 = IOB_S1_0;
	pin P69 = IOB_S1_1;
	pin P70 = IOB_S2_0;
	pin P71 = IOB_S2_1;
	pin P72 = IOB_S3_0;
	pin P73 = IOB_S3_1;
	pin P74 = IOB_S4_0;
	pin P75 = IOB_S4_1;
	pin P76 = IOB_S5_0;
	pin P77 = IOB_S5_1;
	pin P78 = IOB_S6_0;
	pin P79 = IOB_S6_1;
	pin P80 = IOB_S7_0;
	pin P81 = IOB_S7_1;
	pin P82 = VCC;
	pin P83 = GND;
	pin P84 = IOB_S8_0;
	pin P85 = IOB_S8_1;
	pin P86 = IOB_S9_0;
	pin P87 = IOB_S9_1;
	pin P88 = IOB_S10_0;
	pin P89 = IOB_S10_1;
	pin P90 = IOB_S11_0;
	pin P91 = IOB_S11_1;
	pin P92 = IOB_S12_0;
	pin P93 = IOB_S12_1;
	pin P94 = IOB_S13_0;
	pin P95 = IOB_S13_1;
	pin P96 = IOB_S14_0;
	pin P97 = IOB_S14_1;
	pin P98 = IOB_S15_0;
	pin P99 = IOB_S15_1;
	pin P100 = GND;
	pin P101 = PROG_B;
	pin P102 = VCC;
	pin P103 = DONE;
	pin P104 = IOB_E0_1;
	pin P105 = IOB_E0_0;
	pin P106 = IOB_E1_1;
	pin P107 = IOB_E1_0;
	pin P108 = IOB_E2_1;
	pin P109 = IOB_E3_1;
	pin P110 = IOB_E3_0;
	pin P111 = IOB_E4_1;
	pin P112 = IOB_E4_0;
	pin P113 = IOB_E5_1;
	pin P114 = IOB_E5_0;
	pin P115 = IOB_E6_1;
	pin P116 = IOB_E6_0;
	pin P117 = IOB_E7_1;
	pin P118 = IOB_E7_0;
	pin P119 = IOB_E8_1;
	pin P120 = IOB_E8_0;
	pin P121 = IOB_E9_1;
	pin P122 = IOB_E9_0;
	pin P123 = VCC;
	pin P124 = GND;
	pin P125 = IOB_E10_1;
	pin P126 = IOB_E10_0;
	pin P127 = IOB_E11_1;
	pin P128 = IOB_E11_0;
	pin P129 = IOB_E12_1;
	pin P130 = IOB_E12_0;
	pin P131 = IOB_E13_1;
	pin P132 = IOB_E13_0;
	pin P133 = IOB_E14_1;
	pin P134 = IOB_E14_0;
	pin P135 = IOB_E15_1;
	pin P136 = IOB_E15_0;
	pin P137 = IOB_E16_1;
	pin P138 = IOB_E16_0;
	pin P139 = IOB_E17_1;
	pin P140 = IOB_E17_0;
	pin P141 = IOB_E18_1;
	pin P142 = IOB_E18_0;
	pin P143 = IOB_E19_1;
	pin P144 = IOB_E19_0;
	pin P145 = CCLK;
	pin P146 = VCC;
	pin P147 = GND;
	pin P148 = IOB_N15_1;
	pin P149 = IOB_N15_0;
	pin P150 = IOB_N14_1;
	pin P151 = IOB_N14_0;
	pin P152 = IOB_N13_1;
	pin P153 = IOB_N13_0;
	pin P154 = IOB_N12_1;
	pin P155 = IOB_N12_0;
	pin P156 = IOB_N11_1;
	pin P157 = IOB_N11_0;
	pin P158 = IOB_N10_1;
	pin P159 = IOB_N10_0;
	pin P160 = IOB_N9_1;
	pin P161 = IOB_N9_0;
	pin P162 = IOB_N8_1;
	pin P163 = IOB_N8_0;
	pin P164 = GND;
}

// xc3090-pc84 xc3190-pc84
bond BOND22 {
	pin P1 = GND;
	pin P2 = VCC;
	pin P3 = IOB_N7_1;
	pin P4 = IOB_N7_0;
	pin P5 = IOB_N4_1;
	pin P6 = IOB_N4_0;
	pin P7 = IOB_N3_0;
	pin P8 = IOB_N2_1;
	pin P9 = IOB_N2_0;
	pin P10 = IOB_N0_1;
	pin P11 = IOB_N0_0;
	pin P12 = PWRDWN_B;
	pin P13 = IOB_W19_0;
	pin P14 = IOB_W18_0;
	pin P15 = IOB_W17_0;
	pin P16 = IOB_W15_0;
	pin P17 = IOB_W14_0;
	pin P18 = IOB_W13_0;
	pin P19 = IOB_W12_0;
	pin P20 = IOB_W11_0;
	pin P21 = GND;
	pin P22 = VCC;
	pin P23 = IOB_W9_0;
	pin P24 = IOB_W7_0;
	pin P25 = IOB_W5_0;
	pin P26 = IOB_W4_0;
	pin P27 = IOB_W3_0;
	pin P28 = IOB_W2_0;
	pin P29 = IOB_W1_0;
	pin P30 = IOB_W0_0;
	pin P31 = M1;
	pin P32 = M0;
	pin P33 = IOB_S0_0;
	pin P34 = IOB_S0_1;
	pin P35 = IOB_S2_0;
	pin P36 = IOB_S2_1;
	pin P37 = IOB_S3_0;
	pin P38 = IOB_S4_0;
	pin P39 = IOB_S4_1;
	pin P40 = IOB_S7_0;
	pin P41 = IOB_S7_1;
	pin P42 = VCC;
	pin P43 = GND;
	pin P44 = IOB_S8_1;
	pin P45 = IOB_S9_0;
	pin P46 = IOB_S9_1;
	pin P47 = IOB_S11_0;
	pin P48 = IOB_S11_1;
	pin P49 = IOB_S12_1;
	pin P50 = IOB_S13_0;
	pin P51 = IOB_S13_1;
	pin P52 = IOB_S15_0;
	pin P53 = IOB_S15_1;
	pin P54 = PROG_B;
	pin P55 = DONE;
	pin P56 = IOB_E0_1;
	pin P57 = IOB_E0_0;
	pin P58 = IOB_E3_1;
	pin P59 = IOB_E4_0;
	pin P60 = IOB_E6_1;
	pin P61 = IOB_E6_0;
	pin P62 = IOB_E9_1;
	pin P63 = IOB_E9_0;
	pin P64 = VCC;
	pin P65 = GND;
	pin P66 = IOB_E10_1;
	pin P67 = IOB_E10_0;
	pin P68 = IOB_E13_1;
	pin P69 = IOB_E15_1;
	pin P70 = IOB_E16_1;
	pin P71 = IOB_E16_0;
	pin P72 = IOB_E19_1;
	pin P73 = IOB_E19_0;
	pin P74 = CCLK;
	pin P75 = IOB_N15_1;
	pin P76 = IOB_N15_0;
	pin P77 = IOB_N13_1;
	pin P78 = IOB_N13_0;
	pin P79 = IOB_N12_1;
	pin P80 = IOB_N12_0;
	pin P81 = IOB_N11_1;
	pin P82 = IOB_N11_0;
	pin P83 = IOB_N9_1;
	pin P84 = IOB_N9_0;
}

// xc3090-pg175 xc3090-pp175 xc3190-pg175 xc3190-pp175
bond BOND23 {
	pin A2 = NC;
	pin A3 = NC;
	pin A4 = IOB_W17_0;
	pin A5 = IOB_W15_0;
	pin A6 = IOB_W13_0;
	pin A7 = IOB_W11_0;
	pin A8 = IOB_W11_1;
	pin A9 = IOB_W8_0;
	pin A10 = IOB_W8_1;
	pin A11 = IOB_W6_1;
	pin A12 = IOB_W4_1;
	pin A13 = IOB_W2_1;
	pin A14 = IOB_W0_0;
	pin A15 = NC;
	pin A16 = NC;
	pin B1 = IOB_N1_0;
	pin B2 = PWRDWN_B;
	pin B3 = IOB_W19_1;
	pin B4 = IOB_W18_1;
	pin B5 = IOB_W16_1;
	pin B6 = IOB_W14_1;
	pin B7 = IOB_W13_1;
	pin B8 = IOB_W10_0;
	pin B9 = IOB_W9_1;
	pin B10 = IOB_W6_0;
	pin B11 = IOB_W5_0;
	pin B12 = IOB_W3_0;
	pin B13 = IOB_W1_0;
	pin B14 = M1;
	pin B15 = M0;
	pin B16 = IOB_S1_0;
	pin C1 = IOB_N2_0;
	pin C2 = IOB_N0_0;
	pin C3 = GND;
	pin C4 = IOB_W18_0;
	pin C5 = IOB_W16_0;
	pin C6 = IOB_W15_1;
	pin C7 = IOB_W12_0;
	pin C8 = IOB_W10_1;
	pin C9 = IOB_W9_0;
	pin C10 = IOB_W7_1;
	pin C11 = IOB_W4_0;
	pin C12 = IOB_W3_1;
	pin C13 = IOB_W1_1;
	pin C14 = GND;
	pin C15 = IOB_S0_0;
	pin C16 = IOB_S2_0;
	pin D1 = IOB_N2_1;
	pin D2 = IOB_N1_1;
	pin D3 = VCC;
	pin D4 = IOB_W19_0;
	pin D5 = IOB_W17_1;
	pin D6 = IOB_W14_0;
	pin D7 = IOB_W12_1;
	pin D8 = GND;
	pin D9 = VCC;
	pin D10 = IOB_W7_0;
	pin D11 = IOB_W5_1;
	pin D12 = IOB_W2_0;
	pin D13 = IOB_W0_1;
	pin D14 = VCC;
	pin D15 = IOB_S1_1;
	pin D16 = IOB_S2_1;
	pin E1 = IOB_N4_0;
	pin E2 = IOB_N3_1;
	pin E3 = IOB_N0_1;
	pin E14 = IOB_S0_1;
	pin E15 = IOB_S3_1;
	pin E16 = IOB_S4_0;
	pin F1 = IOB_N5_0;
	pin F2 = IOB_N4_1;
	pin F3 = IOB_N3_0;
	pin F14 = IOB_S3_0;
	pin F15 = IOB_S4_1;
	pin F16 = IOB_S5_0;
	pin G1 = IOB_N6_1;
	pin G2 = IOB_N6_0;
	pin G3 = IOB_N5_1;
	pin G14 = IOB_S5_1;
	pin G15 = IOB_S6_0;
	pin G16 = IOB_S6_1;
	pin H1 = IOB_N7_0;
	pin H2 = IOB_N7_1;
	pin H3 = VCC;
	pin H14 = VCC;
	pin H15 = IOB_S7_1;
	pin H16 = IOB_S7_0;
	pin J1 = IOB_N8_1;
	pin J2 = IOB_N8_0;
	pin J3 = GND;
	pin J14 = GND;
	pin J15 = IOB_S8_0;
	pin J16 = IOB_S8_1;
	pin K1 = IOB_N9_0;
	pin K2 = IOB_N9_1;
	pin K3 = IOB_N10_0;
	pin K14 = IOB_S10_0;
	pin K15 = IOB_S9_1;
	pin K16 = IOB_S9_0;
	pin L1 = IOB_N10_1;
	pin L2 = IOB_N11_0;
	pin L3 = IOB_N12_1;
	pin L14 = IOB_S12_1;
	pin L15 = IOB_S11_0;
	pin L16 = IOB_S10_1;
	pin M1 = IOB_N11_1;
	pin M2 = IOB_N12_0;
	pin M3 = IOB_N15_0;
	pin M14 = IOB_S15_0;
	pin M15 = IOB_S12_0;
	pin M16 = IOB_S11_1;
	pin N1 = IOB_N13_0;
	pin N2 = IOB_N14_0;
	pin N3 = GND;
	pin N4 = IOB_E19_0;
	pin N5 = IOB_E17_1;
	pin N6 = IOB_E14_0;
	pin N7 = IOB_E12_1;
	pin N8 = GND;
	pin N9 = VCC;
	pin N10 = IOB_E7_0;
	pin N11 = IOB_E5_1;
	pin N12 = IOB_E2_0;
	pin N13 = IOB_E0_1;
	pin N14 = GND;
	pin N15 = IOB_S14_0;
	pin N16 = IOB_S13_0;
	pin P1 = IOB_N13_1;
	pin P2 = IOB_N15_1;
	pin P3 = VCC;
	pin P4 = IOB_E18_0;
	pin P5 = IOB_E16_0;
	pin P6 = IOB_E15_1;
	pin P7 = IOB_E12_0;
	pin P8 = IOB_E10_1;
	pin P9 = IOB_E9_0;
	pin P10 = IOB_E7_1;
	pin P11 = IOB_E4_0;
	pin P12 = IOB_E3_1;
	pin P13 = IOB_E1_1;
	pin P14 = VCC;
	pin P15 = IOB_S15_1;
	pin P16 = IOB_S13_1;
	pin R1 = IOB_N14_1;
	pin R2 = CCLK;
	pin R3 = IOB_E19_1;
	pin R4 = IOB_E18_1;
	pin R5 = IOB_E16_1;
	pin R6 = IOB_E14_1;
	pin R7 = IOB_E13_1;
	pin R8 = IOB_E10_0;
	pin R9 = IOB_E9_1;
	pin R10 = IOB_E6_0;
	pin R11 = IOB_E5_0;
	pin R12 = IOB_E3_0;
	pin R13 = IOB_E1_0;
	pin R14 = DONE;
	pin R15 = PROG_B;
	pin R16 = IOB_S14_1;
	pin T1 = NC;
	pin T2 = NC;
	pin T3 = NC;
	pin T4 = IOB_E17_0;
	pin T5 = IOB_E15_0;
	pin T6 = IOB_E13_0;
	pin T7 = IOB_E11_0;
	pin T8 = IOB_E11_1;
	pin T9 = IOB_E8_0;
	pin T10 = IOB_E8_1;
	pin T11 = IOB_E6_1;
	pin T12 = IOB_E4_1;
	pin T13 = IOB_E2_1;
	pin T14 = IOB_E0_0;
	pin T15 = NC;
	pin T16 = NC;
}

// xc3090-pq160 xc3190-pq160
bond BOND24 {
	pin P1 = IOB_W19_1;
	pin P2 = IOB_W18_0;
	pin P3 = IOB_W18_1;
	pin P4 = IOB_W17_0;
	pin P5 = IOB_W17_1;
	pin P6 = IOB_W16_1;
	pin P7 = IOB_W15_0;
	pin P8 = IOB_W15_1;
	pin P9 = IOB_W14_0;
	pin P10 = IOB_W14_1;
	pin P11 = IOB_W13_0;
	pin P12 = IOB_W13_1;
	pin P13 = IOB_W12_0;
	pin P14 = IOB_W12_1;
	pin P15 = IOB_W11_0;
	pin P16 = IOB_W11_1;
	pin P17 = IOB_W10_0;
	pin P18 = IOB_W10_1;
	pin P19 = GND;
	pin P20 = VCC;
	pin P21 = IOB_W9_0;
	pin P22 = IOB_W9_1;
	pin P23 = IOB_W8_0;
	pin P24 = IOB_W8_1;
	pin P25 = IOB_W7_0;
	pin P26 = IOB_W7_1;
	pin P27 = IOB_W6_0;
	pin P28 = IOB_W6_1;
	pin P29 = IOB_W5_0;
	pin P30 = IOB_W5_1;
	pin P31 = IOB_W4_0;
	pin P32 = IOB_W4_1;
	pin P33 = IOB_W3_0;
	pin P34 = IOB_W3_1;
	pin P35 = IOB_W2_0;
	pin P36 = IOB_W1_0;
	pin P37 = IOB_W1_1;
	pin P38 = IOB_W0_0;
	pin P39 = IOB_W0_1;
	pin P40 = M1;
	pin P41 = GND;
	pin P42 = M0;
	pin P43 = VCC;
	pin P44 = IOB_S0_0;
	pin P45 = IOB_S0_1;
	pin P46 = IOB_S1_0;
	pin P47 = IOB_S1_1;
	pin P48 = IOB_S2_0;
	pin P49 = IOB_S2_1;
	pin P50 = IOB_S3_0;
	pin P51 = IOB_S3_1;
	pin P52 = IOB_S4_0;
	pin P53 = IOB_S4_1;
	pin P54 = IOB_S5_0;
	pin P55 = IOB_S5_1;
	pin P56 = IOB_S6_0;
	pin P57 = IOB_S6_1;
	pin P58 = IOB_S7_0;
	pin P59 = IOB_S7_1;
	pin P60 = VCC;
	pin P61 = GND;
	pin P62 = IOB_S8_0;
	pin P63 = IOB_S8_1;
	pin P64 = IOB_S9_0;
	pin P65 = IOB_S9_1;
	pin P66 = IOB_S10_0;
	pin P67 = IOB_S10_1;
	pin P68 = IOB_S11_0;
	pin P69 = IOB_S11_1;
	pin P70 = IOB_S12_1;
	pin P71 = IOB_S13_0;
	pin P72 = IOB_S13_1;
	pin P73 = IOB_S14_0;
	pin P74 = IOB_S14_1;
	pin P75 = IOB_S15_0;
	pin P76 = IOB_S15_1;
	pin P77 = GND;
	pin P78 = PROG_B;
	pin P79 = VCC;
	pin P80 = DONE;
	pin P81 = IOB_E0_1;
	pin P82 = IOB_E0_0;
	pin P83 = IOB_E1_1;
	pin P84 = IOB_E1_0;
	pin P85 = IOB_E2_1;
	pin P86 = IOB_E3_1;
	pin P87 = IOB_E3_0;
	pin P88 = IOB_E4_1;
	pin P89 = IOB_E4_0;
	pin P90 = IOB_E5_1;
	pin P91 = IOB_E5_0;
	pin P92 = IOB_E6_1;
	pin P93 = IOB_E6_0;
	pin P94 = IOB_E7_1;
	pin P95 = IOB_E7_0;
	pin P96 = IOB_E8_1;
	pin P97 = IOB_E8_0;
	pin P98 = IOB_E9_1;
	pin P99 = IOB_E9_0;
	pin P100 = VCC;
	pin P101 = GND;
	pin P102 = IOB_E10_1;
	pin P103 = IOB_E10_0;
	pin P104 = IOB_E11_1;
	pin P105 = IOB_E11_0;
	pin P106 = IOB_E12_1;
	pin P107 = IOB_E12_0;
	pin P108 = IOB_E13_1;
	pin P109 = IOB_E13_0;
	pin P110 = IOB_E14_1;
	pin P111 = IOB_E14_0;
	pin P112 = IOB_E15_1;
	pin P113 = IOB_E15_0;
	pin P114 = IOB_E16_1;
	pin P115 = IOB_E16_0;
	pin P116 = IOB_E17_1;
	pin P117 = IOB_E17_0;
	pin P118 = IOB_E18_1;
	pin P119 = IOB_E19_1;
	pin P120 = IOB_E19_0;
	pin P121 = CCLK;
	pin P122 = VCC;
	pin P123 = GND;
	pin P124 = IOB_N15_1;
	pin P125 = IOB_N15_0;
	pin P126 = IOB_N14_1;
	pin P127 = IOB_N14_0;
	pin P128 = IOB_N13_1;
	pin P129 = IOB_N13_0;
	pin P130 = IOB_N12_1;
	pin P131 = IOB_N12_0;
	pin P132 = IOB_N11_1;
	pin P133 = IOB_N11_0;
	pin P134 = IOB_N10_1;
	pin P135 = IOB_N10_0;
	pin P136 = IOB_N9_1;
	pin P137 = IOB_N9_0;
	pin P138 = IOB_N8_0;
	pin P139 = GND;
	pin P140 = VCC;
	pin P141 = IOB_N7_1;
	pin P142 = IOB_N7_0;
	pin P143 = IOB_N6_1;
	pin P144 = IOB_N6_0;
	pin P145 = IOB_N5_1;
	pin P146 = IOB_N5_0;
	pin P147 = IOB_N4_1;
	pin P148 = IOB_N4_0;
	pin P149 = IOB_N3_1;
	pin P150 = IOB_N3_0;
	pin P151 = IOB_N2_1;
	pin P152 = IOB_N2_0;
	pin P153 = IOB_N1_1;
	pin P154 = IOB_N1_0;
	pin P155 = IOB_N0_1;
	pin P156 = IOB_N0_0;
	pin P157 = VCC;
	pin P158 = GND;
	pin P159 = PWRDWN_B;
	pin P160 = IOB_W19_0;
}

// xc3090-pq208 xc3190-pq208
bond BOND25 {
	pin P1 = NC;
	pin P2 = GND;
	pin P3 = PWRDWN_B;
	pin P4 = IOB_W19_0;
	pin P5 = IOB_W19_1;
	pin P6 = IOB_W18_0;
	pin P7 = IOB_W18_1;
	pin P8 = IOB_W17_0;
	pin P9 = IOB_W17_1;
	pin P10 = IOB_W16_0;
	pin P11 = IOB_W16_1;
	pin P12 = IOB_W15_0;
	pin P13 = IOB_W15_1;
	pin P14 = IOB_W14_0;
	pin P15 = NC;
	pin P16 = IOB_W14_1;
	pin P17 = IOB_W13_0;
	pin P18 = IOB_W13_1;
	pin P19 = IOB_W12_0;
	pin P20 = IOB_W12_1;
	pin P21 = IOB_W11_0;
	pin P22 = IOB_W11_1;
	pin P23 = IOB_W10_0;
	pin P24 = IOB_W10_1;
	pin P25 = GND;
	pin P26 = VCC;
	pin P27 = IOB_W9_0;
	pin P28 = IOB_W9_1;
	pin P29 = IOB_W8_0;
	pin P30 = IOB_W8_1;
	pin P31 = IOB_W7_0;
	pin P32 = IOB_W7_1;
	pin P33 = IOB_W6_0;
	pin P34 = IOB_W6_1;
	pin P35 = IOB_W5_0;
	pin P36 = IOB_W5_1;
	pin P37 = NC;
	pin P38 = IOB_W4_0;
	pin P39 = IOB_W4_1;
	pin P40 = IOB_W3_0;
	pin P41 = IOB_W3_1;
	pin P42 = IOB_W2_0;
	pin P43 = IOB_W2_1;
	pin P44 = IOB_W1_0;
	pin P45 = IOB_W1_1;
	pin P46 = IOB_W0_0;
	pin P47 = IOB_W0_1;
	pin P48 = M1;
	pin P49 = GND;
	pin P50 = M0;
	pin P51 = NC;
	pin P52 = NC;
	pin P53 = NC;
	pin P54 = NC;
	pin P55 = VCC;
	pin P56 = IOB_S0_0;
	pin P57 = IOB_S0_1;
	pin P58 = IOB_S1_0;
	pin P59 = IOB_S1_1;
	pin P60 = IOB_S2_0;
	pin P61 = IOB_S2_1;
	pin P62 = IOB_S3_0;
	pin P63 = IOB_S3_1;
	pin P64 = NC;
	pin P65 = NC;
	pin P66 = NC;
	pin P67 = NC;
	pin P68 = IOB_S4_0;
	pin P69 = IOB_S4_1;
	pin P70 = IOB_S5_0;
	pin P71 = IOB_S5_1;
	pin P72 = NC;
	pin P73 = NC;
	pin P74 = IOB_S6_0;
	pin P75 = IOB_S6_1;
	pin P76 = IOB_S7_0;
	pin P77 = IOB_S7_1;
	pin P78 = VCC;
	pin P79 = GND;
	pin P80 = IOB_S8_0;
	pin P81 = IOB_S8_1;
	pin P82 = IOB_S9_0;
	pin P83 = NC;
	pin P84 = NC;
	pin P85 = IOB_S9_1;
	pin P86 = IOB_S10_0;
	pin P87 = IOB_S10_1;
	pin P88 = IOB_S11_0;
	pin P89 = IOB_S11_1;
	pin P90 = NC;
	pin P91 = NC;
	pin P92 = NC;
	pin P93 = IOB_S12_0;
	pin P94 = IOB_S12_1;
	pin P95 = IOB_S13_0;
	pin P96 = IOB_S13_1;
	pin P97 = IOB_S14_0;
	pin P98 = IOB_S14_1;
	pin P99 = IOB_S15_0;
	pin P100 = IOB_S15_1;
	pin P101 = GND;
	pin P102 = PROG_B;
	pin P103 = NC;
	pin P104 = NC;
	pin P105 = NC;
	pin P106 = VCC;
	pin P107 = DONE;
	pin P108 = NC;
	pin P109 = IOB_E0_1;
	pin P110 = IOB_E0_0;
	pin P111 = IOB_E1_1;
	pin P112 = IOB_E1_0;
	pin P113 = IOB_E2_1;
	pin P114 = IOB_E2_0;
	pin P115 = IOB_E3_1;
	pin P116 = IOB_E3_0;
	pin P117 = IOB_E4_1;
	pin P118 = IOB_E4_0;
	pin P119 = NC;
	pin P120 = IOB_E5_1;
	pin P121 = IOB_E5_0;
	pin P122 = IOB_E6_1;
	pin P123 = IOB_E6_0;
	pin P124 = IOB_E7_1;
	pin P125 = IOB_E7_0;
	pin P126 = IOB_E8_1;
	pin P127 = IOB_E8_0;
	pin P128 = IOB_E9_1;
	pin P129 = IOB_E9_0;
	pin P130 = VCC;
	pin P131 = GND;
	pin P132 = IOB_E10_1;
	pin P133 = IOB_E10_0;
	pin P134 = IOB_E11_1;
	pin P135 = IOB_E11_0;
	pin P136 = IOB_E12_1;
	pin P137 = IOB_E12_0;
	pin P138 = IOB_E13_1;
	pin P139 = IOB_E13_0;
	pin P140 = IOB_E14_1;
	pin P141 = IOB_E14_0;
	pin P142 = NC;
	pin P143 = IOB_E15_1;
	pin P144 = IOB_E15_0;
	pin P145 = IOB_E16_1;
	pin P146 = IOB_E16_0;
	pin P147 = IOB_E17_1;
	pin P148 = IOB_E17_0;
	pin P149 = IOB_E18_1;
	pin P150 = IOB_E18_0;
	pin P151 = IOB_E19_1;
	pin P152 = IOB_E19_0;
	pin P153 = CCLK;
	pin P154 = VCC;
	pin P155 = NC;
	pin P156 = NC;
	pin P157 = NC;
	pin P158 = NC;
	pin P159 = NC;
	pin P160 = GND;
	pin P161 = IOB_N15_1;
	pin P162 = IOB_N15_0;
	pin P163 = IOB_N14_1;
	pin P164 = IOB_N14_0;
	pin P165 = IOB_N13_1;
	pin P166 = IOB_N13_0;
	pin P167 = IOB_N12_1;
	pin P168 = IOB_N12_0;
	pin P169 = NC;
	pin P170 = NC;
	pin P171 = NC;
	pin P172 = IOB_N11_1;
	pin P173 = IOB_N11_0;
	pin P174 = IOB_N10_1;
	pin P175 = IOB_N10_0;
	pin P176 = NC;
	pin P177 = NC;
	pin P178 = IOB_N9_1;
	pin P179 = IOB_N9_0;
	pin P180 = IOB_N8_1;
	pin P181 = IOB_N8_0;
	pin P182 = GND;
	pin P183 = VCC;
	pin P184 = IOB_N7_1;
	pin P185 = IOB_N7_0;
	pin P186 = IOB_N6_1;
	pin P187 = IOB_N6_0;
	pin P188 = NC;
	pin P189 = NC;
	pin P190 = IOB_N5_1;
	pin P191 = IOB_N5_0;
	pin P192 = IOB_N4_1;
	pin P193 = IOB_N4_0;
	pin P194 = NC;
	pin P195 = NC;
	pin P196 = NC;
	pin P197 = IOB_N3_1;
	pin P198 = IOB_N3_0;
	pin P199 = IOB_N2_1;
	pin P200 = IOB_N2_0;
	pin P201 = IOB_N1_1;
	pin P202 = IOB_N1_0;
	pin P203 = IOB_N0_1;
	pin P204 = IOB_N0_0;
	pin P205 = VCC;
	pin P206 = NC;
	pin P207 = NC;
	pin P208 = NC;
}

// xc3195-cb164
bond BOND26 {
	pin P1 = VCC;
	pin P2 = IOB_N10_1;
	pin P3 = IOB_N10_0;
	pin P4 = IOB_N9_1;
	pin P5 = IOB_N9_0;
	pin P6 = IOB_N7_1;
	pin P7 = IOB_N7_0;
	pin P8 = IOB_N6_1;
	pin P9 = IOB_N6_0;
	pin P10 = IOB_N5_1;
	pin P11 = IOB_N5_0;
	pin P12 = IOB_N3_1;
	pin P13 = IOB_N3_0;
	pin P14 = IOB_N2_1;
	pin P15 = IOB_N2_0;
	pin P16 = IOB_N0_1;
	pin P17 = IOB_N0_0;
	pin P18 = VCC;
	pin P19 = GND;
	pin P20 = PWRDWN_B;
	pin P21 = IOB_W21_0;
	pin P22 = IOB_W20_1;
	pin P23 = IOB_W19_0;
	pin P24 = IOB_W19_1;
	pin P25 = IOB_W18_0;
	pin P26 = IOB_W18_1;
	pin P27 = IOB_W17_0;
	pin P28 = IOB_W17_1;
	pin P29 = IOB_W16_0;
	pin P30 = IOB_W16_1;
	pin P31 = IOB_W15_0;
	pin P32 = IOB_W15_1;
	pin P33 = IOB_W14_0;
	pin P34 = IOB_W14_1;
	pin P35 = IOB_W13_0;
	pin P36 = IOB_W13_1;
	pin P37 = IOB_W12_0;
	pin P38 = IOB_W12_1;
	pin P39 = IOB_W11_0;
	pin P40 = IOB_W11_1;
	pin P41 = GND;
	pin P42 = VCC;
	pin P43 = IOB_W10_0;
	pin P44 = IOB_W10_1;
	pin P45 = IOB_W9_0;
	pin P46 = IOB_W9_1;
	pin P47 = IOB_W8_0;
	pin P48 = IOB_W8_1;
	pin P49 = IOB_W7_0;
	pin P50 = IOB_W7_1;
	pin P51 = IOB_W6_0;
	pin P52 = IOB_W6_1;
	pin P53 = IOB_W5_0;
	pin P54 = IOB_W5_1;
	pin P55 = IOB_W4_0;
	pin P56 = IOB_W4_1;
	pin P57 = IOB_W3_0;
	pin P58 = IOB_W2_0;
	pin P59 = IOB_W2_1;
	pin P60 = IOB_W1_0;
	pin P61 = IOB_W1_1;
	pin P62 = M1;
	pin P63 = GND;
	pin P64 = M0;
	pin P65 = VCC;
	pin P66 = IOB_S0_0;
	pin P67 = IOB_S0_1;
	pin P68 = IOB_S1_0;
	pin P69 = IOB_S1_1;
	pin P70 = IOB_S2_0;
	pin P71 = IOB_S2_1;
	pin P72 = IOB_S4_0;
	pin P73 = IOB_S4_1;
	pin P74 = IOB_S5_0;
	pin P75 = IOB_S6_1;
	pin P76 = IOB_S7_0;
	pin P77 = IOB_S7_1;
	pin P78 = IOB_S9_0;
	pin P79 = IOB_S9_1;
	pin P80 = IOB_S10_0;
	pin P81 = IOB_S10_1;
	pin P82 = VCC;
	pin P83 = GND;
	pin P84 = IOB_S11_0;
	pin P85 = IOB_S11_1;
	pin P86 = IOB_S12_0;
	pin P87 = IOB_S12_1;
	pin P88 = IOB_S13_0;
	pin P89 = IOB_S13_1;
	pin P90 = IOB_S15_0;
	pin P91 = IOB_S15_1;
	pin P92 = IOB_S17_0;
	pin P93 = IOB_S17_1;
	pin P94 = IOB_S18_0;
	pin P95 = IOB_S18_1;
	pin P96 = IOB_S19_0;
	pin P97 = IOB_S19_1;
	pin P98 = IOB_S21_0;
	pin P99 = IOB_S21_1;
	pin P100 = GND;
	pin P101 = PROG_B;
	pin P102 = VCC;
	pin P103 = DONE;
	pin P104 = IOB_E0_1;
	pin P105 = IOB_E0_0;
	pin P106 = IOB_E1_1;
	pin P107 = IOB_E1_0;
	pin P108 = IOB_E2_1;
	pin P109 = IOB_E3_1;
	pin P110 = IOB_E3_0;
	pin P111 = IOB_E5_1;
	pin P112 = IOB_E5_0;
	pin P113 = IOB_E6_1;
	pin P114 = IOB_E6_0;
	pin P115 = IOB_E7_1;
	pin P116 = IOB_E7_0;
	pin P117 = IOB_E8_1;
	pin P118 = IOB_E8_0;
	pin P119 = IOB_E9_1;
	pin P120 = IOB_E9_0;
	pin P121 = IOB_E10_1;
	pin P122 = IOB_E10_0;
	pin P123 = VCC;
	pin P124 = GND;
	pin P125 = IOB_E11_1;
	pin P126 = IOB_E11_0;
	pin P127 = IOB_E12_1;
	pin P128 = IOB_E12_0;
	pin P129 = IOB_E13_1;
	pin P130 = IOB_E13_0;
	pin P131 = IOB_E14_1;
	pin P132 = IOB_E14_0;
	pin P133 = IOB_E15_1;
	pin P134 = IOB_E15_0;
	pin P135 = IOB_E16_1;
	pin P136 = IOB_E16_0;
	pin P137 = IOB_E18_1;
	pin P138 = IOB_E18_0;
	pin P139 = IOB_E19_1;
	pin P140 = IOB_E19_0;
	pin P141 = IOB_E20_1;
	pin P142 = IOB_E20_0;
	pin P143 = IOB_E21_1;
	pin P144 = IOB_E21_0;
	pin P145 = CCLK;
	pin P146 = VCC;
	pin P147 = GND;
	pin P148 = IOB_N21_1;
	pin P149 = IOB_N21_0;
	pin P150 = IOB_N19_1;
	pin P151 = IOB_N19_0;
	pin P152 = IOB_N18_1;
	pin P153 = IOB_N18_0;
	pin P154 = IOB_N16_1;
	pin P155 = IOB_N16_0;
	pin P156 = IOB_N15_1;
	pin P157 = IOB_N15_0;
	pin P158 = IOB_N13_1;
	pin P159 = IOB_N13_0;
	pin P160 = IOB_N12_1;
	pin P161 = IOB_N12_0;
	pin P162 = IOB_N11_1;
	pin P163 = IOB_N11_0;
	pin P164 = GND;
}

// xc3195-pc84
bond BOND27 {
	pin P1 = GND;
	pin P2 = VCC;
	pin P3 = IOB_N10_1;
	pin P4 = IOB_N10_0;
	pin P5 = IOB_N6_1;
	pin P6 = IOB_N6_0;
	pin P7 = IOB_N5_0;
	pin P8 = IOB_N3_1;
	pin P9 = IOB_N3_0;
	pin P10 = IOB_N0_1;
	pin P11 = IOB_N0_0;
	pin P12 = PWRDWN_B;
	pin P13 = IOB_W21_0;
	pin P14 = IOB_W19_0;
	pin P15 = IOB_W18_0;
	pin P16 = IOB_W16_0;
	pin P17 = IOB_W15_0;
	pin P18 = IOB_W14_0;
	pin P19 = IOB_W13_0;
	pin P20 = IOB_W12_0;
	pin P21 = GND;
	pin P22 = VCC;
	pin P23 = IOB_W10_0;
	pin P24 = IOB_W8_0;
	pin P25 = IOB_W6_0;
	pin P26 = IOB_W5_0;
	pin P27 = IOB_W4_0;
	pin P28 = IOB_W3_0;
	pin P29 = IOB_W2_0;
	pin P30 = IOB_W1_0;
	pin P31 = M1;
	pin P32 = M0;
	pin P33 = IOB_S0_0;
	pin P34 = IOB_S0_1;
	pin P35 = IOB_S2_0;
	pin P36 = IOB_S2_1;
	pin P37 = IOB_S4_0;
	pin P38 = IOB_S5_0;
	pin P39 = IOB_S6_1;
	pin P40 = IOB_S10_0;
	pin P41 = IOB_S10_1;
	pin P42 = VCC;
	pin P43 = GND;
	pin P44 = IOB_S11_1;
	pin P45 = IOB_S12_0;
	pin P46 = IOB_S12_1;
	pin P47 = IOB_S15_0;
	pin P48 = IOB_S15_1;
	pin P49 = IOB_S17_1;
	pin P50 = IOB_S18_0;
	pin P51 = IOB_S18_1;
	pin P52 = IOB_S21_0;
	pin P53 = IOB_S21_1;
	pin P54 = PROG_B;
	pin P55 = DONE;
	pin P56 = IOB_E0_1;
	pin P57 = IOB_E0_0;
	pin P58 = IOB_E3_1;
	pin P59 = IOB_E5_0;
	pin P60 = IOB_E7_1;
	pin P61 = IOB_E7_0;
	pin P62 = IOB_E10_1;
	pin P63 = IOB_E10_0;
	pin P64 = VCC;
	pin P65 = GND;
	pin P66 = IOB_E11_1;
	pin P67 = IOB_E11_0;
	pin P68 = IOB_E14_1;
	pin P69 = IOB_E16_1;
	pin P70 = IOB_E18_1;
	pin P71 = IOB_E18_0;
	pin P72 = IOB_E21_1;
	pin P73 = IOB_E21_0;
	pin P74 = CCLK;
	pin P75 = IOB_N21_1;
	pin P76 = IOB_N21_0;
	pin P77 = IOB_N18_1;
	pin P78 = IOB_N18_0;
	pin P79 = IOB_N16_1;
	pin P80 = IOB_N16_0;
	pin P81 = IOB_N15_1;
	pin P82 = IOB_N15_0;
	pin P83 = IOB_N12_1;
	pin P84 = IOB_N12_0;
}

// xc3195-pg175 xc3195-pp175
bond BOND28 {
	pin A2 = NC;
	pin A3 = NC;
	pin A4 = IOB_W18_0;
	pin A5 = IOB_W16_0;
	pin A6 = IOB_W14_0;
	pin A7 = IOB_W12_0;
	pin A8 = IOB_W12_1;
	pin A9 = IOB_W9_0;
	pin A10 = IOB_W9_1;
	pin A11 = IOB_W7_1;
	pin A12 = IOB_W5_1;
	pin A13 = IOB_W3_1;
	pin A14 = IOB_W1_0;
	pin A15 = NC;
	pin A16 = NC;
	pin B1 = IOB_N2_0;
	pin B2 = PWRDWN_B;
	pin B3 = IOB_W20_1;
	pin B4 = IOB_W19_1;
	pin B5 = IOB_W17_1;
	pin B6 = IOB_W15_1;
	pin B7 = IOB_W14_1;
	pin B8 = IOB_W11_0;
	pin B9 = IOB_W10_1;
	pin B10 = IOB_W7_0;
	pin B11 = IOB_W6_0;
	pin B12 = IOB_W4_0;
	pin B13 = IOB_W2_0;
	pin B14 = M1;
	pin B15 = M0;
	pin B16 = IOB_S1_0;
	pin C1 = IOB_N3_0;
	pin C2 = IOB_N0_0;
	pin C3 = GND;
	pin C4 = IOB_W19_0;
	pin C5 = IOB_W17_0;
	pin C6 = IOB_W16_1;
	pin C7 = IOB_W13_0;
	pin C8 = IOB_W11_1;
	pin C9 = IOB_W10_0;
	pin C10 = IOB_W8_1;
	pin C11 = IOB_W5_0;
	pin C12 = IOB_W4_1;
	pin C13 = IOB_W2_1;
	pin C14 = GND;
	pin C15 = IOB_S0_0;
	pin C16 = IOB_S2_0;
	pin D1 = IOB_N3_1;
	pin D2 = IOB_N2_1;
	pin D3 = VCC;
	pin D4 = IOB_W21_0;
	pin D5 = IOB_W18_1;
	pin D6 = IOB_W15_0;
	pin D7 = IOB_W13_1;
	pin D8 = GND;
	pin D9 = VCC;
	pin D10 = IOB_W8_0;
	pin D11 = IOB_W6_1;
	pin D12 = IOB_W3_0;
	pin D13 = IOB_W1_1;
	pin D14 = VCC;
	pin D15 = IOB_S1_1;
	pin D16 = IOB_S2_1;
	pin E1 = IOB_N6_0;
	pin E2 = IOB_N5_1;
	pin E3 = IOB_N0_1;
	pin E14 = IOB_S0_1;
	pin E15 = IOB_S4_1;
	pin E16 = IOB_S5_0;
	pin F1 = IOB_N7_0;
	pin F2 = IOB_N6_1;
	pin F3 = IOB_N5_0;
	pin F14 = IOB_S4_0;
	pin F15 = IOB_S6_1;
	pin F16 = IOB_S7_0;
	pin G1 = IOB_N9_1;
	pin G2 = IOB_N9_0;
	pin G3 = IOB_N7_1;
	pin G14 = IOB_S7_1;
	pin G15 = IOB_S9_0;
	pin G16 = IOB_S9_1;
	pin H1 = IOB_N10_0;
	pin H2 = IOB_N10_1;
	pin H3 = VCC;
	pin H14 = VCC;
	pin H15 = IOB_S10_1;
	pin H16 = IOB_S10_0;
	pin J1 = IOB_N11_1;
	pin J2 = IOB_N11_0;
	pin J3 = GND;
	pin J14 = GND;
	pin J15 = IOB_S11_0;
	pin J16 = IOB_S11_1;
	pin K1 = IOB_N12_0;
	pin K2 = IOB_N12_1;
	pin K3 = IOB_N13_0;
	pin K14 = IOB_S13_0;
	pin K15 = IOB_S12_1;
	pin K16 = IOB_S12_0;
	pin L1 = IOB_N13_1;
	pin L2 = IOB_N15_0;
	pin L3 = IOB_N16_1;
	pin L14 = IOB_S17_1;
	pin L15 = IOB_S15_0;
	pin L16 = IOB_S13_1;
	pin M1 = IOB_N15_1;
	pin M2 = IOB_N16_0;
	pin M3 = IOB_N21_0;
	pin M14 = IOB_S21_0;
	pin M15 = IOB_S17_0;
	pin M16 = IOB_S15_1;
	pin N1 = IOB_N18_0;
	pin N2 = IOB_N19_0;
	pin N3 = GND;
	pin N4 = IOB_E21_0;
	pin N5 = IOB_E19_1;
	pin N6 = IOB_E15_0;
	pin N7 = IOB_E13_1;
	pin N8 = GND;
	pin N9 = VCC;
	pin N10 = IOB_E8_0;
	pin N11 = IOB_E6_1;
	pin N12 = IOB_E2_0;
	pin N13 = IOB_E0_1;
	pin N14 = GND;
	pin N15 = IOB_S19_0;
	pin N16 = IOB_S18_0;
	pin P1 = IOB_N18_1;
	pin P2 = IOB_N21_1;
	pin P3 = VCC;
	pin P4 = IOB_E20_0;
	pin P5 = IOB_E18_0;
	pin P6 = IOB_E16_1;
	pin P7 = IOB_E13_0;
	pin P8 = IOB_E11_1;
	pin P9 = IOB_E10_0;
	pin P10 = IOB_E8_1;
	pin P11 = IOB_E5_0;
	pin P12 = IOB_E3_1;
	pin P13 = IOB_E1_1;
	pin P14 = VCC;
	pin P15 = IOB_S21_1;
	pin P16 = IOB_S18_1;
	pin R1 = IOB_N19_1;
	pin R2 = CCLK;
	pin R3 = IOB_E21_1;
	pin R4 = IOB_E20_1;
	pin R5 = IOB_E18_1;
	pin R6 = IOB_E15_1;
	pin R7 = IOB_E14_1;
	pin R8 = IOB_E11_0;
	pin R9 = IOB_E10_1;
	pin R10 = IOB_E7_0;
	pin R11 = IOB_E6_0;
	pin R12 = IOB_E3_0;
	pin R13 = IOB_E1_0;
	pin R14 = DONE;
	pin R15 = PROG_B;
	pin R16 = IOB_S19_1;
	pin T1 = NC;
	pin T2 = NC;
	pin T3 = NC;
	pin T4 = IOB_E19_0;
	pin T5 = IOB_E16_0;
	pin T6 = IOB_E14_0;
	pin T7 = IOB_E12_0;
	pin T8 = IOB_E12_1;
	pin T9 = IOB_E9_0;
	pin T10 = IOB_E9_1;
	pin T11 = IOB_E7_1;
	pin T12 = IOB_E5_1;
	pin T13 = IOB_E2_1;
	pin T14 = IOB_E0_0;
	pin T15 = NC;
	pin T16 = NC;
}

// xc3195-pg223
bond BOND29 {
	pin A2 = IOB_W21_0;
	pin A3 = IOB_W21_1;
	pin A4 = IOB_W17_1;
	pin A5 = NC;
	pin A6 = NC;
	pin A7 = IOB_W14_0;
	pin A8 = IOB_W13_0;
	pin A9 = IOB_W11_0;
	pin A10 = IOB_W9_1;
	pin A11 = IOB_W8_1;
	pin A12 = IOB_W6_0;
	pin A13 = NC;
	pin A14 = NC;
	pin A15 = IOB_W2_0;
	pin A16 = IOB_W0_0;
	pin A17 = IOB_S0_0;
	pin A18 = IOB_S0_1;
	pin B1 = IOB_N0_0;
	pin B2 = PWRDWN_B;
	pin B3 = IOB_W19_1;
	pin B4 = IOB_W18_0;
	pin B5 = IOB_W16_0;
	pin B6 = IOB_W15_0;
	pin B7 = IOB_W14_1;
	pin B8 = IOB_W13_1;
	pin B9 = IOB_W11_1;
	pin B10 = IOB_W9_0;
	pin B11 = IOB_W7_1;
	pin B12 = IOB_W5_0;
	pin B13 = IOB_W5_1;
	pin B14 = IOB_W4_1;
	pin B15 = IOB_W2_1;
	pin B16 = IOB_W0_1;
	pin B17 = M0;
	pin B18 = IOB_S1_1;
	pin C1 = IOB_N2_0;
	pin C2 = IOB_N1_1;
	pin C3 = IOB_W20_0;
	pin C4 = IOB_W19_0;
	pin C5 = IOB_W18_1;
	pin C6 = IOB_W16_1;
	pin C7 = NC;
	pin C8 = IOB_W12_1;
	pin C9 = IOB_W10_0;
	pin C10 = IOB_W10_1;
	pin C11 = IOB_W7_0;
	pin C12 = NC;
	pin C13 = IOB_W4_0;
	pin C14 = IOB_W3_1;
	pin C15 = IOB_W1_0;
	pin C16 = M1;
	pin C17 = IOB_S2_0;
	pin C18 = IOB_S4_0;
	pin D1 = IOB_N4_1;
	pin D2 = IOB_N2_1;
	pin D3 = VCC;
	pin D4 = GND;
	pin D5 = IOB_W20_1;
	pin D6 = IOB_W17_0;
	pin D7 = IOB_W15_1;
	pin D8 = IOB_W12_0;
	pin D9 = GND;
	pin D10 = VCC;
	pin D11 = IOB_W8_0;
	pin D12 = IOB_W6_1;
	pin D13 = IOB_W3_0;
	pin D14 = IOB_W1_1;
	pin D15 = GND;
	pin D16 = VCC;
	pin D17 = IOB_S3_0;
	pin D18 = NC;
	pin E1 = NC;
	pin E2 = IOB_N3_0;
	pin E3 = IOB_N0_1;
	pin E4 = IOB_N1_0;
	pin E15 = IOB_S1_0;
	pin E16 = IOB_S2_1;
	pin E17 = IOB_S4_1;
	pin E18 = NC;
	pin F1 = NC;
	pin F2 = IOB_N5_0;
	pin F3 = IOB_N4_0;
	pin F4 = IOB_N3_1;
	pin F15 = IOB_S3_1;
	pin F16 = IOB_S5_1;
	pin F17 = IOB_S5_0;
	pin F18 = NC;
	pin G1 = IOB_N6_1;
	pin G2 = IOB_N5_1;
	pin G3 = NC;
	pin G4 = IOB_N6_0;
	pin G15 = IOB_S6_0;
	pin G16 = NC;
	pin G17 = IOB_S7_0;
	pin G18 = IOB_S6_1;
	pin H1 = IOB_N8_0;
	pin H2 = IOB_N7_0;
	pin H3 = IOB_N7_1;
	pin H4 = IOB_N8_1;
	pin H15 = IOB_S8_1;
	pin H16 = IOB_S9_0;
	pin H17 = IOB_S8_0;
	pin H18 = IOB_S7_1;
	pin J1 = IOB_N10_0;
	pin J2 = IOB_N9_1;
	pin J3 = IOB_N9_0;
	pin J4 = VCC;
	pin J15 = VCC;
	pin J16 = IOB_S10_1;
	pin J17 = IOB_S10_0;
	pin J18 = IOB_S9_1;
	pin K1 = IOB_N11_1;
	pin K2 = IOB_N11_0;
	pin K3 = IOB_N10_1;
	pin K4 = GND;
	pin K15 = GND;
	pin K16 = IOB_S11_0;
	pin K17 = IOB_S11_1;
	pin K18 = IOB_S12_0;
	pin L1 = IOB_N13_1;
	pin L2 = IOB_N12_0;
	pin L3 = IOB_N13_0;
	pin L4 = IOB_N12_1;
	pin L15 = IOB_S13_0;
	pin L16 = IOB_S12_1;
	pin L17 = IOB_S13_1;
	pin L18 = IOB_S14_0;
	pin M1 = IOB_N14_0;
	pin M2 = IOB_N14_1;
	pin M3 = NC;
	pin M4 = IOB_N15_0;
	pin M15 = IOB_S15_1;
	pin M16 = NC;
	pin M17 = IOB_S14_1;
	pin M18 = IOB_S15_0;
	pin N1 = NC;
	pin N2 = IOB_N15_1;
	pin N3 = IOB_N16_0;
	pin N4 = IOB_N17_1;
	pin N15 = IOB_S18_0;
	pin N16 = IOB_S16_0;
	pin N17 = IOB_S16_1;
	pin N18 = NC;
	pin P1 = NC;
	pin P2 = IOB_N16_1;
	pin P3 = IOB_N19_0;
	pin P4 = IOB_N20_0;
	pin P15 = IOB_S20_1;
	pin P16 = IOB_S19_0;
	pin P17 = IOB_S17_0;
	pin P18 = NC;
	pin R1 = IOB_N17_0;
	pin R2 = IOB_N18_1;
	pin R3 = GND;
	pin R4 = VCC;
	pin R5 = IOB_E20_1;
	pin R6 = IOB_E17_0;
	pin R7 = IOB_E15_1;
	pin R8 = IOB_E12_0;
	pin R9 = GND;
	pin R10 = VCC;
	pin R11 = IOB_E9_1;
	pin R12 = IOB_E6_0;
	pin R13 = IOB_E4_1;
	pin R14 = IOB_E1_0;
	pin R15 = VCC;
	pin R16 = GND;
	pin R17 = IOB_S18_1;
	pin R18 = IOB_S17_1;
	pin T1 = IOB_N18_0;
	pin T2 = IOB_N19_1;
	pin T3 = IOB_N21_1;
	pin T4 = IOB_E19_0;
	pin T5 = IOB_E17_1;
	pin T6 = IOB_E16_1;
	pin T7 = NC;
	pin T8 = IOB_E13_1;
	pin T9 = IOB_E11_1;
	pin T10 = IOB_E10_0;
	pin T11 = IOB_E8_0;
	pin T12 = NC;
	pin T13 = IOB_E5_0;
	pin T14 = IOB_E4_0;
	pin T15 = IOB_E2_1;
	pin T16 = IOB_E0_1;
	pin T17 = IOB_S20_0;
	pin T18 = IOB_S19_1;
	pin U1 = IOB_N20_1;
	pin U2 = CCLK;
	pin U3 = IOB_E21_1;
	pin U4 = IOB_E18_0;
	pin U5 = IOB_E18_1;
	pin U6 = IOB_E16_0;
	pin U7 = IOB_E14_0;
	pin U8 = IOB_E13_0;
	pin U9 = IOB_E11_0;
	pin U10 = IOB_E10_1;
	pin U11 = IOB_E8_1;
	pin U12 = IOB_E7_1;
	pin U13 = IOB_E5_1;
	pin U14 = IOB_E3_0;
	pin U15 = IOB_E3_1;
	pin U16 = IOB_E0_0;
	pin U17 = PROG_B;
	pin U18 = IOB_S21_0;
	pin V1 = IOB_N21_0;
	pin V2 = IOB_E21_0;
	pin V3 = IOB_E20_0;
	pin V4 = IOB_E19_1;
	pin V5 = NC;
	pin V6 = NC;
	pin V7 = IOB_E15_0;
	pin V8 = IOB_E14_1;
	pin V9 = IOB_E12_1;
	pin V10 = IOB_E9_0;
	pin V11 = IOB_E7_0;
	pin V12 = IOB_E6_1;
	pin V13 = NC;
	pin V14 = NC;
	pin V15 = IOB_E2_0;
	pin V16 = IOB_E1_1;
	pin V17 = DONE;
	pin V18 = IOB_S21_1;
}

// xc3195-pq160
bond BOND30 {
	pin P1 = IOB_W20_1;
	pin P2 = IOB_W19_0;
	pin P3 = IOB_W19_1;
	pin P4 = IOB_W18_0;
	pin P5 = IOB_W18_1;
	pin P6 = IOB_W17_1;
	pin P7 = IOB_W16_0;
	pin P8 = IOB_W16_1;
	pin P9 = IOB_W15_0;
	pin P10 = IOB_W15_1;
	pin P11 = IOB_W14_0;
	pin P12 = IOB_W14_1;
	pin P13 = IOB_W13_0;
	pin P14 = IOB_W13_1;
	pin P15 = IOB_W12_0;
	pin P16 = IOB_W12_1;
	pin P17 = IOB_W11_0;
	pin P18 = IOB_W11_1;
	pin P19 = GND;
	pin P20 = VCC;
	pin P21 = IOB_W10_0;
	pin P22 = IOB_W10_1;
	pin P23 = IOB_W9_0;
	pin P24 = IOB_W9_1;
	pin P25 = IOB_W8_0;
	pin P26 = IOB_W8_1;
	pin P27 = IOB_W7_0;
	pin P28 = IOB_W7_1;
	pin P29 = IOB_W6_0;
	pin P30 = IOB_W6_1;
	pin P31 = IOB_W5_0;
	pin P32 = IOB_W5_1;
	pin P33 = IOB_W4_0;
	pin P34 = IOB_W4_1;
	pin P35 = IOB_W3_0;
	pin P36 = IOB_W2_0;
	pin P37 = IOB_W2_1;
	pin P38 = IOB_W1_0;
	pin P39 = IOB_W1_1;
	pin P40 = M1;
	pin P41 = GND;
	pin P42 = M0;
	pin P43 = VCC;
	pin P44 = IOB_S0_0;
	pin P45 = IOB_S0_1;
	pin P46 = IOB_S1_0;
	pin P47 = IOB_S1_1;
	pin P48 = IOB_S2_0;
	pin P49 = IOB_S2_1;
	pin P50 = IOB_S4_0;
	pin P51 = IOB_S4_1;
	pin P52 = IOB_S5_0;
	pin P53 = IOB_S6_1;
	pin P54 = IOB_S7_0;
	pin P55 = IOB_S7_1;
	pin P56 = IOB_S9_0;
	pin P57 = IOB_S9_1;
	pin P58 = IOB_S10_0;
	pin P59 = IOB_S10_1;
	pin P60 = VCC;
	pin P61 = GND;
	pin P62 = IOB_S11_0;
	pin P63 = IOB_S11_1;
	pin P64 = IOB_S12_0;
	pin P65 = IOB_S12_1;
	pin P66 = IOB_S13_0;
	pin P67 = IOB_S13_1;
	pin P68 = IOB_S15_0;
	pin P69 = IOB_S15_1;
	pin P70 = IOB_S17_1;
	pin P71 = IOB_S18_0;
	pin P72 = IOB_S18_1;
	pin P73 = IOB_S19_0;
	pin P74 = IOB_S19_1;
	pin P75 = IOB_S21_0;
	pin P76 = IOB_S21_1;
	pin P77 = GND;
	pin P78 = PROG_B;
	pin P79 = VCC;
	pin P80 = DONE;
	pin P81 = IOB_E0_1;
	pin P82 = IOB_E0_0;
	pin P83 = IOB_E1_1;
	pin P84 = IOB_E1_0;
	pin P85 = IOB_E2_1;
	pin P86 = IOB_E3_1;
	pin P87 = IOB_E3_0;
	pin P88 = IOB_E5_1;
	pin P89 = IOB_E5_0;
	pin P90 = IOB_E6_1;
	pin P91 = IOB_E6_0;
	pin P92 = IOB_E7_1;
	pin P93 = IOB_E7_0;
	pin P94 = IOB_E8_1;
	pin P95 = IOB_E8_0;
	pin P96 = IOB_E9_1;
	pin P97 = IOB_E9_0;
	pin P98 = IOB_E10_1;
	pin P99 = IOB_E10_0;
	pin P100 = VCC;
	pin P101 = GND;
	pin P102 = IOB_E11_1;
	pin P103 = IOB_E11_0;
	pin P104 = IOB_E12_1;
	pin P105 = IOB_E12_0;
	pin P106 = IOB_E13_1;
	pin P107 = IOB_E13_0;
	pin P108 = IOB_E14_1;
	pin P109 = IOB_E14_0;
	pin P110 = IOB_E15_1;
	pin P111 = IOB_E15_0;
	pin P112 = IOB_E16_1;
	pin P113 = IOB_E16_0;
	pin P114 = IOB_E18_1;
	pin P115 = IOB_E18_0;
	pin P116 = IOB_E19_1;
	pin P117 = IOB_E19_0;
	pin P118 = IOB_E20_1;
	pin P119 = IOB_E21_1;
	pin P120 = IOB_E21_0;
	pin P121 = CCLK;
	pin P122 = VCC;
	pin P123 = GND;
	pin P124 = IOB_N21_1;
	pin P125 = IOB_N21_0;
	pin P126 = IOB_N19_1;
	pin P127 = IOB_N19_0;
	pin P128 = IOB_N18_1;
	pin P129 = IOB_N18_0;
	pin P130 = IOB_N16_1;
	pin P131 = IOB_N16_0;
	pin P132 = IOB_N15_1;
	pin P133 = IOB_N15_0;
	pin P134 = IOB_N13_1;
	pin P135 = IOB_N13_0;
	pin P136 = IOB_N12_1;
	pin P137 = IOB_N12_0;
	pin P138 = IOB_N11_0;
	pin P139 = GND;
	pin P140 = VCC;
	pin P141 = IOB_N10_1;
	pin P142 = IOB_N10_0;
	pin P143 = IOB_N9_1;
	pin P144 = IOB_N9_0;
	pin P145 = IOB_N7_1;
	pin P146 = IOB_N7_0;
	pin P147 = IOB_N6_1;
	pin P148 = IOB_N6_0;
	pin P149 = IOB_N5_1;
	pin P150 = IOB_N5_0;
	pin P151 = IOB_N3_1;
	pin P152 = IOB_N3_0;
	pin P153 = IOB_N2_1;
	pin P154 = IOB_N2_0;
	pin P155 = IOB_N0_1;
	pin P156 = IOB_N0_0;
	pin P157 = VCC;
	pin P158 = GND;
	pin P159 = PWRDWN_B;
	pin P160 = IOB_W21_0;
}

// xc3195-pq208
bond BOND31 {
	pin P1 = PWRDWN_B;
	pin P2 = IOB_W21_0;
	pin P3 = IOB_W21_1;
	pin P4 = IOB_W20_0;
	pin P5 = IOB_W20_1;
	pin P6 = IOB_W19_0;
	pin P7 = IOB_W19_1;
	pin P8 = IOB_W18_0;
	pin P9 = IOB_W18_1;
	pin P10 = IOB_W17_0;
	pin P11 = IOB_W17_1;
	pin P12 = IOB_W16_0;
	pin P13 = IOB_W16_1;
	pin P14 = IOB_W15_0;
	pin P15 = NC;
	pin P16 = NC;
	pin P17 = IOB_W15_1;
	pin P18 = IOB_W14_0;
	pin P19 = IOB_W14_1;
	pin P20 = IOB_W13_0;
	pin P21 = IOB_W13_1;
	pin P22 = IOB_W12_0;
	pin P23 = IOB_W12_1;
	pin P24 = IOB_W11_0;
	pin P25 = IOB_W11_1;
	pin P26 = GND;
	pin P27 = VCC;
	pin P28 = IOB_W10_0;
	pin P29 = IOB_W10_1;
	pin P30 = IOB_W9_0;
	pin P31 = IOB_W9_1;
	pin P32 = IOB_W8_0;
	pin P33 = IOB_W8_1;
	pin P34 = IOB_W7_0;
	pin P35 = IOB_W7_1;
	pin P36 = IOB_W6_0;
	pin P37 = IOB_W6_1;
	pin P38 = IOB_W5_0;
	pin P39 = IOB_W5_1;
	pin P40 = IOB_W4_0;
	pin P41 = IOB_W4_1;
	pin P42 = IOB_W3_0;
	pin P43 = IOB_W3_1;
	pin P44 = IOB_W2_0;
	pin P45 = IOB_W2_1;
	pin P46 = IOB_W1_0;
	pin P47 = IOB_W1_1;
	pin P48 = IOB_W0_0;
	pin P49 = IOB_W0_1;
	pin P50 = M1;
	pin P51 = GND;
	pin P52 = M0;
	pin P53 = VCC;
	pin P54 = IOB_S0_0;
	pin P55 = IOB_S0_1;
	pin P56 = IOB_S1_0;
	pin P57 = IOB_S1_1;
	pin P58 = IOB_S2_0;
	pin P59 = IOB_S2_1;
	pin P60 = IOB_S3_0;
	pin P61 = IOB_S3_1;
	pin P62 = IOB_S4_0;
	pin P63 = IOB_S4_1;
	pin P64 = NC;
	pin P65 = NC;
	pin P66 = IOB_S5_0;
	pin P67 = IOB_S5_1;
	pin P68 = IOB_S6_0;
	pin P69 = IOB_S6_1;
	pin P70 = IOB_S7_0;
	pin P71 = IOB_S7_1;
	pin P72 = IOB_S8_0;
	pin P73 = IOB_S8_1;
	pin P74 = IOB_S9_0;
	pin P75 = IOB_S9_1;
	pin P76 = IOB_S10_0;
	pin P77 = IOB_S10_1;
	pin P78 = VCC;
	pin P79 = GND;
	pin P80 = IOB_S11_0;
	pin P81 = IOB_S11_1;
	pin P82 = IOB_S12_0;
	pin P83 = IOB_S12_1;
	pin P84 = IOB_S13_0;
	pin P85 = IOB_S13_1;
	pin P86 = IOB_S14_0;
	pin P87 = IOB_S14_1;
	pin P88 = IOB_S15_0;
	pin P89 = IOB_S15_1;
	pin P90 = NC;
	pin P91 = NC;
	pin P92 = IOB_S16_0;
	pin P93 = IOB_S16_1;
	pin P94 = IOB_S17_0;
	pin P95 = IOB_S17_1;
	pin P96 = IOB_S18_0;
	pin P97 = IOB_S18_1;
	pin P98 = IOB_S19_0;
	pin P99 = IOB_S19_1;
	pin P100 = IOB_S20_0;
	pin P101 = IOB_S20_1;
	pin P102 = IOB_S21_0;
	pin P103 = IOB_S21_1;
	pin P104 = GND;
	pin P105 = PROG_B;
	pin P106 = VCC;
	pin P107 = DONE;
	pin P108 = IOB_E0_1;
	pin P109 = IOB_E0_0;
	pin P110 = IOB_E1_1;
	pin P111 = IOB_E1_0;
	pin P112 = IOB_E2_1;
	pin P113 = IOB_E2_0;
	pin P114 = IOB_E3_1;
	pin P115 = IOB_E3_0;
	pin P116 = IOB_E4_1;
	pin P117 = IOB_E4_0;
	pin P118 = IOB_E5_1;
	pin P119 = IOB_E5_0;
	pin P120 = IOB_E6_1;
	pin P121 = IOB_E6_0;
	pin P122 = IOB_E7_1;
	pin P123 = IOB_E7_0;
	pin P124 = IOB_E8_1;
	pin P125 = IOB_E8_0;
	pin P126 = IOB_E9_1;
	pin P127 = IOB_E9_0;
	pin P128 = IOB_E10_1;
	pin P129 = IOB_E10_0;
	pin P130 = VCC;
	pin P131 = GND;
	pin P132 = IOB_E11_1;
	pin P133 = IOB_E11_0;
	pin P134 = IOB_E12_1;
	pin P135 = IOB_E12_0;
	pin P136 = IOB_E13_1;
	pin P137 = IOB_E13_0;
	pin P138 = IOB_E14_1;
	pin P139 = IOB_E14_0;
	pin P140 = IOB_E15_1;
	pin P141 = IOB_E15_0;
	pin P142 = NC;
	pin P143 = NC;
	pin P144 = IOB_E16_1;
	pin P145 = IOB_E16_0;
	pin P146 = IOB_E17_1;
	pin P147 = IOB_E17_0;
	pin P148 = IOB_E18_1;
	pin P149 = IOB_E18_0;
	pin P150 = IOB_E19_1;
	pin P151 = IOB_E19_0;
	pin P152 = IOB_E20_1;
	pin P153 = IOB_E20_0;
	pin P154 = IOB_E21_1;
	pin P155 = IOB_E21_0;
	pin P156 = CCLK;
	pin P157 = VCC;
	pin P158 = GND;
	pin P159 = IOB_N21_1;
	pin P160 = IOB_N21_0;
	pin P161 = IOB_N20_1;
	pin P162 = IOB_N20_0;
	pin P163 = IOB_N19_1;
	pin P164 = IOB_N19_0;
	pin P165 = IOB_N18_1;
	pin P166 = IOB_N18_0;
	pin P167 = IOB_N17_1;
	pin P168 = IOB_N17_0;
	pin P169 = IOB_N16_1;
	pin P170 = NC;
	pin P171 = IOB_N16_0;
	pin P172 = IOB_N15_1;
	pin P173 = IOB_N15_0;
	pin P174 = IOB_N14_1;
	pin P175 = IOB_N14_0;
	pin P176 = IOB_N13_1;
	pin P177 = IOB_N13_0;
	pin P178 = IOB_N12_1;
	pin P179 = IOB_N12_0;
	pin P180 = IOB_N11_1;
	pin P181 = IOB_N11_0;
	pin P182 = GND;
	pin P183 = VCC;
	pin P184 = IOB_N10_1;
	pin P185 = IOB_N10_0;
	pin P186 = IOB_N9_1;
	pin P187 = IOB_N9_0;
	pin P188 = IOB_N8_1;
	pin P189 = IOB_N8_0;
	pin P190 = IOB_N7_1;
	pin P191 = IOB_N7_0;
	pin P192 = IOB_N6_1;
	pin P193 = IOB_N6_0;
	pin P194 = IOB_N5_1;
	pin P195 = NC;
	pin P196 = IOB_N5_0;
	pin P197 = IOB_N4_1;
	pin P198 = IOB_N4_0;
	pin P199 = IOB_N3_1;
	pin P200 = IOB_N3_0;
	pin P201 = IOB_N2_1;
	pin P202 = IOB_N2_0;
	pin P203 = IOB_N1_1;
	pin P204 = IOB_N1_0;
	pin P205 = IOB_N0_1;
	pin P206 = IOB_N0_0;
	pin P207 = VCC;
	pin P208 = GND;
}

device xc3020 {
	chip CHIP0;
	bond cb100 = BOND0;
	bond cq100 = BOND0;
	bond pc68 = BOND1;
	bond pc84 = BOND2;
	bond pg84 = BOND3;
	bond pq100 = BOND4;
}

device xc3120 {
	chip CHIP0;
	bond cb100 = BOND0;
	bond pc68 = BOND1;
	bond pc84 = BOND2;
	bond pg84 = BOND3;
	bond pq100 = BOND4;
}

device xc3030 {
	chip CHIP1;
	bond pc44 = BOND5;
	bond pc68 = BOND6;
	bond pc84 = BOND7;
	bond pg84 = BOND8;
	bond pq100 = BOND9;
	bond tq100 = BOND10;
}

device xc3130 {
	chip CHIP1;
	bond pc44 = BOND5;
	bond pc68 = BOND6;
	bond pc84 = BOND7;
	bond pg84 = BOND8;
	bond pq100 = BOND9;
	bond tq100 = BOND10;
}

device xc3042 {
	chip CHIP2;
	bond cb100 = BOND11;
	bond cq100 = BOND11;
	bond pc84 = BOND12;
	bond pg132 = BOND13;
	bond pg84 = BOND14;
	bond pp132 = BOND13;
	bond pq100 = BOND15;
	bond tq100 = BOND16;
}

device xc3142 {
	chip CHIP2;
	bond cb100 = BOND11;
	bond pc84 = BOND12;
	bond pg132 = BOND13;
	bond pg84 = BOND14;
	bond pp132 = BOND13;
	bond pq100 = BOND15;
	bond tq100 = BOND16;
	bond tq144 = BOND17;
}

device xc3064 {
	chip CHIP3;
	bond pc84 = BOND18;
	bond pg132 = BOND19;
	bond pp132 = BOND19;
	bond pq160 = BOND20;
}

device xc3164 {
	chip CHIP3;
	bond pc84 = BOND18;
	bond pg132 = BOND19;
	bond pp132 = BOND19;
	bond pq160 = BOND20;
}

device xc3090 {
	chip CHIP4;
	bond cb164 = BOND21;
	bond cq164 = BOND21;
	bond pc84 = BOND22;
	bond pg175 = BOND23;
	bond pp175 = BOND23;
	bond pq160 = BOND24;
	bond pq208 = BOND25;
}

device xc3190 {
	chip CHIP4;
	bond cb164 = BOND21;
	bond pc84 = BOND22;
	bond pg175 = BOND23;
	bond pp175 = BOND23;
	bond pq160 = BOND24;
	bond pq208 = BOND25;
}

device xc3195 {
	chip CHIP5;
	bond cb164 = BOND26;
	bond pc84 = BOND27;
	bond pg175 = BOND28;
	bond pg223 = BOND29;
	bond pp175 = BOND28;
	bond pq160 = BOND30;
	bond pq208 = BOND31;
}

intdb {
	enum FF_MODE {
		FF,
		LATCH,
	}

	enum CLB_MODE {
		FGM,
		FG,
	}

	enum CLB_MUX_I2 {
		B,
		QX,
		QY,
	}

	enum CLB_MUX_I3 {
		C,
		QX,
		QY,
	}

	enum CLB_MUX_I4 {
		D,
		E,
	}

	enum CLB_MUX_D {
		DI,
		F,
		G,
	}

	enum CLB_MUX_X {
		F,
		QX,
	}

	enum CLB_MUX_Y {
		G,
		QY,
	}

	enum IO_MUX_O {
		O,
		OFF,
	}

	enum IO_SLEW {
		SLOW,
		FAST,
	}

	enum OSC_MODE {
		DISABLE,
		ENABLE,
		DIV2,
	}

	enum READBACK_MODE {
		ENABLE,
		ONCE,
		DISABLE,
	}

	enum STARTUP_SEQ {
		BEFORE,
		AFTER,
	}

	enum IO_INPUT_MODE {
		TTL,
		CMOS,
	}

	bel_class CLB {
		input A;
		input B;
		input C;
		input D;
		input E;
		input DI;
		input EC;
		input RD;
		input K;
		output X;
		output Y;
		attribute F: bitvec[16];
		attribute G: bitvec[16];
		attribute MODE: CLB_MODE;
		attribute MUX_F2: CLB_MUX_I2;
		attribute MUX_G2: CLB_MUX_I2;
		attribute MUX_F3: CLB_MUX_I3;
		attribute MUX_G3: CLB_MUX_I3;
		attribute MUX_F4: CLB_MUX_I4;
		attribute MUX_G4: CLB_MUX_I4;
		attribute MUX_DX: CLB_MUX_D;
		attribute MUX_DY: CLB_MUX_D;
		attribute MUX_X: CLB_MUX_X;
		attribute MUX_Y: CLB_MUX_Y;
		attribute EC_ENABLE: bool;
		attribute RD_ENABLE: bool;
		attribute READBACK_QX: bitvec[1];
		attribute READBACK_QY: bitvec[1];
	}

	bel_class TBUF {
		input I;
		input T;
		bidir O;
	}

	bel_class PULLUP {
		bidir O;
		attribute ENABLE: bool;
	}

	bel_class IO {
		input O;
		input T;
		input IK;
		input OK;
		output I;
		output Q;
		pad PAD: inout
		attribute IFF_MODE: FF_MODE;
		attribute MUX_O: IO_MUX_O;
		attribute PULLUP: bool;
		attribute SLEW: IO_SLEW;
		attribute READBACK_I: bitvec[1];
		attribute READBACK_IFF: bitvec[1];
	}

	bel_class OSC {
		output O;
		attribute MODE: OSC_MODE;
	}

	bel_class CLKIOB {
		output I;
	}

	bel_class MISC_SW {
		pad M0: input
		pad M1: inout
		attribute READBACK_MODE: READBACK_MODE;
	}

	bel_class MISC_SE {
		pad PROG_B: input
		pad DONE: inout
		attribute TLC: bool;
		attribute REPROGRAM_ENABLE: bool;
		attribute DONE_PULLUP: bool;
		attribute DONETIME: STARTUP_SEQ;
		attribute RESETTIME: STARTUP_SEQ;
		attribute SLOWOSC_HALT: bool;
	}

	bel_class MISC_NW {
		pad PWRDWN_B: input
		attribute IO_INPUT_MODE: IO_INPUT_MODE;
	}

	bel_class MISC_NE {
		pad CCLK: inout
		attribute TAC: bool;
		attribute POR: bool;
	}

	bel_class MISC_E {
		attribute TLC: bool;
	}

	region_slot GLOBAL;
	region_slot LONG_H;
	region_slot LONG_H_IO0;
	region_slot LONG_V;
	region_slot LONG_V_IO0;
	region_slot LONG_V_IO1;
	wire SINGLE_H[0]: multi_root;
	wire SINGLE_H[1]: multi_root;
	wire SINGLE_H[2]: multi_root;
	wire SINGLE_H[3]: multi_root;
	wire SINGLE_H[4]: multi_root;
	wire SINGLE_H_E[0]: multi_branch W;
	wire SINGLE_H_E[1]: multi_branch W;
	wire SINGLE_H_E[2]: multi_branch W;
	wire SINGLE_H_E[3]: multi_branch W;
	wire SINGLE_H_E[4]: multi_branch W;
	wire SINGLE_H_STUB[0]: multi_root;
	wire SINGLE_H_STUB[1]: multi_root;
	wire SINGLE_H_STUB[2]: multi_root;
	wire SINGLE_H_STUB[3]: multi_root;
	wire SINGLE_H_STUB[4]: multi_root;
	wire SINGLE_HS[0]: multi_root;
	wire SINGLE_HS[1]: multi_root;
	wire SINGLE_HS[2]: multi_root;
	wire SINGLE_HS[3]: multi_root;
	wire SINGLE_HS[4]: multi_root;
	wire SINGLE_HS_E[0]: multi_branch W;
	wire SINGLE_HS_E[1]: multi_branch W;
	wire SINGLE_HS_E[2]: multi_branch W;
	wire SINGLE_HS_E[3]: multi_branch W;
	wire SINGLE_HS_E[4]: multi_branch W;
	wire SINGLE_HS_STUB[0]: multi_root;
	wire SINGLE_HS_STUB[1]: multi_root;
	wire SINGLE_HS_STUB[2]: multi_root;
	wire SINGLE_HS_STUB[3]: multi_root;
	wire SINGLE_HS_STUB[4]: multi_root;
	wire SINGLE_HN[0]: multi_root;
	wire SINGLE_HN[1]: multi_root;
	wire SINGLE_HN[2]: multi_root;
	wire SINGLE_HN[3]: multi_root;
	wire SINGLE_HN[4]: multi_root;
	wire SINGLE_HN_E[0]: multi_branch W;
	wire SINGLE_HN_E[1]: multi_branch W;
	wire SINGLE_HN_E[2]: multi_branch W;
	wire SINGLE_HN_E[3]: multi_branch W;
	wire SINGLE_HN_E[4]: multi_branch W;
	wire SINGLE_HN_STUB[0]: multi_root;
	wire SINGLE_HN_STUB[1]: multi_root;
	wire SINGLE_HN_STUB[2]: multi_root;
	wire SINGLE_HN_STUB[3]: multi_root;
	wire SINGLE_HN_STUB[4]: multi_root;
	wire SINGLE_V[0]: multi_root;
	wire SINGLE_V[1]: multi_root;
	wire SINGLE_V[2]: multi_root;
	wire SINGLE_V[3]: multi_root;
	wire SINGLE_V[4]: multi_root;
	wire SINGLE_V_S[0]: multi_branch N;
	wire SINGLE_V_S[1]: multi_branch N;
	wire SINGLE_V_S[2]: multi_branch N;
	wire SINGLE_V_S[3]: multi_branch N;
	wire SINGLE_V_S[4]: multi_branch N;
	wire SINGLE_V_STUB[0]: multi_root;
	wire SINGLE_V_STUB[1]: multi_root;
	wire SINGLE_V_STUB[2]: multi_root;
	wire SINGLE_V_STUB[3]: multi_root;
	wire SINGLE_V_STUB[4]: multi_root;
	wire SINGLE_V_S_STUB[0]: multi_root;
	wire SINGLE_V_S_STUB[1]: multi_root;
	wire SINGLE_V_S_STUB[2]: multi_root;
	wire SINGLE_V_S_STUB[3]: multi_root;
	wire SINGLE_V_S_STUB[4]: multi_root;
	wire SINGLE_VW[0]: multi_root;
	wire SINGLE_VW[1]: multi_root;
	wire SINGLE_VW[2]: multi_root;
	wire SINGLE_VW[3]: multi_root;
	wire SINGLE_VW[4]: multi_root;
	wire SINGLE_VW_S[0]: multi_branch N;
	wire SINGLE_VW_S[1]: multi_branch N;
	wire SINGLE_VW_S[2]: multi_branch N;
	wire SINGLE_VW_S[3]: multi_branch N;
	wire SINGLE_VW_S[4]: multi_branch N;
	wire SINGLE_VW_STUB[0]: multi_root;
	wire SINGLE_VW_STUB[1]: multi_root;
	wire SINGLE_VW_STUB[2]: multi_root;
	wire SINGLE_VW_STUB[3]: multi_root;
	wire SINGLE_VW_STUB[4]: multi_root;
	wire SINGLE_VW_S_STUB[0]: multi_root;
	wire SINGLE_VW_S_STUB[1]: multi_root;
	wire SINGLE_VW_S_STUB[2]: multi_root;
	wire SINGLE_VW_S_STUB[3]: multi_root;
	wire SINGLE_VW_S_STUB[4]: multi_root;
	wire SINGLE_VE[0]: multi_root;
	wire SINGLE_VE[1]: multi_root;
	wire SINGLE_VE[2]: multi_root;
	wire SINGLE_VE[3]: multi_root;
	wire SINGLE_VE[4]: multi_root;
	wire SINGLE_VE_S[0]: multi_branch N;
	wire SINGLE_VE_S[1]: multi_branch N;
	wire SINGLE_VE_S[2]: multi_branch N;
	wire SINGLE_VE_S[3]: multi_branch N;
	wire SINGLE_VE_S[4]: multi_branch N;
	wire SINGLE_VE_STUB[0]: multi_root;
	wire SINGLE_VE_STUB[1]: multi_root;
	wire SINGLE_VE_STUB[2]: multi_root;
	wire SINGLE_VE_STUB[3]: multi_root;
	wire SINGLE_VE_STUB[4]: multi_root;
	wire SINGLE_VE_S_STUB[0]: multi_root;
	wire SINGLE_VE_S_STUB[1]: multi_root;
	wire SINGLE_VE_S_STUB[2]: multi_root;
	wire SINGLE_VE_S_STUB[3]: multi_root;
	wire SINGLE_VE_S_STUB[4]: multi_root;
	wire LONG_H[0]: regional LONG_H;
	wire LONG_H[1]: regional LONG_H;
	wire LONG_IO_S[0]: regional LONG_H_IO0;
	wire LONG_IO_S[1]: regional LONG_H;
	wire LONG_IO_N[0]: regional LONG_H_IO0;
	wire LONG_IO_N[1]: regional LONG_H;
	wire LONG_V[0]: regional LONG_V;
	wire LONG_V[1]: regional LONG_V;
	wire LONG_IO_W[0]: regional LONG_V_IO0;
	wire LONG_IO_W[1]: regional LONG_V_IO1;
	wire LONG_IO_E[0]: regional LONG_V_IO0;
	wire LONG_IO_E[1]: regional LONG_V_IO1;
	wire GCLK_V: regional LONG_V_IO1;
	wire ACLK_V: regional LONG_V_IO1;
	wire GCLK: regional GLOBAL;
	wire ACLK: regional GLOBAL;
	wire IOCLK_W[0]: regional GLOBAL;
	wire IOCLK_W[1]: regional GLOBAL;
	wire IOCLK_E[0]: regional GLOBAL;
	wire IOCLK_E[1]: regional GLOBAL;
	wire IOCLK_S[0]: regional GLOBAL;
	wire IOCLK_S[1]: regional GLOBAL;
	wire IOCLK_N[0]: regional GLOBAL;
	wire IOCLK_N[1]: regional GLOBAL;
	wire IMUX_CLB_A: mux;
	wire IMUX_CLB_B: mux;
	wire IMUX_CLB_C: mux;
	wire IMUX_CLB_D: mux;
	wire IMUX_CLB_E: mux;
	wire IMUX_CLB_DI: mux;
	wire IMUX_CLB_EC: mux;
	wire IMUX_CLB_RD: mux;
	wire IMUX_CLB_K: mux;
	wire IMUX_IO_W_O[0]: mux;
	wire IMUX_IO_W_O[1]: mux;
	wire IMUX_IO_W_T[0]: mux;
	wire IMUX_IO_W_T[1]: mux;
	wire IMUX_IO_W_IK[0]: mux;
	wire IMUX_IO_W_IK[1]: mux;
	wire IMUX_IO_W_OK[0]: mux;
	wire IMUX_IO_W_OK[1]: mux;
	wire IMUX_IO_E_O[0]: mux;
	wire IMUX_IO_E_O[1]: mux;
	wire IMUX_IO_E_T[0]: mux;
	wire IMUX_IO_E_T[1]: mux;
	wire IMUX_IO_E_IK[0]: mux;
	wire IMUX_IO_E_IK[1]: mux;
	wire IMUX_IO_E_OK[0]: mux;
	wire IMUX_IO_E_OK[1]: mux;
	wire IMUX_IO_S_O[0]: mux;
	wire IMUX_IO_S_O[1]: mux;
	wire IMUX_IO_S_T[0]: mux;
	wire IMUX_IO_S_T[1]: mux;
	wire IMUX_IO_S_IK[0]: mux;
	wire IMUX_IO_S_IK[1]: mux;
	wire IMUX_IO_S_OK[0]: mux;
	wire IMUX_IO_S_OK[1]: mux;
	wire IMUX_IO_N_O[0]: mux;
	wire IMUX_IO_N_O[1]: mux;
	wire IMUX_IO_N_T[0]: mux;
	wire IMUX_IO_N_T[1]: mux;
	wire IMUX_IO_N_IK[0]: mux;
	wire IMUX_IO_N_IK[1]: mux;
	wire IMUX_IO_N_OK[0]: mux;
	wire IMUX_IO_N_OK[1]: mux;
	wire IMUX_TBUF_I[0]: mux;
	wire IMUX_TBUF_I[1]: mux;
	wire IMUX_TBUF_I[2]: mux;
	wire IMUX_TBUF_I[3]: mux;
	wire IMUX_TBUF_T[0]: mux;
	wire IMUX_TBUF_T[1]: mux;
	wire IMUX_TBUF_T[2]: mux;
	wire IMUX_TBUF_T[3]: mux;
	wire IMUX_BUFG: mux;
	wire IMUX_IOCLK[0]: mux;
	wire IMUX_IOCLK[1]: mux;
	wire OUT_CLB_X: bel;
	wire OUT_CLB_X_W: branch E;
	wire OUT_CLB_X_E: branch W;
	wire OUT_CLB_X_ES: branch N;
	wire OUT_CLB_Y: bel;
	wire OUT_CLB_Y_E: branch W;
	wire OUT_CLB_Y_S: branch N;
	wire OUT_IO_W_I[0]: bel;
	wire OUT_IO_W_I[1]: bel;
	wire OUT_IO_W_I_S1: branch N;
	wire OUT_IO_W_Q[0]: bel;
	wire OUT_IO_W_Q[1]: bel;
	wire OUT_IO_W_Q_S1: branch N;
	wire OUT_IO_E_I[0]: bel;
	wire OUT_IO_E_I[1]: bel;
	wire OUT_IO_E_I_S1: branch N;
	wire OUT_IO_E_Q[0]: bel;
	wire OUT_IO_E_Q[1]: bel;
	wire OUT_IO_E_Q_S1: branch N;
	wire OUT_IO_S_I[0]: bel;
	wire OUT_IO_S_I[1]: bel;
	wire OUT_IO_S_I_E1: branch W;
	wire OUT_IO_S_Q[0]: bel;
	wire OUT_IO_S_Q[1]: bel;
	wire OUT_IO_S_Q_E1: branch W;
	wire OUT_IO_N_I[0]: bel;
	wire OUT_IO_N_I[1]: bel;
	wire OUT_IO_N_I_E1: branch W;
	wire OUT_IO_N_Q[0]: bel;
	wire OUT_IO_N_Q[1]: bel;
	wire OUT_IO_N_Q_E1: branch W;
	wire OUT_CLKIOB: bel;
	wire OUT_OSC: bel;

	tile_slot MAIN {
		bel_slot INT: routing;
		bel_slot CLB: CLB;
		bel_slot TBUF[0]: TBUF;
		bel_slot TBUF[1]: TBUF;
		bel_slot TBUF_E[0]: TBUF;
		bel_slot TBUF_E[1]: TBUF;
		bel_slot PULLUP_TBUF[0]: PULLUP;
		bel_slot PULLUP_TBUF[1]: PULLUP;
		bel_slot IO_W[0]: IO;
		bel_slot IO_W[1]: IO;
		bel_slot IO_E[0]: IO;
		bel_slot IO_E[1]: IO;
		bel_slot IO_S[0]: IO;
		bel_slot IO_S[1]: IO;
		bel_slot IO_N[0]: IO;
		bel_slot IO_N[1]: IO;
		bel_slot CLKIOB: CLKIOB;
		bel_slot BUFG: routing;
		bel_slot OSC: OSC;

		tile_class CLB0 {
			cell CELL;
			cell E;
			cell S;
			cell N;
			bitrect MAIN: Vertical (rev 22, rev 8);
			bitrect MAIN_N: Vertical (rev 22, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				progbuf CELL.SINGLE_H[4] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[4] = CELL.SINGLE_H[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S_STUB[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
		}

		tile_class CLB1 {
			cell CELL;
			cell E;
			cell S;
			cell N;
			bitrect MAIN: Vertical (rev 22, rev 8);
			bitrect MAIN_N: Vertical (rev 22, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				progbuf CELL.SINGLE_H[0] = CELL.SINGLE_H_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S[2] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S_STUB[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_H_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_H_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
		}

		tile_class CLB2 {
			cell CELL;
			cell E;
			cell S;
			cell N;
			bitrect MAIN: Vertical (rev 22, rev 8);
			bitrect MAIN_N: Vertical (rev 22, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				progbuf CELL.SINGLE_H[2] = CELL.SINGLE_H_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[2] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_H_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_H_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_H_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
		}

		tile_class CLB_W0 {
			cell CELL;
			cell E;
			cell S;
			cell N;
			bitrect MAIN: Vertical (rev 29, rev 8);
			bitrect MAIN_N: Vertical (rev 29, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[0] | CELL.OUT_IO_W_I[0];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_VW[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_VW[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_VW[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_O[0] = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_H[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_H[1] | CELL.LONG_IO_W[0];
				mux CELL.IMUX_IO_W_O[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_H[0] | CELL.LONG_IO_W[0] | CELL.OUT_CLB_X | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_T[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_T[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_IK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_IK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_VW[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_VW[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_VW[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_VW[4] | CELL.LONG_IO_W[1];
				progbuf CELL.SINGLE_H[4] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[4] = CELL.SINGLE_H[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VW_S[2] = CELL.SINGLE_VW_S_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VW_S_STUB[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.SINGLE_H[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_W_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_VW[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_W[0] {
				input O = CELL.IMUX_IO_W_O[0];
				input T = CELL.IMUX_IO_W_T[0];
				input IK = CELL.IMUX_IO_W_IK[0];
				input OK = CELL.IMUX_IO_W_OK[0];
				output I = CELL.OUT_IO_W_I[0];
				output Q = CELL.OUT_IO_W_Q[0];
			}

			bel IO_W[1] {
				input O = CELL.IMUX_IO_W_O[1];
				input T = CELL.IMUX_IO_W_T[1];
				input IK = CELL.IMUX_IO_W_IK[1];
				input OK = CELL.IMUX_IO_W_OK[1];
				output I = CELL.OUT_IO_W_I[1];
				output Q = CELL.OUT_IO_W_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_W_O[0]            IO_W[0].O
			// wire CELL.IMUX_IO_W_O[1]            IO_W[1].O
			// wire CELL.IMUX_IO_W_T[0]            IO_W[0].T
			// wire CELL.IMUX_IO_W_T[1]            IO_W[1].T
			// wire CELL.IMUX_IO_W_IK[0]           IO_W[0].IK
			// wire CELL.IMUX_IO_W_IK[1]           IO_W[1].IK
			// wire CELL.IMUX_IO_W_OK[0]           IO_W[0].OK
			// wire CELL.IMUX_IO_W_OK[1]           IO_W[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_W_I[0]             IO_W[0].I
			// wire CELL.OUT_IO_W_I[1]             IO_W[1].I
			// wire CELL.OUT_IO_W_Q[0]             IO_W[0].Q
			// wire CELL.OUT_IO_W_Q[1]             IO_W[1].Q
		}

		tile_class CLB_W1 {
			cell CELL;
			cell E;
			cell S;
			cell N;
			bitrect MAIN: Vertical (rev 29, rev 8);
			bitrect MAIN_N: Vertical (rev 29, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[0] | CELL.OUT_IO_W_I[0];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_VW[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_VW[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_VW[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_O[0] = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_H[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_H[1] | CELL.LONG_IO_W[0];
				mux CELL.IMUX_IO_W_O[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_H[0] | CELL.LONG_IO_W[0] | CELL.OUT_CLB_X | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_T[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_T[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_IK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_IK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_VW[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_VW[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_VW[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_VW[4] | CELL.LONG_IO_W[1];
				progbuf CELL.SINGLE_H[0] = CELL.SINGLE_H_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VW_S[4] = CELL.SINGLE_VW_S_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VW_S_STUB[4] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.SINGLE_H[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_W_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S_STUB[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_W[0] {
				input O = CELL.IMUX_IO_W_O[0];
				input T = CELL.IMUX_IO_W_T[0];
				input IK = CELL.IMUX_IO_W_IK[0];
				input OK = CELL.IMUX_IO_W_OK[0];
				output I = CELL.OUT_IO_W_I[0];
				output Q = CELL.OUT_IO_W_Q[0];
			}

			bel IO_W[1] {
				input O = CELL.IMUX_IO_W_O[1];
				input T = CELL.IMUX_IO_W_T[1];
				input IK = CELL.IMUX_IO_W_IK[1];
				input OK = CELL.IMUX_IO_W_OK[1];
				output I = CELL.OUT_IO_W_I[1];
				output Q = CELL.OUT_IO_W_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_W_O[0]            IO_W[0].O
			// wire CELL.IMUX_IO_W_O[1]            IO_W[1].O
			// wire CELL.IMUX_IO_W_T[0]            IO_W[0].T
			// wire CELL.IMUX_IO_W_T[1]            IO_W[1].T
			// wire CELL.IMUX_IO_W_IK[0]           IO_W[0].IK
			// wire CELL.IMUX_IO_W_IK[1]           IO_W[1].IK
			// wire CELL.IMUX_IO_W_OK[0]           IO_W[0].OK
			// wire CELL.IMUX_IO_W_OK[1]           IO_W[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_W_I[0]             IO_W[0].I
			// wire CELL.OUT_IO_W_I[1]             IO_W[1].I
			// wire CELL.OUT_IO_W_Q[0]             IO_W[0].Q
			// wire CELL.OUT_IO_W_Q[1]             IO_W[1].Q
		}

		tile_class CLB_W2 {
			cell CELL;
			cell E;
			cell S;
			cell N;
			bitrect MAIN: Vertical (rev 29, rev 8);
			bitrect MAIN_N: Vertical (rev 29, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[0] | CELL.OUT_IO_W_I[0];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_VW[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_VW[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_VW[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_O[0] = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_H[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_H[1] | CELL.LONG_IO_W[0];
				mux CELL.IMUX_IO_W_O[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_H[0] | CELL.LONG_IO_W[0] | CELL.OUT_CLB_X | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_T[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_T[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_IK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_IK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_VW[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_VW[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_VW[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_VW[4] | CELL.LONG_IO_W[1];
				progbuf CELL.SINGLE_H[2] = CELL.SINGLE_H_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[2] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.SINGLE_H[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_W_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_W[0] {
				input O = CELL.IMUX_IO_W_O[0];
				input T = CELL.IMUX_IO_W_T[0];
				input IK = CELL.IMUX_IO_W_IK[0];
				input OK = CELL.IMUX_IO_W_OK[0];
				output I = CELL.OUT_IO_W_I[0];
				output Q = CELL.OUT_IO_W_Q[0];
			}

			bel IO_W[1] {
				input O = CELL.IMUX_IO_W_O[1];
				input T = CELL.IMUX_IO_W_T[1];
				input IK = CELL.IMUX_IO_W_IK[1];
				input OK = CELL.IMUX_IO_W_OK[1];
				output I = CELL.OUT_IO_W_I[1];
				output Q = CELL.OUT_IO_W_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_W_O[0]            IO_W[0].O
			// wire CELL.IMUX_IO_W_O[1]            IO_W[1].O
			// wire CELL.IMUX_IO_W_T[0]            IO_W[0].T
			// wire CELL.IMUX_IO_W_T[1]            IO_W[1].T
			// wire CELL.IMUX_IO_W_IK[0]           IO_W[0].IK
			// wire CELL.IMUX_IO_W_IK[1]           IO_W[1].IK
			// wire CELL.IMUX_IO_W_OK[0]           IO_W[0].OK
			// wire CELL.IMUX_IO_W_OK[1]           IO_W[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_W_I[0]             IO_W[0].I
			// wire CELL.OUT_IO_W_I[1]             IO_W[1].I
			// wire CELL.OUT_IO_W_Q[0]             IO_W[0].Q
			// wire CELL.OUT_IO_W_Q[1]             IO_W[1].Q
		}

		tile_class CLB_E0 {
			cell CELL;
			cell S;
			cell N;
			bitrect MAIN: Vertical (rev 36, rev 8);
			bitrect MAIN_N: Vertical (rev 36, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_IO_E_I[0] | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_E_O[0] = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_H[4] | CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_H[1] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_E_O[1] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_H[0] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_X | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_E_T[0] = CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_T[1] = CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_IK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_IK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_I[2] = CELL.SINGLE_VE[3];
				mux CELL.IMUX_TBUF_I[3] = CELL.SINGLE_VE[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[2] = CELL.SINGLE_VE[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_TBUF_T[3] = CELL.SINGLE_VE[4] | CELL.LONG_IO_E[1];
				progbuf CELL.SINGLE_H[4] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[4] = CELL.SINGLE_H[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S_STUB[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VE_S[2] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VE_S_STUB[2] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.SINGLE_H[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_E_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_E_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel TBUF_E[0] {
				input I = CELL.IMUX_TBUF_I[2];
				input T = CELL.IMUX_TBUF_T[2];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF_E[1] {
				input I = CELL.IMUX_TBUF_I[3];
				input T = CELL.IMUX_TBUF_T[3];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_E[0] {
				input O = CELL.IMUX_IO_E_O[0];
				input T = CELL.IMUX_IO_E_T[0];
				input IK = CELL.IMUX_IO_E_IK[0];
				input OK = CELL.IMUX_IO_E_OK[0];
				output I = CELL.OUT_IO_E_I[0];
				output Q = CELL.OUT_IO_E_Q[0];
			}

			bel IO_E[1] {
				input O = CELL.IMUX_IO_E_O[1];
				input T = CELL.IMUX_IO_E_T[1];
				input IK = CELL.IMUX_IO_E_IK[1];
				input OK = CELL.IMUX_IO_E_OK[1];
				output I = CELL.OUT_IO_E_I[1];
				output Q = CELL.OUT_IO_E_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O TBUF_E[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O TBUF_E[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_E_O[0]            IO_E[0].O
			// wire CELL.IMUX_IO_E_O[1]            IO_E[1].O
			// wire CELL.IMUX_IO_E_T[0]            IO_E[0].T
			// wire CELL.IMUX_IO_E_T[1]            IO_E[1].T
			// wire CELL.IMUX_IO_E_IK[0]           IO_E[0].IK
			// wire CELL.IMUX_IO_E_IK[1]           IO_E[1].IK
			// wire CELL.IMUX_IO_E_OK[0]           IO_E[0].OK
			// wire CELL.IMUX_IO_E_OK[1]           IO_E[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_I[2]            TBUF_E[0].I
			// wire CELL.IMUX_TBUF_I[3]            TBUF_E[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_TBUF_T[2]            TBUF_E[0].T
			// wire CELL.IMUX_TBUF_T[3]            TBUF_E[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_E_I[0]             IO_E[0].I
			// wire CELL.OUT_IO_E_I[1]             IO_E[1].I
			// wire CELL.OUT_IO_E_Q[0]             IO_E[0].Q
			// wire CELL.OUT_IO_E_Q[1]             IO_E[1].Q
		}

		tile_class CLB_E1 {
			cell CELL;
			cell S;
			cell N;
			bitrect MAIN: Vertical (rev 36, rev 8);
			bitrect MAIN_N: Vertical (rev 36, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_IO_E_I[0] | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_E_O[0] = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_H[4] | CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_H[1] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_E_O[1] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_H[0] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_X | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_E_T[0] = CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_T[1] = CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_IK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_IK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_I[2] = CELL.SINGLE_VE[3];
				mux CELL.IMUX_TBUF_I[3] = CELL.SINGLE_VE[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[2] = CELL.SINGLE_VE[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_TBUF_T[3] = CELL.SINGLE_VE[4] | CELL.LONG_IO_E[1];
				progbuf CELL.SINGLE_H[0] = CELL.SINGLE_H_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S[2] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S_STUB[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VE_S[4] = CELL.SINGLE_VE_S_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VE_S_STUB[4] = CELL.SINGLE_VE_S[4] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.SINGLE_H[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_E_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_E_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_H_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_H_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S_STUB[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel TBUF_E[0] {
				input I = CELL.IMUX_TBUF_I[2];
				input T = CELL.IMUX_TBUF_T[2];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF_E[1] {
				input I = CELL.IMUX_TBUF_I[3];
				input T = CELL.IMUX_TBUF_T[3];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_E[0] {
				input O = CELL.IMUX_IO_E_O[0];
				input T = CELL.IMUX_IO_E_T[0];
				input IK = CELL.IMUX_IO_E_IK[0];
				input OK = CELL.IMUX_IO_E_OK[0];
				output I = CELL.OUT_IO_E_I[0];
				output Q = CELL.OUT_IO_E_Q[0];
			}

			bel IO_E[1] {
				input O = CELL.IMUX_IO_E_O[1];
				input T = CELL.IMUX_IO_E_T[1];
				input IK = CELL.IMUX_IO_E_IK[1];
				input OK = CELL.IMUX_IO_E_OK[1];
				output I = CELL.OUT_IO_E_I[1];
				output Q = CELL.OUT_IO_E_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O TBUF_E[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O TBUF_E[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_E_O[0]            IO_E[0].O
			// wire CELL.IMUX_IO_E_O[1]            IO_E[1].O
			// wire CELL.IMUX_IO_E_T[0]            IO_E[0].T
			// wire CELL.IMUX_IO_E_T[1]            IO_E[1].T
			// wire CELL.IMUX_IO_E_IK[0]           IO_E[0].IK
			// wire CELL.IMUX_IO_E_IK[1]           IO_E[1].IK
			// wire CELL.IMUX_IO_E_OK[0]           IO_E[0].OK
			// wire CELL.IMUX_IO_E_OK[1]           IO_E[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_I[2]            TBUF_E[0].I
			// wire CELL.IMUX_TBUF_I[3]            TBUF_E[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_TBUF_T[2]            TBUF_E[0].T
			// wire CELL.IMUX_TBUF_T[3]            TBUF_E[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_E_I[0]             IO_E[0].I
			// wire CELL.OUT_IO_E_I[1]             IO_E[1].I
			// wire CELL.OUT_IO_E_Q[0]             IO_E[0].Q
			// wire CELL.OUT_IO_E_Q[1]             IO_E[1].Q
		}

		tile_class CLB_E2 {
			cell CELL;
			cell S;
			cell N;
			bitrect MAIN: Vertical (rev 36, rev 8);
			bitrect MAIN_N: Vertical (rev 36, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_IO_E_I[0] | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_E_O[0] = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_H[4] | CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_H[1] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_E_O[1] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_H[0] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_X | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_E_T[0] = CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_T[1] = CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_IK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_IK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_I[2] = CELL.SINGLE_VE[3];
				mux CELL.IMUX_TBUF_I[3] = CELL.SINGLE_VE[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[2] = CELL.SINGLE_VE[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_TBUF_T[3] = CELL.SINGLE_VE[4] | CELL.LONG_IO_E[1];
				progbuf CELL.SINGLE_H[2] = CELL.SINGLE_H_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[2] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.SINGLE_H[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_E_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_E_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_H_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_H_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_H_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel TBUF_E[0] {
				input I = CELL.IMUX_TBUF_I[2];
				input T = CELL.IMUX_TBUF_T[2];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF_E[1] {
				input I = CELL.IMUX_TBUF_I[3];
				input T = CELL.IMUX_TBUF_T[3];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_E[0] {
				input O = CELL.IMUX_IO_E_O[0];
				input T = CELL.IMUX_IO_E_T[0];
				input IK = CELL.IMUX_IO_E_IK[0];
				input OK = CELL.IMUX_IO_E_OK[0];
				output I = CELL.OUT_IO_E_I[0];
				output Q = CELL.OUT_IO_E_Q[0];
			}

			bel IO_E[1] {
				input O = CELL.IMUX_IO_E_O[1];
				input T = CELL.IMUX_IO_E_T[1];
				input IK = CELL.IMUX_IO_E_IK[1];
				input OK = CELL.IMUX_IO_E_OK[1];
				output I = CELL.OUT_IO_E_I[1];
				output Q = CELL.OUT_IO_E_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O TBUF_E[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O TBUF_E[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_E_O[0]            IO_E[0].O
			// wire CELL.IMUX_IO_E_O[1]            IO_E[1].O
			// wire CELL.IMUX_IO_E_T[0]            IO_E[0].T
			// wire CELL.IMUX_IO_E_T[1]            IO_E[1].T
			// wire CELL.IMUX_IO_E_IK[0]           IO_E[0].IK
			// wire CELL.IMUX_IO_E_IK[1]           IO_E[1].IK
			// wire CELL.IMUX_IO_E_OK[0]           IO_E[0].OK
			// wire CELL.IMUX_IO_E_OK[1]           IO_E[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_I[2]            TBUF_E[0].I
			// wire CELL.IMUX_TBUF_I[3]            TBUF_E[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_TBUF_T[2]            TBUF_E[0].T
			// wire CELL.IMUX_TBUF_T[3]            TBUF_E[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_E_I[0]             IO_E[0].I
			// wire CELL.OUT_IO_E_I[1]             IO_E[1].I
			// wire CELL.OUT_IO_E_Q[0]             IO_E[0].Q
			// wire CELL.OUT_IO_E_Q[1]             IO_E[1].Q
		}

		tile_class CLB_E3 {
			cell CELL;
			cell S;
			cell N;
			bitrect MAIN: Vertical (rev 36, rev 8);
			bitrect MAIN_N: Vertical (rev 36, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_IO_E_I[0] | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_E_O[0] = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_H[4] | CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_H[1] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_E_O[1] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_H[0] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_X | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_E_T[0] = CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_T[1] = CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_IK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_IK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_I[2] = CELL.SINGLE_VE[3];
				mux CELL.IMUX_TBUF_I[3] = CELL.SINGLE_VE[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[2] = CELL.SINGLE_VE[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_TBUF_T[3] = CELL.SINGLE_VE[4] | CELL.LONG_IO_E[1];
				progbuf CELL.SINGLE_H[0] = CELL.SINGLE_H_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S[2] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S_STUB[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.SINGLE_H[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_E_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_E_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_H_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_H_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel TBUF_E[0] {
				input I = CELL.IMUX_TBUF_I[2];
				input T = CELL.IMUX_TBUF_T[2];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF_E[1] {
				input I = CELL.IMUX_TBUF_I[3];
				input T = CELL.IMUX_TBUF_T[3];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_E[0] {
				input O = CELL.IMUX_IO_E_O[0];
				input T = CELL.IMUX_IO_E_T[0];
				input IK = CELL.IMUX_IO_E_IK[0];
				input OK = CELL.IMUX_IO_E_OK[0];
				output I = CELL.OUT_IO_E_I[0];
				output Q = CELL.OUT_IO_E_Q[0];
			}

			bel IO_E[1] {
				input O = CELL.IMUX_IO_E_O[1];
				input T = CELL.IMUX_IO_E_T[1];
				input IK = CELL.IMUX_IO_E_IK[1];
				input OK = CELL.IMUX_IO_E_OK[1];
				output I = CELL.OUT_IO_E_I[1];
				output Q = CELL.OUT_IO_E_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O TBUF_E[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O TBUF_E[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_E_O[0]            IO_E[0].O
			// wire CELL.IMUX_IO_E_O[1]            IO_E[1].O
			// wire CELL.IMUX_IO_E_T[0]            IO_E[0].T
			// wire CELL.IMUX_IO_E_T[1]            IO_E[1].T
			// wire CELL.IMUX_IO_E_IK[0]           IO_E[0].IK
			// wire CELL.IMUX_IO_E_IK[1]           IO_E[1].IK
			// wire CELL.IMUX_IO_E_OK[0]           IO_E[0].OK
			// wire CELL.IMUX_IO_E_OK[1]           IO_E[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_I[2]            TBUF_E[0].I
			// wire CELL.IMUX_TBUF_I[3]            TBUF_E[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_TBUF_T[2]            TBUF_E[0].T
			// wire CELL.IMUX_TBUF_T[3]            TBUF_E[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_E_I[0]             IO_E[0].I
			// wire CELL.OUT_IO_E_I[1]             IO_E[1].I
			// wire CELL.OUT_IO_E_Q[0]             IO_E[0].Q
			// wire CELL.OUT_IO_E_Q[1]             IO_E[1].Q
		}

		tile_class CLB_S0 {
			cell CELL;
			cell E;
			cell N;
			bitrect MAIN: Vertical (rev 22, rev 13);
			bitrect MAIN_N: Vertical (rev 22, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W;
				mux CELL.IMUX_CLB_D = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | CELL.OUT_IO_S_I[0];
				mux CELL.IMUX_CLB_E = CELL.SINGLE_HS[4] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_HS[2] | CELL.SINGLE_V[3] | CELL.LONG_IO_S[1] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_HS[1] | CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V;
				mux CELL.IMUX_IO_S_O[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_IO_S[0] | CELL.LONG_V[0] | CELL.ACLK_V;
				mux CELL.IMUX_IO_S_O[1] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_S_T[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_T[1] = CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_IK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_IK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				progbuf CELL.SINGLE_H[4] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[4] = CELL.SINGLE_H[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS[2] = CELL.SINGLE_HS_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_HS[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S_STUB[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HS[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HS[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HS[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.ACLK @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_S_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_S_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_HS_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_HS_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_HS_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_HS_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel IO_S[0] {
				input O = CELL.IMUX_IO_S_O[0];
				input T = CELL.IMUX_IO_S_T[0];
				input IK = CELL.IMUX_IO_S_IK[0];
				input OK = CELL.IMUX_IO_S_OK[0];
				output I = CELL.OUT_IO_S_I[0];
				output Q = CELL.OUT_IO_S_Q[0];
			}

			bel IO_S[1] {
				input O = CELL.IMUX_IO_S_O[1];
				input T = CELL.IMUX_IO_S_T[1];
				input IK = CELL.IMUX_IO_S_IK[1];
				input OK = CELL.IMUX_IO_S_OK[1];
				output I = CELL.OUT_IO_S_I[1];
				output Q = CELL.OUT_IO_S_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_S_O[0]            IO_S[0].O
			// wire CELL.IMUX_IO_S_O[1]            IO_S[1].O
			// wire CELL.IMUX_IO_S_T[0]            IO_S[0].T
			// wire CELL.IMUX_IO_S_T[1]            IO_S[1].T
			// wire CELL.IMUX_IO_S_IK[0]           IO_S[0].IK
			// wire CELL.IMUX_IO_S_IK[1]           IO_S[1].IK
			// wire CELL.IMUX_IO_S_OK[0]           IO_S[0].OK
			// wire CELL.IMUX_IO_S_OK[1]           IO_S[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_S_I[0]             IO_S[0].I
			// wire CELL.OUT_IO_S_I[1]             IO_S[1].I
			// wire CELL.OUT_IO_S_Q[0]             IO_S[0].Q
			// wire CELL.OUT_IO_S_Q[1]             IO_S[1].Q
		}

		tile_class CLB_S1 {
			cell CELL;
			cell E;
			cell N;
			bitrect MAIN: Vertical (rev 22, rev 13);
			bitrect MAIN_N: Vertical (rev 22, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W;
				mux CELL.IMUX_CLB_D = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | CELL.OUT_IO_S_I[0];
				mux CELL.IMUX_CLB_E = CELL.SINGLE_HS[4] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_HS[2] | CELL.SINGLE_V[3] | CELL.LONG_IO_S[1] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_HS[1] | CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V;
				mux CELL.IMUX_IO_S_O[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.SINGLE_V_STUB[0] | CELL.LONG_IO_S[0] | CELL.LONG_V[0] | CELL.ACLK_V;
				mux CELL.IMUX_IO_S_O[1] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V_STUB[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_S_T[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_T[1] = CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_IK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_IK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				progbuf CELL.SINGLE_H[0] = CELL.SINGLE_H_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS[0] = CELL.SINGLE_HS_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS_STUB[0] = CELL.SINGLE_HS[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V[0] = CELL.SINGLE_V_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S[2] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_STUB[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S_STUB[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.SINGLE_V_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HS[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HS[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HS[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.ACLK @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_S_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V_STUB[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V_STUB[0] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V_STUB[0] = CELL.OUT_IO_S_Q_E1 @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_H_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_H_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_HS_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[0] = CELL.SINGLE_HS_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_HS_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_STUB[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel IO_S[0] {
				input O = CELL.IMUX_IO_S_O[0];
				input T = CELL.IMUX_IO_S_T[0];
				input IK = CELL.IMUX_IO_S_IK[0];
				input OK = CELL.IMUX_IO_S_OK[0];
				output I = CELL.OUT_IO_S_I[0];
				output Q = CELL.OUT_IO_S_Q[0];
			}

			bel IO_S[1] {
				input O = CELL.IMUX_IO_S_O[1];
				input T = CELL.IMUX_IO_S_T[1];
				input IK = CELL.IMUX_IO_S_IK[1];
				input OK = CELL.IMUX_IO_S_OK[1];
				output I = CELL.OUT_IO_S_I[1];
				output Q = CELL.OUT_IO_S_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_S_O[0]            IO_S[0].O
			// wire CELL.IMUX_IO_S_O[1]            IO_S[1].O
			// wire CELL.IMUX_IO_S_T[0]            IO_S[0].T
			// wire CELL.IMUX_IO_S_T[1]            IO_S[1].T
			// wire CELL.IMUX_IO_S_IK[0]           IO_S[0].IK
			// wire CELL.IMUX_IO_S_IK[1]           IO_S[1].IK
			// wire CELL.IMUX_IO_S_OK[0]           IO_S[0].OK
			// wire CELL.IMUX_IO_S_OK[1]           IO_S[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_S_I[0]             IO_S[0].I
			// wire CELL.OUT_IO_S_I[1]             IO_S[1].I
			// wire CELL.OUT_IO_S_Q[0]             IO_S[0].Q
			// wire CELL.OUT_IO_S_Q[1]             IO_S[1].Q
		}

		tile_class CLB_S2 {
			cell CELL;
			cell E;
			cell N;
			bitrect MAIN: Vertical (rev 22, rev 13);
			bitrect MAIN_N: Vertical (rev 22, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W;
				mux CELL.IMUX_CLB_D = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | CELL.OUT_IO_S_I[0];
				mux CELL.IMUX_CLB_E = CELL.SINGLE_HS[4] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_HS[2] | CELL.SINGLE_V[3] | CELL.LONG_IO_S[1] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_HS[1] | CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V;
				mux CELL.IMUX_IO_S_O[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_IO_S[0] | CELL.LONG_V[0] | CELL.ACLK_V;
				mux CELL.IMUX_IO_S_O[1] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_S_T[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_T[1] = CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_IK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_IK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				progbuf CELL.SINGLE_H[2] = CELL.SINGLE_H_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[2] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS[4] = CELL.SINGLE_HS_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS_STUB[4] = CELL.SINGLE_HS[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V[2] = CELL.SINGLE_V_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_STUB[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HS[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HS[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HS[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.ACLK @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_S_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_S_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_H_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_H_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_H_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_V_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_HS_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_HS_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_STUB[4] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_STUB[4] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_STUB[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel IO_S[0] {
				input O = CELL.IMUX_IO_S_O[0];
				input T = CELL.IMUX_IO_S_T[0];
				input IK = CELL.IMUX_IO_S_IK[0];
				input OK = CELL.IMUX_IO_S_OK[0];
				output I = CELL.OUT_IO_S_I[0];
				output Q = CELL.OUT_IO_S_Q[0];
			}

			bel IO_S[1] {
				input O = CELL.IMUX_IO_S_O[1];
				input T = CELL.IMUX_IO_S_T[1];
				input IK = CELL.IMUX_IO_S_IK[1];
				input OK = CELL.IMUX_IO_S_OK[1];
				output I = CELL.OUT_IO_S_I[1];
				output Q = CELL.OUT_IO_S_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_S_O[0]            IO_S[0].O
			// wire CELL.IMUX_IO_S_O[1]            IO_S[1].O
			// wire CELL.IMUX_IO_S_T[0]            IO_S[0].T
			// wire CELL.IMUX_IO_S_T[1]            IO_S[1].T
			// wire CELL.IMUX_IO_S_IK[0]           IO_S[0].IK
			// wire CELL.IMUX_IO_S_IK[1]           IO_S[1].IK
			// wire CELL.IMUX_IO_S_OK[0]           IO_S[0].OK
			// wire CELL.IMUX_IO_S_OK[1]           IO_S[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_S_I[0]             IO_S[0].I
			// wire CELL.OUT_IO_S_I[1]             IO_S[1].I
			// wire CELL.OUT_IO_S_Q[0]             IO_S[0].Q
			// wire CELL.OUT_IO_S_Q[1]             IO_S[1].Q
		}

		tile_class CLB_SW2_S {
			cell CELL;
			cell E;
			cell N;
			bitrect MAIN: Vertical (rev 29, rev 13);
			bitrect MAIN_N: Vertical (rev 29, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[0] | CELL.OUT_IO_W_I[0];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W;
				mux CELL.IMUX_CLB_D = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.LONG_H[0] | CELL.OUT_IO_S_I[0];
				mux CELL.IMUX_CLB_E = CELL.SINGLE_HS[4] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[1];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_VW[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_HS[2] | CELL.SINGLE_VW[3] | CELL.LONG_IO_S[1] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_HS[1] | CELL.SINGLE_VW[1] | CELL.GCLK_V | CELL.ACLK_V;
				mux CELL.IMUX_IO_W_O[0] = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_H[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_H[1] | CELL.LONG_IO_W[0];
				mux CELL.IMUX_IO_W_O[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_H[0] | CELL.LONG_V[1] | CELL.LONG_IO_W[0] | CELL.OUT_CLB_X;
				mux CELL.IMUX_IO_W_T[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_T[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_IK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_IK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_S_O[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_IO_S[0] | CELL.LONG_V[0] | CELL.ACLK_V | CELL.ACLK;
				mux CELL.IMUX_IO_S_O[1] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_S_T[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_T[1] = CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_IK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_IK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_VW[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_VW[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_VW[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_VW[4] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IOCLK[0] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_VW[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IOCLK[1] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[1] | CELL.SINGLE_VW[1] | CELL.LONG_IO_W[1];
				progbuf CELL.SINGLE_H[2] = CELL.SINGLE_H_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[2] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS[4] = CELL.SINGLE_HS_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS_STUB[4] = CELL.SINGLE_HS[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VW[4] = CELL.SINGLE_VW_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VW_STUB[4] = CELL.SINGLE_VW[4] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HS[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HS[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.SINGLE_H[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HS[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_W[0] = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_W[1] = CELL.IMUX_IOCLK[1] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_S[0] = CELL.IMUX_IOCLK[0] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_S[1] = CELL.GCLK @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_W_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[0] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_VW_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_STUB[4] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_W[0] {
				input O = CELL.IMUX_IO_W_O[0];
				input T = CELL.IMUX_IO_W_T[0];
				input IK = CELL.IMUX_IO_W_IK[0];
				input OK = CELL.IMUX_IO_W_OK[0];
				output I = CELL.OUT_IO_W_I[0];
				output Q = CELL.OUT_IO_W_Q[0];
			}

			bel IO_W[1] {
				input O = CELL.IMUX_IO_W_O[1];
				input T = CELL.IMUX_IO_W_T[1];
				input IK = CELL.IMUX_IO_W_IK[1];
				input OK = CELL.IMUX_IO_W_OK[1];
				output I = CELL.OUT_IO_W_I[1];
				output Q = CELL.OUT_IO_W_Q[1];
			}

			bel IO_S[0] {
				input O = CELL.IMUX_IO_S_O[0];
				input T = CELL.IMUX_IO_S_T[0];
				input IK = CELL.IMUX_IO_S_IK[0];
				input OK = CELL.IMUX_IO_S_OK[0];
				output I = CELL.OUT_IO_S_I[0];
				output Q = CELL.OUT_IO_S_Q[0];
			}

			bel IO_S[1] {
				input O = CELL.IMUX_IO_S_O[1];
				input T = CELL.IMUX_IO_S_T[1];
				input IK = CELL.IMUX_IO_S_IK[1];
				input OK = CELL.IMUX_IO_S_OK[1];
				output I = CELL.OUT_IO_S_I[1];
				output Q = CELL.OUT_IO_S_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_W_O[0]            IO_W[0].O
			// wire CELL.IMUX_IO_W_O[1]            IO_W[1].O
			// wire CELL.IMUX_IO_W_T[0]            IO_W[0].T
			// wire CELL.IMUX_IO_W_T[1]            IO_W[1].T
			// wire CELL.IMUX_IO_W_IK[0]           IO_W[0].IK
			// wire CELL.IMUX_IO_W_IK[1]           IO_W[1].IK
			// wire CELL.IMUX_IO_W_OK[0]           IO_W[0].OK
			// wire CELL.IMUX_IO_W_OK[1]           IO_W[1].OK
			// wire CELL.IMUX_IO_S_O[0]            IO_S[0].O
			// wire CELL.IMUX_IO_S_O[1]            IO_S[1].O
			// wire CELL.IMUX_IO_S_T[0]            IO_S[0].T
			// wire CELL.IMUX_IO_S_T[1]            IO_S[1].T
			// wire CELL.IMUX_IO_S_IK[0]           IO_S[0].IK
			// wire CELL.IMUX_IO_S_IK[1]           IO_S[1].IK
			// wire CELL.IMUX_IO_S_OK[0]           IO_S[0].OK
			// wire CELL.IMUX_IO_S_OK[1]           IO_S[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_W_I[0]             IO_W[0].I
			// wire CELL.OUT_IO_W_I[1]             IO_W[1].I
			// wire CELL.OUT_IO_W_Q[0]             IO_W[0].Q
			// wire CELL.OUT_IO_W_Q[1]             IO_W[1].Q
			// wire CELL.OUT_IO_S_I[0]             IO_S[0].I
			// wire CELL.OUT_IO_S_I[1]             IO_S[1].I
			// wire CELL.OUT_IO_S_Q[0]             IO_S[0].Q
			// wire CELL.OUT_IO_S_Q[1]             IO_S[1].Q
		}

		tile_class CLB_SW0_L {
			cell CELL;
			cell E;
			cell N;
			bitrect MAIN: Vertical (rev 29, rev 13);
			bitrect MAIN_N: Vertical (rev 29, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[0] | CELL.OUT_IO_W_I[0];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W;
				mux CELL.IMUX_CLB_D = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.LONG_H[0] | CELL.OUT_IO_S_I[0];
				mux CELL.IMUX_CLB_E = CELL.SINGLE_HS[4] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[1];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_VW[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_HS[2] | CELL.SINGLE_VW[3] | CELL.LONG_IO_S[1] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_HS[1] | CELL.SINGLE_VW[1] | CELL.GCLK_V | CELL.ACLK_V;
				mux CELL.IMUX_IO_W_O[0] = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_H[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_H[1] | CELL.LONG_IO_W[0];
				mux CELL.IMUX_IO_W_O[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_H[0] | CELL.LONG_V[1] | CELL.LONG_IO_W[0] | CELL.OUT_CLB_X;
				mux CELL.IMUX_IO_W_T[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_T[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_IK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_IK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_S_O[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_IO_S[0] | CELL.LONG_V[0] | CELL.ACLK_V | CELL.ACLK;
				mux CELL.IMUX_IO_S_O[1] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_S_T[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_T[1] = CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_IK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_IK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_VW[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_VW[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_VW[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_VW[4] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IOCLK[0] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_VW[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IOCLK[1] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[1] | CELL.SINGLE_VW[1] | CELL.LONG_IO_W[1];
				progbuf CELL.SINGLE_H[4] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[4] = CELL.SINGLE_H[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS[2] = CELL.SINGLE_HS_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_HS[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VW_S[2] = CELL.SINGLE_VW_S_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VW_S_STUB[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HS[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HS[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.SINGLE_H[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HS[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_W[1] = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_W[1] = CELL.IMUX_IOCLK[1] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_S[0] = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_S[0] = CELL.IMUX_IOCLK[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_W_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[0] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_VW[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_VW[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_W[0] {
				input O = CELL.IMUX_IO_W_O[0];
				input T = CELL.IMUX_IO_W_T[0];
				input IK = CELL.IMUX_IO_W_IK[0];
				input OK = CELL.IMUX_IO_W_OK[0];
				output I = CELL.OUT_IO_W_I[0];
				output Q = CELL.OUT_IO_W_Q[0];
			}

			bel IO_W[1] {
				input O = CELL.IMUX_IO_W_O[1];
				input T = CELL.IMUX_IO_W_T[1];
				input IK = CELL.IMUX_IO_W_IK[1];
				input OK = CELL.IMUX_IO_W_OK[1];
				output I = CELL.OUT_IO_W_I[1];
				output Q = CELL.OUT_IO_W_Q[1];
			}

			bel IO_S[0] {
				input O = CELL.IMUX_IO_S_O[0];
				input T = CELL.IMUX_IO_S_T[0];
				input IK = CELL.IMUX_IO_S_IK[0];
				input OK = CELL.IMUX_IO_S_OK[0];
				output I = CELL.OUT_IO_S_I[0];
				output Q = CELL.OUT_IO_S_Q[0];
			}

			bel IO_S[1] {
				input O = CELL.IMUX_IO_S_O[1];
				input T = CELL.IMUX_IO_S_T[1];
				input IK = CELL.IMUX_IO_S_IK[1];
				input OK = CELL.IMUX_IO_S_OK[1];
				output I = CELL.OUT_IO_S_I[1];
				output Q = CELL.OUT_IO_S_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_W_O[0]            IO_W[0].O
			// wire CELL.IMUX_IO_W_O[1]            IO_W[1].O
			// wire CELL.IMUX_IO_W_T[0]            IO_W[0].T
			// wire CELL.IMUX_IO_W_T[1]            IO_W[1].T
			// wire CELL.IMUX_IO_W_IK[0]           IO_W[0].IK
			// wire CELL.IMUX_IO_W_IK[1]           IO_W[1].IK
			// wire CELL.IMUX_IO_W_OK[0]           IO_W[0].OK
			// wire CELL.IMUX_IO_W_OK[1]           IO_W[1].OK
			// wire CELL.IMUX_IO_S_O[0]            IO_S[0].O
			// wire CELL.IMUX_IO_S_O[1]            IO_S[1].O
			// wire CELL.IMUX_IO_S_T[0]            IO_S[0].T
			// wire CELL.IMUX_IO_S_T[1]            IO_S[1].T
			// wire CELL.IMUX_IO_S_IK[0]           IO_S[0].IK
			// wire CELL.IMUX_IO_S_IK[1]           IO_S[1].IK
			// wire CELL.IMUX_IO_S_OK[0]           IO_S[0].OK
			// wire CELL.IMUX_IO_S_OK[1]           IO_S[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_W_I[0]             IO_W[0].I
			// wire CELL.OUT_IO_W_I[1]             IO_W[1].I
			// wire CELL.OUT_IO_W_Q[0]             IO_W[0].Q
			// wire CELL.OUT_IO_W_Q[1]             IO_W[1].Q
			// wire CELL.OUT_IO_S_I[0]             IO_S[0].I
			// wire CELL.OUT_IO_S_I[1]             IO_S[1].I
			// wire CELL.OUT_IO_S_Q[0]             IO_S[0].Q
			// wire CELL.OUT_IO_S_Q[1]             IO_S[1].Q
		}

		tile_class CLB_SW1_L {
			cell CELL;
			cell E;
			cell N;
			bitrect MAIN: Vertical (rev 29, rev 13);
			bitrect MAIN_N: Vertical (rev 29, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[0] | CELL.OUT_IO_W_I[0];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W;
				mux CELL.IMUX_CLB_D = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.LONG_H[0] | CELL.OUT_IO_S_I[0];
				mux CELL.IMUX_CLB_E = CELL.SINGLE_HS[4] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[1];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_VW[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_HS[2] | CELL.SINGLE_VW[3] | CELL.LONG_IO_S[1] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_HS[1] | CELL.SINGLE_VW[1] | CELL.GCLK_V | CELL.ACLK_V;
				mux CELL.IMUX_IO_W_O[0] = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_H[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_H[1] | CELL.LONG_IO_W[0];
				mux CELL.IMUX_IO_W_O[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_H[0] | CELL.LONG_V[1] | CELL.LONG_IO_W[0] | CELL.OUT_CLB_X;
				mux CELL.IMUX_IO_W_T[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_T[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_IK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_IK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_S_O[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_IO_S[0] | CELL.LONG_V[0] | CELL.ACLK_V | CELL.ACLK;
				mux CELL.IMUX_IO_S_O[1] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V_STUB[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_S_T[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_T[1] = CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_IK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_IK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_VW[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_VW[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_VW[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_VW[4] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IOCLK[0] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_VW[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IOCLK[1] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[1] | CELL.SINGLE_VW[1] | CELL.LONG_IO_W[1];
				progbuf CELL.SINGLE_H[0] = CELL.SINGLE_H_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS[0] = CELL.SINGLE_HS_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS_STUB[0] = CELL.SINGLE_HS[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VW_S[4] = CELL.SINGLE_VW_S_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VW_S_STUB[4] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HS[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HS[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.SINGLE_H[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HS[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_W[1] = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_W[1] = CELL.IMUX_IOCLK[1] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_S[0] = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_S[0] = CELL.IMUX_IOCLK[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_W_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[0] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_STUB[0] = CELL.SINGLE_VW[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S_STUB[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_W[0] {
				input O = CELL.IMUX_IO_W_O[0];
				input T = CELL.IMUX_IO_W_T[0];
				input IK = CELL.IMUX_IO_W_IK[0];
				input OK = CELL.IMUX_IO_W_OK[0];
				output I = CELL.OUT_IO_W_I[0];
				output Q = CELL.OUT_IO_W_Q[0];
			}

			bel IO_W[1] {
				input O = CELL.IMUX_IO_W_O[1];
				input T = CELL.IMUX_IO_W_T[1];
				input IK = CELL.IMUX_IO_W_IK[1];
				input OK = CELL.IMUX_IO_W_OK[1];
				output I = CELL.OUT_IO_W_I[1];
				output Q = CELL.OUT_IO_W_Q[1];
			}

			bel IO_S[0] {
				input O = CELL.IMUX_IO_S_O[0];
				input T = CELL.IMUX_IO_S_T[0];
				input IK = CELL.IMUX_IO_S_IK[0];
				input OK = CELL.IMUX_IO_S_OK[0];
				output I = CELL.OUT_IO_S_I[0];
				output Q = CELL.OUT_IO_S_Q[0];
			}

			bel IO_S[1] {
				input O = CELL.IMUX_IO_S_O[1];
				input T = CELL.IMUX_IO_S_T[1];
				input IK = CELL.IMUX_IO_S_IK[1];
				input OK = CELL.IMUX_IO_S_OK[1];
				output I = CELL.OUT_IO_S_I[1];
				output Q = CELL.OUT_IO_S_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_W_O[0]            IO_W[0].O
			// wire CELL.IMUX_IO_W_O[1]            IO_W[1].O
			// wire CELL.IMUX_IO_W_T[0]            IO_W[0].T
			// wire CELL.IMUX_IO_W_T[1]            IO_W[1].T
			// wire CELL.IMUX_IO_W_IK[0]           IO_W[0].IK
			// wire CELL.IMUX_IO_W_IK[1]           IO_W[1].IK
			// wire CELL.IMUX_IO_W_OK[0]           IO_W[0].OK
			// wire CELL.IMUX_IO_W_OK[1]           IO_W[1].OK
			// wire CELL.IMUX_IO_S_O[0]            IO_S[0].O
			// wire CELL.IMUX_IO_S_O[1]            IO_S[1].O
			// wire CELL.IMUX_IO_S_T[0]            IO_S[0].T
			// wire CELL.IMUX_IO_S_T[1]            IO_S[1].T
			// wire CELL.IMUX_IO_S_IK[0]           IO_S[0].IK
			// wire CELL.IMUX_IO_S_IK[1]           IO_S[1].IK
			// wire CELL.IMUX_IO_S_OK[0]           IO_S[0].OK
			// wire CELL.IMUX_IO_S_OK[1]           IO_S[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_W_I[0]             IO_W[0].I
			// wire CELL.OUT_IO_W_I[1]             IO_W[1].I
			// wire CELL.OUT_IO_W_Q[0]             IO_W[0].Q
			// wire CELL.OUT_IO_W_Q[1]             IO_W[1].Q
			// wire CELL.OUT_IO_S_I[0]             IO_S[0].I
			// wire CELL.OUT_IO_S_I[1]             IO_S[1].I
			// wire CELL.OUT_IO_S_Q[0]             IO_S[0].Q
			// wire CELL.OUT_IO_S_Q[1]             IO_S[1].Q
		}

		tile_class CLB_SW2_L {
			cell CELL;
			cell E;
			cell N;
			bitrect MAIN: Vertical (rev 29, rev 13);
			bitrect MAIN_N: Vertical (rev 29, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[0] | CELL.OUT_IO_W_I[0];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W;
				mux CELL.IMUX_CLB_D = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.LONG_H[0] | CELL.OUT_IO_S_I[0];
				mux CELL.IMUX_CLB_E = CELL.SINGLE_HS[4] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[1];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_VW[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_HS[2] | CELL.SINGLE_VW[3] | CELL.LONG_IO_S[1] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_HS[1] | CELL.SINGLE_VW[1] | CELL.GCLK_V | CELL.ACLK_V;
				mux CELL.IMUX_IO_W_O[0] = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_H[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_H[1] | CELL.LONG_IO_W[0];
				mux CELL.IMUX_IO_W_O[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_H[0] | CELL.LONG_V[1] | CELL.LONG_IO_W[0] | CELL.OUT_CLB_X;
				mux CELL.IMUX_IO_W_T[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_T[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_IK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_IK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_S_O[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_IO_S[0] | CELL.LONG_V[0] | CELL.ACLK_V | CELL.ACLK;
				mux CELL.IMUX_IO_S_O[1] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_S_T[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_T[1] = CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_IK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_IK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_VW[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_VW[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_VW[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_VW[4] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IOCLK[0] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_VW[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IOCLK[1] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[1] | CELL.SINGLE_VW[1] | CELL.LONG_IO_W[1];
				progbuf CELL.SINGLE_H[2] = CELL.SINGLE_H_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[2] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS[4] = CELL.SINGLE_HS_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS_STUB[4] = CELL.SINGLE_HS[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VW[4] = CELL.SINGLE_VW_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VW_STUB[4] = CELL.SINGLE_VW[4] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HS[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HS[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.SINGLE_H[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HS[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_W[1] = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_W[1] = CELL.IMUX_IOCLK[1] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_S[0] = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_S[0] = CELL.IMUX_IOCLK[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_W_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_W_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_W_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[0] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_VW_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_STUB[4] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[0] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[1] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[2] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[3] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VW[4] = CELL.SINGLE_VW_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_W[0] {
				input O = CELL.IMUX_IO_W_O[0];
				input T = CELL.IMUX_IO_W_T[0];
				input IK = CELL.IMUX_IO_W_IK[0];
				input OK = CELL.IMUX_IO_W_OK[0];
				output I = CELL.OUT_IO_W_I[0];
				output Q = CELL.OUT_IO_W_Q[0];
			}

			bel IO_W[1] {
				input O = CELL.IMUX_IO_W_O[1];
				input T = CELL.IMUX_IO_W_T[1];
				input IK = CELL.IMUX_IO_W_IK[1];
				input OK = CELL.IMUX_IO_W_OK[1];
				output I = CELL.OUT_IO_W_I[1];
				output Q = CELL.OUT_IO_W_Q[1];
			}

			bel IO_S[0] {
				input O = CELL.IMUX_IO_S_O[0];
				input T = CELL.IMUX_IO_S_T[0];
				input IK = CELL.IMUX_IO_S_IK[0];
				input OK = CELL.IMUX_IO_S_OK[0];
				output I = CELL.OUT_IO_S_I[0];
				output Q = CELL.OUT_IO_S_Q[0];
			}

			bel IO_S[1] {
				input O = CELL.IMUX_IO_S_O[1];
				input T = CELL.IMUX_IO_S_T[1];
				input IK = CELL.IMUX_IO_S_IK[1];
				input OK = CELL.IMUX_IO_S_OK[1];
				output I = CELL.OUT_IO_S_I[1];
				output Q = CELL.OUT_IO_S_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_W_O[0]            IO_W[0].O
			// wire CELL.IMUX_IO_W_O[1]            IO_W[1].O
			// wire CELL.IMUX_IO_W_T[0]            IO_W[0].T
			// wire CELL.IMUX_IO_W_T[1]            IO_W[1].T
			// wire CELL.IMUX_IO_W_IK[0]           IO_W[0].IK
			// wire CELL.IMUX_IO_W_IK[1]           IO_W[1].IK
			// wire CELL.IMUX_IO_W_OK[0]           IO_W[0].OK
			// wire CELL.IMUX_IO_W_OK[1]           IO_W[1].OK
			// wire CELL.IMUX_IO_S_O[0]            IO_S[0].O
			// wire CELL.IMUX_IO_S_O[1]            IO_S[1].O
			// wire CELL.IMUX_IO_S_T[0]            IO_S[0].T
			// wire CELL.IMUX_IO_S_T[1]            IO_S[1].T
			// wire CELL.IMUX_IO_S_IK[0]           IO_S[0].IK
			// wire CELL.IMUX_IO_S_IK[1]           IO_S[1].IK
			// wire CELL.IMUX_IO_S_OK[0]           IO_S[0].OK
			// wire CELL.IMUX_IO_S_OK[1]           IO_S[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_W_I[0]             IO_W[0].I
			// wire CELL.OUT_IO_W_I[1]             IO_W[1].I
			// wire CELL.OUT_IO_W_Q[0]             IO_W[0].Q
			// wire CELL.OUT_IO_W_Q[1]             IO_W[1].Q
			// wire CELL.OUT_IO_S_I[0]             IO_S[0].I
			// wire CELL.OUT_IO_S_I[1]             IO_S[1].I
			// wire CELL.OUT_IO_S_Q[0]             IO_S[0].Q
			// wire CELL.OUT_IO_S_Q[1]             IO_S[1].Q
		}

		tile_class CLB_SE0_S {
			cell CELL;
			cell N;
			bitrect MAIN: Vertical (rev 36, rev 13);
			bitrect MAIN_N: Vertical (rev 36, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_IO_E_I[0];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | CELL.OUT_IO_S_I[0];
				mux CELL.IMUX_CLB_E = CELL.SINGLE_HS[4] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_HS[2] | CELL.SINGLE_V[3] | CELL.LONG_IO_S[1] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_HS[1] | CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V;
				mux CELL.IMUX_IO_E_O[0] = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_H[4] | CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_H[1] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_E_O[1] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_H[0] | CELL.LONG_IO_E[0] | CELL.ACLK | CELL.OUT_CLB_X;
				mux CELL.IMUX_IO_E_T[0] = CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_T[1] = CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_IK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_IK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_S_O[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_IO_S[0] | CELL.LONG_V[0] | CELL.ACLK_V;
				mux CELL.IMUX_IO_S_O[1] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.ACLK | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_S_T[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_T[1] = CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_IK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_IK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_I[2] = CELL.SINGLE_VE[3];
				mux CELL.IMUX_TBUF_I[3] = CELL.SINGLE_VE[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[2] = CELL.SINGLE_VE[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_TBUF_T[3] = CELL.SINGLE_VE[4] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_BUFG = CELL.SINGLE_HS[1] | CELL.SINGLE_VE[3] | CELL.LONG_H[0] | CELL.LONG_IO_S[1] | CELL.LONG_IO_E[0] | CELL.OUT_IO_E_I[1] | CELL.OUT_IO_S_I[1] | CELL.OUT_CLKIOB | CELL.OUT_OSC;
				mux CELL.IMUX_IOCLK[0] = CELL.SINGLE_HS[4] | CELL.SINGLE_VE[0] | CELL.SINGLE_VE[2] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IOCLK[1] = CELL.SINGLE_HS[3] | CELL.SINGLE_VE[0] | CELL.SINGLE_VE[1] | CELL.LONG_IO_S[1];
				progbuf CELL.SINGLE_H[4] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[4] = CELL.SINGLE_H[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS[2] = CELL.SINGLE_HS_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_HS[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S_STUB[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VE_S[2] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VE_S_STUB[2] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HS[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HS[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.SINGLE_H[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HS[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_E[0] = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_E[0] = CELL.IMUX_IOCLK[0] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_S[0] = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_S[1] = CELL.IMUX_IOCLK[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_E_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_E_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[0] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_OSC @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_S_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_S_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_OSC @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_HS_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_VE[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_HS_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_HS_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_HS_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel TBUF_E[0] {
				input I = CELL.IMUX_TBUF_I[2];
				input T = CELL.IMUX_TBUF_T[2];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF_E[1] {
				input I = CELL.IMUX_TBUF_I[3];
				input T = CELL.IMUX_TBUF_T[3];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_E[0] {
				input O = CELL.IMUX_IO_E_O[0];
				input T = CELL.IMUX_IO_E_T[0];
				input IK = CELL.IMUX_IO_E_IK[0];
				input OK = CELL.IMUX_IO_E_OK[0];
				output I = CELL.OUT_IO_E_I[0];
				output Q = CELL.OUT_IO_E_Q[0];
			}

			bel IO_E[1] {
				input O = CELL.IMUX_IO_E_O[1];
				input T = CELL.IMUX_IO_E_T[1];
				input IK = CELL.IMUX_IO_E_IK[1];
				input OK = CELL.IMUX_IO_E_OK[1];
				output I = CELL.OUT_IO_E_I[1];
				output Q = CELL.OUT_IO_E_Q[1];
			}

			bel IO_S[0] {
				input O = CELL.IMUX_IO_S_O[0];
				input T = CELL.IMUX_IO_S_T[0];
				input IK = CELL.IMUX_IO_S_IK[0];
				input OK = CELL.IMUX_IO_S_OK[0];
				output I = CELL.OUT_IO_S_I[0];
				output Q = CELL.OUT_IO_S_Q[0];
			}

			bel IO_S[1] {
				input O = CELL.IMUX_IO_S_O[1];
				input T = CELL.IMUX_IO_S_T[1];
				input IK = CELL.IMUX_IO_S_IK[1];
				input OK = CELL.IMUX_IO_S_OK[1];
				output I = CELL.OUT_IO_S_I[1];
				output Q = CELL.OUT_IO_S_Q[1];
			}

			bel CLKIOB {
				output I = CELL.OUT_CLKIOB;
			}

			switchbox BUFG {
				permabuf CELL.ACLK = CELL.IMUX_BUFG;
			}

			bel OSC {
				output O = CELL.OUT_OSC;
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O TBUF_E[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O TBUF_E[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_E_O[0]            IO_E[0].O
			// wire CELL.IMUX_IO_E_O[1]            IO_E[1].O
			// wire CELL.IMUX_IO_E_T[0]            IO_E[0].T
			// wire CELL.IMUX_IO_E_T[1]            IO_E[1].T
			// wire CELL.IMUX_IO_E_IK[0]           IO_E[0].IK
			// wire CELL.IMUX_IO_E_IK[1]           IO_E[1].IK
			// wire CELL.IMUX_IO_E_OK[0]           IO_E[0].OK
			// wire CELL.IMUX_IO_E_OK[1]           IO_E[1].OK
			// wire CELL.IMUX_IO_S_O[0]            IO_S[0].O
			// wire CELL.IMUX_IO_S_O[1]            IO_S[1].O
			// wire CELL.IMUX_IO_S_T[0]            IO_S[0].T
			// wire CELL.IMUX_IO_S_T[1]            IO_S[1].T
			// wire CELL.IMUX_IO_S_IK[0]           IO_S[0].IK
			// wire CELL.IMUX_IO_S_IK[1]           IO_S[1].IK
			// wire CELL.IMUX_IO_S_OK[0]           IO_S[0].OK
			// wire CELL.IMUX_IO_S_OK[1]           IO_S[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_I[2]            TBUF_E[0].I
			// wire CELL.IMUX_TBUF_I[3]            TBUF_E[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_TBUF_T[2]            TBUF_E[0].T
			// wire CELL.IMUX_TBUF_T[3]            TBUF_E[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_E_I[0]             IO_E[0].I
			// wire CELL.OUT_IO_E_I[1]             IO_E[1].I
			// wire CELL.OUT_IO_E_Q[0]             IO_E[0].Q
			// wire CELL.OUT_IO_E_Q[1]             IO_E[1].Q
			// wire CELL.OUT_IO_S_I[0]             IO_S[0].I
			// wire CELL.OUT_IO_S_I[1]             IO_S[1].I
			// wire CELL.OUT_IO_S_Q[0]             IO_S[0].Q
			// wire CELL.OUT_IO_S_Q[1]             IO_S[1].Q
			// wire CELL.OUT_CLKIOB                CLKIOB.I
			// wire CELL.OUT_OSC                   OSC.O
		}

		tile_class CLB_SE0_L {
			cell CELL;
			cell N;
			bitrect MAIN: Vertical (rev 36, rev 13);
			bitrect MAIN_N: Vertical (rev 36, rev 8);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_CLB_Y_S;
				mux CELL.IMUX_CLB_B = CELL.SINGLE_H[0] | CELL.SINGLE_H[1] | CELL.SINGLE_H[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_IO_E_I[0];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | CELL.OUT_IO_S_I[0];
				mux CELL.IMUX_CLB_E = CELL.SINGLE_HS[4] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_H[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | N.LONG_H[0];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_H[1] | CELL.SINGLE_H[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_HS[2] | CELL.SINGLE_V[3] | CELL.LONG_IO_S[1] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_HS[1] | CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V;
				mux CELL.IMUX_IO_E_O[0] = CELL.SINGLE_H[0] | CELL.SINGLE_H[2] | CELL.SINGLE_H[4] | CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_H[1] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_E_O[1] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_H[0] | CELL.LONG_IO_E[0] | CELL.ACLK | CELL.OUT_CLB_X;
				mux CELL.IMUX_IO_E_T[0] = CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_T[1] = CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_IK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_IK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_S_O[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_IO_S[0] | CELL.LONG_V[0] | CELL.ACLK_V;
				mux CELL.IMUX_IO_S_O[1] = CELL.SINGLE_HS[0] | CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.ACLK | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_S_T[0] = CELL.SINGLE_HS[1] | CELL.SINGLE_HS[3] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_T[1] = CELL.SINGLE_HS[2] | CELL.SINGLE_HS[4] | CELL.LONG_IO_S[0] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IO_S_IK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_IK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[0] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_IO_S_OK[1] = CELL.IOCLK_S[0] | CELL.IOCLK_S[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_I[2] = CELL.SINGLE_VE[3];
				mux CELL.IMUX_TBUF_I[3] = CELL.SINGLE_VE[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[2] = CELL.SINGLE_VE[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_TBUF_T[3] = CELL.SINGLE_VE[4] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_BUFG = CELL.SINGLE_HS[1] | CELL.SINGLE_VE[3] | CELL.LONG_H[0] | CELL.LONG_IO_S[1] | CELL.LONG_IO_E[0] | CELL.OUT_IO_E_I[1] | CELL.OUT_IO_S_I[1] | CELL.OUT_CLKIOB | CELL.OUT_OSC;
				mux CELL.IMUX_IOCLK[0] = CELL.SINGLE_HS[4] | CELL.SINGLE_VE[0] | CELL.SINGLE_VE[2] | CELL.LONG_IO_S[1];
				mux CELL.IMUX_IOCLK[1] = CELL.SINGLE_HS[3] | CELL.SINGLE_VE[0] | CELL.SINGLE_VE[1] | CELL.LONG_IO_S[1];
				progbuf CELL.SINGLE_H[4] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_H_STUB[4] = CELL.SINGLE_H[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS[2] = CELL.SINGLE_HS_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_HS[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_V_S_STUB[0] = CELL.SINGLE_V_S[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VE_S[2] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_VE_S_STUB[2] = CELL.SINGLE_VE_S[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[0] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_S[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HS[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_H[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HS[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.SINGLE_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.SINGLE_H[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HS[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_E[0] = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_E[0] = CELL.IMUX_IOCLK[0] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_S[1] = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_S[1] = CELL.IMUX_IOCLK[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[0] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[1] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[2] = CELL.OUT_IO_E_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_E_I_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_H[3] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_CLB_X_ES @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_H[4] = CELL.OUT_IO_E_Q_S1 @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[0] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[1] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[2] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_IO_S_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[3] = CELL.OUT_OSC @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HS[4] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_S[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_S_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_S[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_S_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_S_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_S_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_S_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_OSC @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[0] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[1] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[2] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_H_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[3] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H[4] = CELL.SINGLE_VE_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[1] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_H_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_E[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_H_STUB[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[0] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[1] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[2] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_HS_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[3] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_HS_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_HS_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS[4] = CELL.SINGLE_VE[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_HS_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_HS_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_HS_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[3] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HS_STUB[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[0] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[1] = CELL.SINGLE_V_S_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[2] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[3] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_V[4] = CELL.SINGLE_V_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[0] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[1] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[2] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[3] = CELL.SINGLE_VE_S_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_VE[4] = CELL.SINGLE_VE_S[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel TBUF_E[0] {
				input I = CELL.IMUX_TBUF_I[2];
				input T = CELL.IMUX_TBUF_T[2];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF_E[1] {
				input I = CELL.IMUX_TBUF_I[3];
				input T = CELL.IMUX_TBUF_T[3];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_E[0] {
				input O = CELL.IMUX_IO_E_O[0];
				input T = CELL.IMUX_IO_E_T[0];
				input IK = CELL.IMUX_IO_E_IK[0];
				input OK = CELL.IMUX_IO_E_OK[0];
				output I = CELL.OUT_IO_E_I[0];
				output Q = CELL.OUT_IO_E_Q[0];
			}

			bel IO_E[1] {
				input O = CELL.IMUX_IO_E_O[1];
				input T = CELL.IMUX_IO_E_T[1];
				input IK = CELL.IMUX_IO_E_IK[1];
				input OK = CELL.IMUX_IO_E_OK[1];
				output I = CELL.OUT_IO_E_I[1];
				output Q = CELL.OUT_IO_E_Q[1];
			}

			bel IO_S[0] {
				input O = CELL.IMUX_IO_S_O[0];
				input T = CELL.IMUX_IO_S_T[0];
				input IK = CELL.IMUX_IO_S_IK[0];
				input OK = CELL.IMUX_IO_S_OK[0];
				output I = CELL.OUT_IO_S_I[0];
				output Q = CELL.OUT_IO_S_Q[0];
			}

			bel IO_S[1] {
				input O = CELL.IMUX_IO_S_O[1];
				input T = CELL.IMUX_IO_S_T[1];
				input IK = CELL.IMUX_IO_S_IK[1];
				input OK = CELL.IMUX_IO_S_OK[1];
				output I = CELL.OUT_IO_S_I[1];
				output Q = CELL.OUT_IO_S_Q[1];
			}

			bel CLKIOB {
				output I = CELL.OUT_CLKIOB;
			}

			switchbox BUFG {
				permabuf CELL.ACLK = CELL.IMUX_BUFG;
			}

			bel OSC {
				output O = CELL.OUT_OSC;
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O TBUF_E[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O TBUF_E[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_E_O[0]            IO_E[0].O
			// wire CELL.IMUX_IO_E_O[1]            IO_E[1].O
			// wire CELL.IMUX_IO_E_T[0]            IO_E[0].T
			// wire CELL.IMUX_IO_E_T[1]            IO_E[1].T
			// wire CELL.IMUX_IO_E_IK[0]           IO_E[0].IK
			// wire CELL.IMUX_IO_E_IK[1]           IO_E[1].IK
			// wire CELL.IMUX_IO_E_OK[0]           IO_E[0].OK
			// wire CELL.IMUX_IO_E_OK[1]           IO_E[1].OK
			// wire CELL.IMUX_IO_S_O[0]            IO_S[0].O
			// wire CELL.IMUX_IO_S_O[1]            IO_S[1].O
			// wire CELL.IMUX_IO_S_T[0]            IO_S[0].T
			// wire CELL.IMUX_IO_S_T[1]            IO_S[1].T
			// wire CELL.IMUX_IO_S_IK[0]           IO_S[0].IK
			// wire CELL.IMUX_IO_S_IK[1]           IO_S[1].IK
			// wire CELL.IMUX_IO_S_OK[0]           IO_S[0].OK
			// wire CELL.IMUX_IO_S_OK[1]           IO_S[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_I[2]            TBUF_E[0].I
			// wire CELL.IMUX_TBUF_I[3]            TBUF_E[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_TBUF_T[2]            TBUF_E[0].T
			// wire CELL.IMUX_TBUF_T[3]            TBUF_E[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_E_I[0]             IO_E[0].I
			// wire CELL.OUT_IO_E_I[1]             IO_E[1].I
			// wire CELL.OUT_IO_E_Q[0]             IO_E[0].Q
			// wire CELL.OUT_IO_E_Q[1]             IO_E[1].Q
			// wire CELL.OUT_IO_S_I[0]             IO_S[0].I
			// wire CELL.OUT_IO_S_I[1]             IO_S[1].I
			// wire CELL.OUT_IO_S_Q[0]             IO_S[0].Q
			// wire CELL.OUT_IO_S_Q[1]             IO_S[1].Q
			// wire CELL.OUT_CLKIOB                CLKIOB.I
			// wire CELL.OUT_OSC                   OSC.O
		}

		tile_class CLB_N0_S {
			cell CELL;
			cell E;
			cell S;
			bitrect MAIN: Vertical (rev 22, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_HN[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_IO_N[0] | CELL.LONG_V[0] | CELL.ACLK_V;
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.LONG_IO_N[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_IK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_IK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				progbuf CELL.SINGLE_HN[2] = CELL.SINGLE_HN_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HN[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HN[3] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				permabuf CELL.GCLK_V = CELL.GCLK;
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_HN_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_HN_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_HN_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input IK = CELL.IMUX_IO_N_IK[0];
				input OK = CELL.IMUX_IO_N_OK[0];
				output I = CELL.OUT_IO_N_I[0];
				output Q = CELL.OUT_IO_N_Q[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input IK = CELL.IMUX_IO_N_IK[1];
				input OK = CELL.IMUX_IO_N_OK[1];
				output I = CELL.OUT_IO_N_I[1];
				output Q = CELL.OUT_IO_N_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.IMUX_IO_N_IK[0]           IO_N[0].IK
			// wire CELL.IMUX_IO_N_IK[1]           IO_N[1].IK
			// wire CELL.IMUX_IO_N_OK[0]           IO_N[0].OK
			// wire CELL.IMUX_IO_N_OK[1]           IO_N[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
			// wire CELL.OUT_IO_N_Q[0]             IO_N[0].Q
			// wire CELL.OUT_IO_N_Q[1]             IO_N[1].Q
		}

		tile_class CLB_N1_S {
			cell CELL;
			cell E;
			cell S;
			bitrect MAIN: Vertical (rev 22, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_HN[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_IO_N[0] | CELL.LONG_V[0] | CELL.ACLK_V;
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.LONG_IO_N[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_IK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_IK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				progbuf CELL.SINGLE_HN[4] = CELL.SINGLE_HN_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HN_STUB[4] = CELL.SINGLE_HN[4] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HN[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HN[3] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				permabuf CELL.GCLK_V = CELL.GCLK;
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_HN_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_HN_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input IK = CELL.IMUX_IO_N_IK[0];
				input OK = CELL.IMUX_IO_N_OK[0];
				output I = CELL.OUT_IO_N_I[0];
				output Q = CELL.OUT_IO_N_Q[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input IK = CELL.IMUX_IO_N_IK[1];
				input OK = CELL.IMUX_IO_N_OK[1];
				output I = CELL.OUT_IO_N_I[1];
				output Q = CELL.OUT_IO_N_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.IMUX_IO_N_IK[0]           IO_N[0].IK
			// wire CELL.IMUX_IO_N_IK[1]           IO_N[1].IK
			// wire CELL.IMUX_IO_N_OK[0]           IO_N[0].OK
			// wire CELL.IMUX_IO_N_OK[1]           IO_N[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
			// wire CELL.OUT_IO_N_Q[0]             IO_N[0].Q
			// wire CELL.OUT_IO_N_Q[1]             IO_N[1].Q
		}

		tile_class CLB_N2_S {
			cell CELL;
			cell E;
			cell S;
			bitrect MAIN: Vertical (rev 22, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_HN[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_IO_N[0] | CELL.LONG_V[0] | CELL.ACLK_V;
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.LONG_IO_N[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_IK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_IK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				progbuf CELL.SINGLE_HN[0] = CELL.SINGLE_HN_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_HN[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HN[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HN[3] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				permabuf CELL.GCLK_V = CELL.GCLK;
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_HN_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_HN_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input IK = CELL.IMUX_IO_N_IK[0];
				input OK = CELL.IMUX_IO_N_OK[0];
				output I = CELL.OUT_IO_N_I[0];
				output Q = CELL.OUT_IO_N_Q[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input IK = CELL.IMUX_IO_N_IK[1];
				input OK = CELL.IMUX_IO_N_OK[1];
				output I = CELL.OUT_IO_N_I[1];
				output Q = CELL.OUT_IO_N_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.IMUX_IO_N_IK[0]           IO_N[0].IK
			// wire CELL.IMUX_IO_N_IK[1]           IO_N[1].IK
			// wire CELL.IMUX_IO_N_OK[0]           IO_N[0].OK
			// wire CELL.IMUX_IO_N_OK[1]           IO_N[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
			// wire CELL.OUT_IO_N_Q[0]             IO_N[0].Q
			// wire CELL.OUT_IO_N_Q[1]             IO_N[1].Q
		}

		tile_class CLB_N0_L {
			cell CELL;
			cell E;
			cell S;
			bitrect MAIN: Vertical (rev 22, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_HN[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_IO_N[0] | CELL.LONG_V[0] | CELL.ACLK_V;
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.LONG_IO_N[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_IK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_IK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				progbuf CELL.SINGLE_HN[2] = CELL.SINGLE_HN_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HN[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.GCLK_V = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HN[3] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_HN_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_HN_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_HN_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input IK = CELL.IMUX_IO_N_IK[0];
				input OK = CELL.IMUX_IO_N_OK[0];
				output I = CELL.OUT_IO_N_I[0];
				output Q = CELL.OUT_IO_N_Q[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input IK = CELL.IMUX_IO_N_IK[1];
				input OK = CELL.IMUX_IO_N_OK[1];
				output I = CELL.OUT_IO_N_I[1];
				output Q = CELL.OUT_IO_N_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.IMUX_IO_N_IK[0]           IO_N[0].IK
			// wire CELL.IMUX_IO_N_IK[1]           IO_N[1].IK
			// wire CELL.IMUX_IO_N_OK[0]           IO_N[0].OK
			// wire CELL.IMUX_IO_N_OK[1]           IO_N[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
			// wire CELL.OUT_IO_N_Q[0]             IO_N[0].Q
			// wire CELL.OUT_IO_N_Q[1]             IO_N[1].Q
		}

		tile_class CLB_N1_L {
			cell CELL;
			cell E;
			cell S;
			bitrect MAIN: Vertical (rev 22, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_HN[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_IO_N[0] | CELL.LONG_V[0] | CELL.ACLK_V;
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.LONG_IO_N[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_IK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_IK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				progbuf CELL.SINGLE_HN[4] = CELL.SINGLE_HN_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HN_STUB[4] = CELL.SINGLE_HN[4] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HN[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.GCLK_V = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HN[3] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_HN_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_HN_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input IK = CELL.IMUX_IO_N_IK[0];
				input OK = CELL.IMUX_IO_N_OK[0];
				output I = CELL.OUT_IO_N_I[0];
				output Q = CELL.OUT_IO_N_Q[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input IK = CELL.IMUX_IO_N_IK[1];
				input OK = CELL.IMUX_IO_N_OK[1];
				output I = CELL.OUT_IO_N_I[1];
				output Q = CELL.OUT_IO_N_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.IMUX_IO_N_IK[0]           IO_N[0].IK
			// wire CELL.IMUX_IO_N_IK[1]           IO_N[1].IK
			// wire CELL.IMUX_IO_N_OK[0]           IO_N[0].OK
			// wire CELL.IMUX_IO_N_OK[1]           IO_N[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
			// wire CELL.OUT_IO_N_Q[0]             IO_N[0].Q
			// wire CELL.OUT_IO_N_Q[1]             IO_N[1].Q
		}

		tile_class CLB_N2_L {
			cell CELL;
			cell E;
			cell S;
			bitrect MAIN: Vertical (rev 22, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_HN[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_IO_N[0] | CELL.LONG_V[0] | CELL.ACLK_V;
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.LONG_IO_N[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_IK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_IK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				progbuf CELL.SINGLE_HN[0] = CELL.SINGLE_HN_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_HN[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HN[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.GCLK_V = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HN[3] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_HN_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_HN_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input IK = CELL.IMUX_IO_N_IK[0];
				input OK = CELL.IMUX_IO_N_OK[0];
				output I = CELL.OUT_IO_N_I[0];
				output Q = CELL.OUT_IO_N_Q[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input IK = CELL.IMUX_IO_N_IK[1];
				input OK = CELL.IMUX_IO_N_OK[1];
				output I = CELL.OUT_IO_N_I[1];
				output Q = CELL.OUT_IO_N_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.IMUX_IO_N_IK[0]           IO_N[0].IK
			// wire CELL.IMUX_IO_N_IK[1]           IO_N[1].IK
			// wire CELL.IMUX_IO_N_OK[0]           IO_N[0].OK
			// wire CELL.IMUX_IO_N_OK[1]           IO_N[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
			// wire CELL.OUT_IO_N_Q[0]             IO_N[0].Q
			// wire CELL.OUT_IO_N_Q[1]             IO_N[1].Q
		}

		tile_class CLB_NW0_S {
			cell CELL;
			cell E;
			cell S;
			bitrect MAIN: Vertical (rev 29, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_H[1] | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[0] | CELL.OUT_IO_W_I[0];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_HN[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[4] | CELL.SINGLE_VW[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_VW[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_VW[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_O[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_H[1] | CELL.LONG_V[1] | CELL.LONG_IO_W[0] | CELL.GCLK;
				mux CELL.IMUX_IO_W_O[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_H[0] | CELL.LONG_IO_W[0] | CELL.OUT_CLB_X | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_T[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_T[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_IK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_IK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_V[0] | CELL.ACLK_V | CELL.GCLK;
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.LONG_IO_N[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_IK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_IK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_VW[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_VW[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_VW[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_VW[4] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_BUFG = CELL.SINGLE_HN[1] | CELL.SINGLE_VW[3] | CELL.LONG_H[1] | CELL.LONG_IO_N[1] | CELL.LONG_IO_W[0] | CELL.OUT_IO_W_I[0] | CELL.OUT_IO_N_I[0] | CELL.OUT_CLKIOB;
				mux CELL.IMUX_IOCLK[0] = CELL.SINGLE_HN[0] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IOCLK[1] = CELL.SINGLE_HN[1] | CELL.SINGLE_VW[3] | CELL.SINGLE_VW[4] | CELL.LONG_IO_N[1];
				progbuf CELL.SINGLE_HN[2] = CELL.SINGLE_HN_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HN[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HN[3] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_W[0] = CELL.IMUX_IOCLK[0] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_W[1] = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_N[1] = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_N[1] = CELL.IMUX_IOCLK[1] @XXX57005[57005][57005];
				permabuf CELL.GCLK_V = CELL.GCLK;
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[4] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_VW[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_W[0] {
				input O = CELL.IMUX_IO_W_O[0];
				input T = CELL.IMUX_IO_W_T[0];
				input IK = CELL.IMUX_IO_W_IK[0];
				input OK = CELL.IMUX_IO_W_OK[0];
				output I = CELL.OUT_IO_W_I[0];
				output Q = CELL.OUT_IO_W_Q[0];
			}

			bel IO_W[1] {
				input O = CELL.IMUX_IO_W_O[1];
				input T = CELL.IMUX_IO_W_T[1];
				input IK = CELL.IMUX_IO_W_IK[1];
				input OK = CELL.IMUX_IO_W_OK[1];
				output I = CELL.OUT_IO_W_I[1];
				output Q = CELL.OUT_IO_W_Q[1];
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input IK = CELL.IMUX_IO_N_IK[0];
				input OK = CELL.IMUX_IO_N_OK[0];
				output I = CELL.OUT_IO_N_I[0];
				output Q = CELL.OUT_IO_N_Q[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input IK = CELL.IMUX_IO_N_IK[1];
				input OK = CELL.IMUX_IO_N_OK[1];
				output I = CELL.OUT_IO_N_I[1];
				output Q = CELL.OUT_IO_N_Q[1];
			}

			bel CLKIOB {
				output I = CELL.OUT_CLKIOB;
			}

			switchbox BUFG {
				permabuf CELL.GCLK = CELL.IMUX_BUFG;
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_W_O[0]            IO_W[0].O
			// wire CELL.IMUX_IO_W_O[1]            IO_W[1].O
			// wire CELL.IMUX_IO_W_T[0]            IO_W[0].T
			// wire CELL.IMUX_IO_W_T[1]            IO_W[1].T
			// wire CELL.IMUX_IO_W_IK[0]           IO_W[0].IK
			// wire CELL.IMUX_IO_W_IK[1]           IO_W[1].IK
			// wire CELL.IMUX_IO_W_OK[0]           IO_W[0].OK
			// wire CELL.IMUX_IO_W_OK[1]           IO_W[1].OK
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.IMUX_IO_N_IK[0]           IO_N[0].IK
			// wire CELL.IMUX_IO_N_IK[1]           IO_N[1].IK
			// wire CELL.IMUX_IO_N_OK[0]           IO_N[0].OK
			// wire CELL.IMUX_IO_N_OK[1]           IO_N[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_W_I[0]             IO_W[0].I
			// wire CELL.OUT_IO_W_I[1]             IO_W[1].I
			// wire CELL.OUT_IO_W_Q[0]             IO_W[0].Q
			// wire CELL.OUT_IO_W_Q[1]             IO_W[1].Q
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
			// wire CELL.OUT_IO_N_Q[0]             IO_N[0].Q
			// wire CELL.OUT_IO_N_Q[1]             IO_N[1].Q
			// wire CELL.OUT_CLKIOB                CLKIOB.I
		}

		tile_class CLB_NW0_L {
			cell CELL;
			cell E;
			cell S;
			bitrect MAIN: Vertical (rev 29, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_H[1] | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[0] | CELL.OUT_IO_W_I[0];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_HN[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[4] | CELL.SINGLE_VW[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_VW[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_VW[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_O[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_H[1] | CELL.LONG_V[1] | CELL.LONG_IO_W[0] | CELL.GCLK;
				mux CELL.IMUX_IO_W_O[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_H[0] | CELL.LONG_IO_W[0] | CELL.OUT_CLB_X | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_T[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_T[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_IK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_IK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_V[0] | CELL.ACLK_V | CELL.GCLK;
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.LONG_IO_N[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_IK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_IK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_VW[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_VW[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_VW[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_VW[4] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_BUFG = CELL.SINGLE_HN[1] | CELL.SINGLE_VW[3] | CELL.LONG_H[1] | CELL.LONG_IO_N[1] | CELL.LONG_IO_W[0] | CELL.OUT_IO_W_I[0] | CELL.OUT_IO_N_I[0] | CELL.OUT_CLKIOB;
				mux CELL.IMUX_IOCLK[0] = CELL.SINGLE_HN[0] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IOCLK[1] = CELL.SINGLE_HN[1] | CELL.SINGLE_VW[3] | CELL.SINGLE_VW[4] | CELL.LONG_IO_N[1];
				progbuf CELL.SINGLE_HN[2] = CELL.SINGLE_HN_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HN[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.GCLK_V = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HN[3] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_W[0] = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_W[0] = CELL.IMUX_IOCLK[0] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_N[1] = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_N[1] = CELL.IMUX_IOCLK[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[4] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_VW[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_W[0] {
				input O = CELL.IMUX_IO_W_O[0];
				input T = CELL.IMUX_IO_W_T[0];
				input IK = CELL.IMUX_IO_W_IK[0];
				input OK = CELL.IMUX_IO_W_OK[0];
				output I = CELL.OUT_IO_W_I[0];
				output Q = CELL.OUT_IO_W_Q[0];
			}

			bel IO_W[1] {
				input O = CELL.IMUX_IO_W_O[1];
				input T = CELL.IMUX_IO_W_T[1];
				input IK = CELL.IMUX_IO_W_IK[1];
				input OK = CELL.IMUX_IO_W_OK[1];
				output I = CELL.OUT_IO_W_I[1];
				output Q = CELL.OUT_IO_W_Q[1];
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input IK = CELL.IMUX_IO_N_IK[0];
				input OK = CELL.IMUX_IO_N_OK[0];
				output I = CELL.OUT_IO_N_I[0];
				output Q = CELL.OUT_IO_N_Q[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input IK = CELL.IMUX_IO_N_IK[1];
				input OK = CELL.IMUX_IO_N_OK[1];
				output I = CELL.OUT_IO_N_I[1];
				output Q = CELL.OUT_IO_N_Q[1];
			}

			bel CLKIOB {
				output I = CELL.OUT_CLKIOB;
			}

			switchbox BUFG {
				permabuf CELL.GCLK = CELL.IMUX_BUFG;
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_W_O[0]            IO_W[0].O
			// wire CELL.IMUX_IO_W_O[1]            IO_W[1].O
			// wire CELL.IMUX_IO_W_T[0]            IO_W[0].T
			// wire CELL.IMUX_IO_W_T[1]            IO_W[1].T
			// wire CELL.IMUX_IO_W_IK[0]           IO_W[0].IK
			// wire CELL.IMUX_IO_W_IK[1]           IO_W[1].IK
			// wire CELL.IMUX_IO_W_OK[0]           IO_W[0].OK
			// wire CELL.IMUX_IO_W_OK[1]           IO_W[1].OK
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.IMUX_IO_N_IK[0]           IO_N[0].IK
			// wire CELL.IMUX_IO_N_IK[1]           IO_N[1].IK
			// wire CELL.IMUX_IO_N_OK[0]           IO_N[0].OK
			// wire CELL.IMUX_IO_N_OK[1]           IO_N[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_W_I[0]             IO_W[0].I
			// wire CELL.OUT_IO_W_I[1]             IO_W[1].I
			// wire CELL.OUT_IO_W_Q[0]             IO_W[0].Q
			// wire CELL.OUT_IO_W_Q[1]             IO_W[1].Q
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
			// wire CELL.OUT_IO_N_Q[0]             IO_N[0].Q
			// wire CELL.OUT_IO_N_Q[1]             IO_N[1].Q
			// wire CELL.OUT_CLKIOB                CLKIOB.I
		}

		tile_class CLB_NW1_L {
			cell CELL;
			cell E;
			cell S;
			bitrect MAIN: Vertical (rev 29, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_H[1] | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[0] | CELL.OUT_IO_W_I[0];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_HN[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[4] | CELL.SINGLE_VW[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_VW[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_VW[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_O[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_H[1] | CELL.LONG_V[1] | CELL.LONG_IO_W[0] | CELL.GCLK;
				mux CELL.IMUX_IO_W_O[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_H[0] | CELL.LONG_IO_W[0] | CELL.OUT_CLB_X | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_T[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_T[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_IK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_IK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_V[0] | CELL.ACLK_V | CELL.GCLK;
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.LONG_IO_N[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_IK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_IK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_VW[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_VW[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_VW[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_VW[4] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_BUFG = CELL.SINGLE_HN[1] | CELL.SINGLE_VW[3] | CELL.LONG_H[1] | CELL.LONG_IO_N[1] | CELL.LONG_IO_W[0] | CELL.OUT_IO_W_I[0] | CELL.OUT_IO_N_I[0] | CELL.OUT_CLKIOB;
				mux CELL.IMUX_IOCLK[0] = CELL.SINGLE_HN[0] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IOCLK[1] = CELL.SINGLE_HN[1] | CELL.SINGLE_VW[3] | CELL.SINGLE_VW[4] | CELL.LONG_IO_N[1];
				progbuf CELL.SINGLE_HN[4] = CELL.SINGLE_HN_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HN_STUB[4] = CELL.SINGLE_HN[4] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HN[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.GCLK_V = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HN[3] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_W[0] = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_W[0] = CELL.IMUX_IOCLK[0] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_N[1] = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_N[1] = CELL.IMUX_IOCLK[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[4] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[4] = CELL.SINGLE_VW[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_W[0] {
				input O = CELL.IMUX_IO_W_O[0];
				input T = CELL.IMUX_IO_W_T[0];
				input IK = CELL.IMUX_IO_W_IK[0];
				input OK = CELL.IMUX_IO_W_OK[0];
				output I = CELL.OUT_IO_W_I[0];
				output Q = CELL.OUT_IO_W_Q[0];
			}

			bel IO_W[1] {
				input O = CELL.IMUX_IO_W_O[1];
				input T = CELL.IMUX_IO_W_T[1];
				input IK = CELL.IMUX_IO_W_IK[1];
				input OK = CELL.IMUX_IO_W_OK[1];
				output I = CELL.OUT_IO_W_I[1];
				output Q = CELL.OUT_IO_W_Q[1];
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input IK = CELL.IMUX_IO_N_IK[0];
				input OK = CELL.IMUX_IO_N_OK[0];
				output I = CELL.OUT_IO_N_I[0];
				output Q = CELL.OUT_IO_N_Q[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input IK = CELL.IMUX_IO_N_IK[1];
				input OK = CELL.IMUX_IO_N_OK[1];
				output I = CELL.OUT_IO_N_I[1];
				output Q = CELL.OUT_IO_N_Q[1];
			}

			bel CLKIOB {
				output I = CELL.OUT_CLKIOB;
			}

			switchbox BUFG {
				permabuf CELL.GCLK = CELL.IMUX_BUFG;
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_W_O[0]            IO_W[0].O
			// wire CELL.IMUX_IO_W_O[1]            IO_W[1].O
			// wire CELL.IMUX_IO_W_T[0]            IO_W[0].T
			// wire CELL.IMUX_IO_W_T[1]            IO_W[1].T
			// wire CELL.IMUX_IO_W_IK[0]           IO_W[0].IK
			// wire CELL.IMUX_IO_W_IK[1]           IO_W[1].IK
			// wire CELL.IMUX_IO_W_OK[0]           IO_W[0].OK
			// wire CELL.IMUX_IO_W_OK[1]           IO_W[1].OK
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.IMUX_IO_N_IK[0]           IO_N[0].IK
			// wire CELL.IMUX_IO_N_IK[1]           IO_N[1].IK
			// wire CELL.IMUX_IO_N_OK[0]           IO_N[0].OK
			// wire CELL.IMUX_IO_N_OK[1]           IO_N[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_W_I[0]             IO_W[0].I
			// wire CELL.OUT_IO_W_I[1]             IO_W[1].I
			// wire CELL.OUT_IO_W_Q[0]             IO_W[0].Q
			// wire CELL.OUT_IO_W_Q[1]             IO_W[1].Q
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
			// wire CELL.OUT_IO_N_Q[0]             IO_N[0].Q
			// wire CELL.OUT_IO_N_Q[1]             IO_N[1].Q
			// wire CELL.OUT_CLKIOB                CLKIOB.I
		}

		tile_class CLB_NW2_L {
			cell CELL;
			cell E;
			cell S;
			bitrect MAIN: Vertical (rev 29, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.LONG_H[1] | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[0] | CELL.OUT_IO_W_I[0];
				mux CELL.IMUX_CLB_C = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | CELL.OUT_CLB_X_W | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_HN[4] | CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[4] | CELL.SINGLE_VW[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_VW[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_VW[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_O[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_H[1] | CELL.LONG_V[1] | CELL.LONG_IO_W[0] | CELL.GCLK;
				mux CELL.IMUX_IO_W_O[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_H[0] | CELL.LONG_IO_W[0] | CELL.OUT_CLB_X | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_W_T[0] = CELL.SINGLE_VW[0] | CELL.SINGLE_VW[3] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_T[1] = CELL.SINGLE_VW[1] | CELL.SINGLE_VW[2] | CELL.LONG_IO_W[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_IO_W_IK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_IK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[0] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_W_OK[1] = CELL.IOCLK_W[0] | CELL.IOCLK_W[1];
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_V[0] | CELL.ACLK_V | CELL.GCLK;
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.LONG_IO_N[0] | CELL.OUT_CLB_Y | E.SINGLE_V[1] | E.SINGLE_V[2] | E.LONG_V[1];
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_IK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_IK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_VW[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_VW[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_VW[0] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_VW[4] | CELL.LONG_IO_W[1];
				mux CELL.IMUX_BUFG = CELL.SINGLE_HN[1] | CELL.SINGLE_VW[3] | CELL.LONG_H[1] | CELL.LONG_IO_N[1] | CELL.LONG_IO_W[0] | CELL.OUT_IO_W_I[0] | CELL.OUT_IO_N_I[0] | CELL.OUT_CLKIOB;
				mux CELL.IMUX_IOCLK[0] = CELL.SINGLE_HN[0] | CELL.SINGLE_VW[2] | CELL.SINGLE_VW[4] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IOCLK[1] = CELL.SINGLE_HN[1] | CELL.SINGLE_VW[3] | CELL.SINGLE_VW[4] | CELL.LONG_IO_N[1];
				progbuf CELL.SINGLE_HN[0] = CELL.SINGLE_HN_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_HN[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_IO_W[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_IO_W[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HN[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_W[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.GCLK_V = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HN[3] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_W[0] = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_W[0] = CELL.IMUX_IOCLK[0] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_N[1] = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_N[1] = CELL.IMUX_IOCLK[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[4] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[0] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[1] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[2] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[3] = CELL.OUT_IO_W_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VW[4] = CELL.OUT_IO_W_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VW[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_VW[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VW[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_VW[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_VW[0] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_W[0] {
				input O = CELL.IMUX_IO_W_O[0];
				input T = CELL.IMUX_IO_W_T[0];
				input IK = CELL.IMUX_IO_W_IK[0];
				input OK = CELL.IMUX_IO_W_OK[0];
				output I = CELL.OUT_IO_W_I[0];
				output Q = CELL.OUT_IO_W_Q[0];
			}

			bel IO_W[1] {
				input O = CELL.IMUX_IO_W_O[1];
				input T = CELL.IMUX_IO_W_T[1];
				input IK = CELL.IMUX_IO_W_IK[1];
				input OK = CELL.IMUX_IO_W_OK[1];
				output I = CELL.OUT_IO_W_I[1];
				output Q = CELL.OUT_IO_W_Q[1];
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input IK = CELL.IMUX_IO_N_IK[0];
				input OK = CELL.IMUX_IO_N_OK[0];
				output I = CELL.OUT_IO_N_I[0];
				output Q = CELL.OUT_IO_N_Q[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input IK = CELL.IMUX_IO_N_IK[1];
				input OK = CELL.IMUX_IO_N_OK[1];
				output I = CELL.OUT_IO_N_I[1];
				output Q = CELL.OUT_IO_N_Q[1];
			}

			bel CLKIOB {
				output I = CELL.OUT_CLKIOB;
			}

			switchbox BUFG {
				permabuf CELL.GCLK = CELL.IMUX_BUFG;
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_W_O[0]            IO_W[0].O
			// wire CELL.IMUX_IO_W_O[1]            IO_W[1].O
			// wire CELL.IMUX_IO_W_T[0]            IO_W[0].T
			// wire CELL.IMUX_IO_W_T[1]            IO_W[1].T
			// wire CELL.IMUX_IO_W_IK[0]           IO_W[0].IK
			// wire CELL.IMUX_IO_W_IK[1]           IO_W[1].IK
			// wire CELL.IMUX_IO_W_OK[0]           IO_W[0].OK
			// wire CELL.IMUX_IO_W_OK[1]           IO_W[1].OK
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.IMUX_IO_N_IK[0]           IO_N[0].IK
			// wire CELL.IMUX_IO_N_IK[1]           IO_N[1].IK
			// wire CELL.IMUX_IO_N_OK[0]           IO_N[0].OK
			// wire CELL.IMUX_IO_N_OK[1]           IO_N[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_W_I[0]             IO_W[0].I
			// wire CELL.OUT_IO_W_I[1]             IO_W[1].I
			// wire CELL.OUT_IO_W_Q[0]             IO_W[0].Q
			// wire CELL.OUT_IO_W_Q[1]             IO_W[1].Q
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
			// wire CELL.OUT_IO_N_Q[0]             IO_N[0].Q
			// wire CELL.OUT_IO_N_Q[1]             IO_N[1].Q
			// wire CELL.OUT_CLKIOB                CLKIOB.I
		}

		tile_class CLB_NE1_S {
			cell CELL;
			cell S;
			bitrect MAIN: Vertical (rev 36, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_IO_E_I[0] | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_HN[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_E_O[0] = CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_H[1] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_E_O[1] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_H[0] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_X | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_E_T[0] = CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_T[1] = CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_IK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_IK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_IO_N[0] | CELL.LONG_V[0] | CELL.ACLK_V;
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.LONG_IO_N[0] | CELL.GCLK | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_IK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_IK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_I[2] = CELL.SINGLE_VE[3];
				mux CELL.IMUX_TBUF_I[3] = CELL.SINGLE_VE[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[2] = CELL.SINGLE_VE[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_TBUF_T[3] = CELL.SINGLE_VE[4] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IOCLK[0] = CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.SINGLE_VE[4] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IOCLK[1] = CELL.SINGLE_HN[3] | CELL.SINGLE_HN[4] | CELL.SINGLE_VE[3] | CELL.LONG_IO_E[1];
				progbuf CELL.SINGLE_HN[4] = CELL.SINGLE_HN_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HN_STUB[4] = CELL.SINGLE_HN[4] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HN[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HN[3] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_E[1] = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_E[1] = CELL.IMUX_IOCLK[1] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_N[0] = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_N[0] = CELL.IMUX_IOCLK[0] @XXX57005[57005][57005];
				permabuf CELL.GCLK_V = CELL.GCLK;
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[4] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_VE[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_HN_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_HN_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel TBUF_E[0] {
				input I = CELL.IMUX_TBUF_I[2];
				input T = CELL.IMUX_TBUF_T[2];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF_E[1] {
				input I = CELL.IMUX_TBUF_I[3];
				input T = CELL.IMUX_TBUF_T[3];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_E[0] {
				input O = CELL.IMUX_IO_E_O[0];
				input T = CELL.IMUX_IO_E_T[0];
				input IK = CELL.IMUX_IO_E_IK[0];
				input OK = CELL.IMUX_IO_E_OK[0];
				output I = CELL.OUT_IO_E_I[0];
				output Q = CELL.OUT_IO_E_Q[0];
			}

			bel IO_E[1] {
				input O = CELL.IMUX_IO_E_O[1];
				input T = CELL.IMUX_IO_E_T[1];
				input IK = CELL.IMUX_IO_E_IK[1];
				input OK = CELL.IMUX_IO_E_OK[1];
				output I = CELL.OUT_IO_E_I[1];
				output Q = CELL.OUT_IO_E_Q[1];
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input IK = CELL.IMUX_IO_N_IK[0];
				input OK = CELL.IMUX_IO_N_OK[0];
				output I = CELL.OUT_IO_N_I[0];
				output Q = CELL.OUT_IO_N_Q[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input IK = CELL.IMUX_IO_N_IK[1];
				input OK = CELL.IMUX_IO_N_OK[1];
				output I = CELL.OUT_IO_N_I[1];
				output Q = CELL.OUT_IO_N_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O TBUF_E[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O TBUF_E[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_E_O[0]            IO_E[0].O
			// wire CELL.IMUX_IO_E_O[1]            IO_E[1].O
			// wire CELL.IMUX_IO_E_T[0]            IO_E[0].T
			// wire CELL.IMUX_IO_E_T[1]            IO_E[1].T
			// wire CELL.IMUX_IO_E_IK[0]           IO_E[0].IK
			// wire CELL.IMUX_IO_E_IK[1]           IO_E[1].IK
			// wire CELL.IMUX_IO_E_OK[0]           IO_E[0].OK
			// wire CELL.IMUX_IO_E_OK[1]           IO_E[1].OK
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.IMUX_IO_N_IK[0]           IO_N[0].IK
			// wire CELL.IMUX_IO_N_IK[1]           IO_N[1].IK
			// wire CELL.IMUX_IO_N_OK[0]           IO_N[0].OK
			// wire CELL.IMUX_IO_N_OK[1]           IO_N[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_I[2]            TBUF_E[0].I
			// wire CELL.IMUX_TBUF_I[3]            TBUF_E[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_TBUF_T[2]            TBUF_E[0].T
			// wire CELL.IMUX_TBUF_T[3]            TBUF_E[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_E_I[0]             IO_E[0].I
			// wire CELL.OUT_IO_E_I[1]             IO_E[1].I
			// wire CELL.OUT_IO_E_Q[0]             IO_E[0].Q
			// wire CELL.OUT_IO_E_Q[1]             IO_E[1].Q
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
			// wire CELL.OUT_IO_N_Q[0]             IO_N[0].Q
			// wire CELL.OUT_IO_N_Q[1]             IO_N[1].Q
		}

		tile_class CLB_NE0_L {
			cell CELL;
			cell S;
			bitrect MAIN: Vertical (rev 36, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_IO_E_I[0] | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_HN[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_E_O[0] = CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_H[1] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_E_O[1] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_H[0] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_X | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_E_T[0] = CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_T[1] = CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_IK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_IK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_IO_N[0] | CELL.LONG_V[0] | CELL.ACLK_V;
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.LONG_IO_N[0] | CELL.GCLK | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_IK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_IK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_I[2] = CELL.SINGLE_VE[3];
				mux CELL.IMUX_TBUF_I[3] = CELL.SINGLE_VE[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[2] = CELL.SINGLE_VE[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_TBUF_T[3] = CELL.SINGLE_VE[4] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IOCLK[0] = CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.SINGLE_VE[4] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IOCLK[1] = CELL.SINGLE_HN[3] | CELL.SINGLE_HN[4] | CELL.SINGLE_VE[3] | CELL.LONG_IO_E[1];
				progbuf CELL.SINGLE_HN[2] = CELL.SINGLE_HN_STUB[2] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HN[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.GCLK_V = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HN[3] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_E[1] = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_E[1] = CELL.IMUX_IOCLK[1] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_N[0] = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_N[0] = CELL.IMUX_IOCLK[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[4] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_VE[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_HN_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_HN_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_HN_STUB[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel TBUF_E[0] {
				input I = CELL.IMUX_TBUF_I[2];
				input T = CELL.IMUX_TBUF_T[2];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF_E[1] {
				input I = CELL.IMUX_TBUF_I[3];
				input T = CELL.IMUX_TBUF_T[3];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_E[0] {
				input O = CELL.IMUX_IO_E_O[0];
				input T = CELL.IMUX_IO_E_T[0];
				input IK = CELL.IMUX_IO_E_IK[0];
				input OK = CELL.IMUX_IO_E_OK[0];
				output I = CELL.OUT_IO_E_I[0];
				output Q = CELL.OUT_IO_E_Q[0];
			}

			bel IO_E[1] {
				input O = CELL.IMUX_IO_E_O[1];
				input T = CELL.IMUX_IO_E_T[1];
				input IK = CELL.IMUX_IO_E_IK[1];
				input OK = CELL.IMUX_IO_E_OK[1];
				output I = CELL.OUT_IO_E_I[1];
				output Q = CELL.OUT_IO_E_Q[1];
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input IK = CELL.IMUX_IO_N_IK[0];
				input OK = CELL.IMUX_IO_N_OK[0];
				output I = CELL.OUT_IO_N_I[0];
				output Q = CELL.OUT_IO_N_Q[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input IK = CELL.IMUX_IO_N_IK[1];
				input OK = CELL.IMUX_IO_N_OK[1];
				output I = CELL.OUT_IO_N_I[1];
				output Q = CELL.OUT_IO_N_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O TBUF_E[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O TBUF_E[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_E_O[0]            IO_E[0].O
			// wire CELL.IMUX_IO_E_O[1]            IO_E[1].O
			// wire CELL.IMUX_IO_E_T[0]            IO_E[0].T
			// wire CELL.IMUX_IO_E_T[1]            IO_E[1].T
			// wire CELL.IMUX_IO_E_IK[0]           IO_E[0].IK
			// wire CELL.IMUX_IO_E_IK[1]           IO_E[1].IK
			// wire CELL.IMUX_IO_E_OK[0]           IO_E[0].OK
			// wire CELL.IMUX_IO_E_OK[1]           IO_E[1].OK
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.IMUX_IO_N_IK[0]           IO_N[0].IK
			// wire CELL.IMUX_IO_N_IK[1]           IO_N[1].IK
			// wire CELL.IMUX_IO_N_OK[0]           IO_N[0].OK
			// wire CELL.IMUX_IO_N_OK[1]           IO_N[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_I[2]            TBUF_E[0].I
			// wire CELL.IMUX_TBUF_I[3]            TBUF_E[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_TBUF_T[2]            TBUF_E[0].T
			// wire CELL.IMUX_TBUF_T[3]            TBUF_E[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_E_I[0]             IO_E[0].I
			// wire CELL.OUT_IO_E_I[1]             IO_E[1].I
			// wire CELL.OUT_IO_E_Q[0]             IO_E[0].Q
			// wire CELL.OUT_IO_E_Q[1]             IO_E[1].Q
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
			// wire CELL.OUT_IO_N_Q[0]             IO_N[0].Q
			// wire CELL.OUT_IO_N_Q[1]             IO_N[1].Q
		}

		tile_class CLB_NE1_L {
			cell CELL;
			cell S;
			bitrect MAIN: Vertical (rev 36, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_IO_E_I[0] | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_HN[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_E_O[0] = CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_H[1] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_E_O[1] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_H[0] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_X | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_E_T[0] = CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_T[1] = CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_IK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_IK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_IO_N[0] | CELL.LONG_V[0] | CELL.ACLK_V;
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.LONG_IO_N[0] | CELL.GCLK | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_IK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_IK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_I[2] = CELL.SINGLE_VE[3];
				mux CELL.IMUX_TBUF_I[3] = CELL.SINGLE_VE[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[2] = CELL.SINGLE_VE[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_TBUF_T[3] = CELL.SINGLE_VE[4] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IOCLK[0] = CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.SINGLE_VE[4] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IOCLK[1] = CELL.SINGLE_HN[3] | CELL.SINGLE_HN[4] | CELL.SINGLE_VE[3] | CELL.LONG_IO_E[1];
				progbuf CELL.SINGLE_HN[4] = CELL.SINGLE_HN_STUB[4] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HN_STUB[4] = CELL.SINGLE_HN[4] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HN[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.GCLK_V = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HN[3] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_E[1] = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_E[1] = CELL.IMUX_IOCLK[1] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_N[0] = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_N[0] = CELL.IMUX_IOCLK[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[4] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_VE[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_HN_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_HN_STUB[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel TBUF_E[0] {
				input I = CELL.IMUX_TBUF_I[2];
				input T = CELL.IMUX_TBUF_T[2];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF_E[1] {
				input I = CELL.IMUX_TBUF_I[3];
				input T = CELL.IMUX_TBUF_T[3];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_E[0] {
				input O = CELL.IMUX_IO_E_O[0];
				input T = CELL.IMUX_IO_E_T[0];
				input IK = CELL.IMUX_IO_E_IK[0];
				input OK = CELL.IMUX_IO_E_OK[0];
				output I = CELL.OUT_IO_E_I[0];
				output Q = CELL.OUT_IO_E_Q[0];
			}

			bel IO_E[1] {
				input O = CELL.IMUX_IO_E_O[1];
				input T = CELL.IMUX_IO_E_T[1];
				input IK = CELL.IMUX_IO_E_IK[1];
				input OK = CELL.IMUX_IO_E_OK[1];
				output I = CELL.OUT_IO_E_I[1];
				output Q = CELL.OUT_IO_E_Q[1];
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input IK = CELL.IMUX_IO_N_IK[0];
				input OK = CELL.IMUX_IO_N_OK[0];
				output I = CELL.OUT_IO_N_I[0];
				output Q = CELL.OUT_IO_N_Q[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input IK = CELL.IMUX_IO_N_IK[1];
				input OK = CELL.IMUX_IO_N_OK[1];
				output I = CELL.OUT_IO_N_I[1];
				output Q = CELL.OUT_IO_N_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O TBUF_E[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O TBUF_E[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_E_O[0]            IO_E[0].O
			// wire CELL.IMUX_IO_E_O[1]            IO_E[1].O
			// wire CELL.IMUX_IO_E_T[0]            IO_E[0].T
			// wire CELL.IMUX_IO_E_T[1]            IO_E[1].T
			// wire CELL.IMUX_IO_E_IK[0]           IO_E[0].IK
			// wire CELL.IMUX_IO_E_IK[1]           IO_E[1].IK
			// wire CELL.IMUX_IO_E_OK[0]           IO_E[0].OK
			// wire CELL.IMUX_IO_E_OK[1]           IO_E[1].OK
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.IMUX_IO_N_IK[0]           IO_N[0].IK
			// wire CELL.IMUX_IO_N_IK[1]           IO_N[1].IK
			// wire CELL.IMUX_IO_N_OK[0]           IO_N[0].OK
			// wire CELL.IMUX_IO_N_OK[1]           IO_N[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_I[2]            TBUF_E[0].I
			// wire CELL.IMUX_TBUF_I[3]            TBUF_E[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_TBUF_T[2]            TBUF_E[0].T
			// wire CELL.IMUX_TBUF_T[3]            TBUF_E[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_E_I[0]             IO_E[0].I
			// wire CELL.OUT_IO_E_I[1]             IO_E[1].I
			// wire CELL.OUT_IO_E_Q[0]             IO_E[0].Q
			// wire CELL.OUT_IO_E_Q[1]             IO_E[1].Q
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
			// wire CELL.OUT_IO_N_Q[0]             IO_N[0].Q
			// wire CELL.OUT_IO_N_Q[1]             IO_N[1].Q
		}

		tile_class CLB_NE2_L {
			cell CELL;
			cell S;
			bitrect MAIN: Vertical (rev 36, rev 10);

			switchbox INT {
				mux CELL.IMUX_CLB_A = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.LONG_H[1] | CELL.OUT_IO_N_I[0];
				mux CELL.IMUX_CLB_B = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[0] | CELL.OUT_CLB_X_E;
				mux CELL.IMUX_CLB_C = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | CELL.OUT_IO_E_I[0] | S.SINGLE_H[0] | S.SINGLE_H[2] | S.SINGLE_H[4];
				mux CELL.IMUX_CLB_D = CELL.SINGLE_V[1] | CELL.SINGLE_V[3] | CELL.LONG_H[0] | S.SINGLE_H[1] | S.SINGLE_H[3] | S.OUT_CLB_Y;
				mux CELL.IMUX_CLB_E = CELL.SINGLE_V[2] | CELL.SINGLE_V[4] | CELL.LONG_V[1] | S.SINGLE_H[0];
				mux CELL.IMUX_CLB_DI = CELL.SINGLE_HN[4] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_CLB_EC = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[4] | CELL.SINGLE_V[2] | CELL.LONG_V[0];
				mux CELL.IMUX_CLB_RD = CELL.SINGLE_V[3] | CELL.LONG_V[0] | S.SINGLE_H[2] | S.LONG_H[1];
				mux CELL.IMUX_CLB_K = CELL.SINGLE_V[1] | CELL.GCLK_V | CELL.ACLK_V | S.SINGLE_H[3];
				mux CELL.IMUX_IO_E_O[0] = CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_H[1] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_E_O[1] = CELL.SINGLE_VE[1] | CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_H[0] | CELL.LONG_IO_E[0] | CELL.OUT_CLB_X | S.SINGLE_H[1] | S.SINGLE_H[3];
				mux CELL.IMUX_IO_E_T[0] = CELL.SINGLE_VE[0] | CELL.SINGLE_VE[3] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_T[1] = CELL.SINGLE_VE[2] | CELL.SINGLE_VE[4] | CELL.LONG_IO_E[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IO_E_IK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_IK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[0] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_E_OK[1] = CELL.IOCLK_E[0] | CELL.IOCLK_E[1];
				mux CELL.IMUX_IO_N_O[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.SINGLE_V[0] | CELL.SINGLE_V[3] | CELL.SINGLE_V[4] | CELL.LONG_IO_N[0] | CELL.LONG_V[0] | CELL.ACLK_V;
				mux CELL.IMUX_IO_N_O[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.LONG_IO_N[0] | CELL.GCLK | CELL.OUT_CLB_Y;
				mux CELL.IMUX_IO_N_T[0] = CELL.SINGLE_HN[1] | CELL.SINGLE_HN[3] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_T[1] = CELL.SINGLE_HN[0] | CELL.SINGLE_HN[2] | CELL.LONG_IO_N[0] | CELL.LONG_IO_N[1];
				mux CELL.IMUX_IO_N_IK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_IK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[0] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_IO_N_OK[1] = CELL.IOCLK_N[0] | CELL.IOCLK_N[1];
				mux CELL.IMUX_TBUF_I[0] = CELL.SINGLE_V[3];
				mux CELL.IMUX_TBUF_I[1] = CELL.SINGLE_V[1];
				mux CELL.IMUX_TBUF_I[2] = CELL.SINGLE_VE[3];
				mux CELL.IMUX_TBUF_I[3] = CELL.SINGLE_VE[1];
				mux CELL.IMUX_TBUF_T[0] = CELL.SINGLE_V[0] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[1] = CELL.SINGLE_V[4] | CELL.LONG_V[0];
				mux CELL.IMUX_TBUF_T[2] = CELL.SINGLE_VE[0] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_TBUF_T[3] = CELL.SINGLE_VE[4] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IOCLK[0] = CELL.SINGLE_HN[2] | CELL.SINGLE_HN[4] | CELL.SINGLE_VE[4] | CELL.LONG_IO_E[1];
				mux CELL.IMUX_IOCLK[1] = CELL.SINGLE_HN[3] | CELL.SINGLE_HN[4] | CELL.SINGLE_VE[3] | CELL.LONG_IO_E[1];
				progbuf CELL.SINGLE_HN[0] = CELL.SINGLE_HN_STUB[0] @XXX57005[57005][57005];
				progbuf CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_HN[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[0] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_H[1] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_V[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[0] = CELL.LONG_IO_E[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_V[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.LONG_IO_E[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_N[1] = CELL.ACLK_V @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.SINGLE_HN[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.SINGLE_HN[2] @XXX57005[57005][57005];
				progbuf CELL.LONG_V[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.LONG_H[0] @XXX57005[57005][57005];
				progbuf CELL.LONG_IO_E[1] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.GCLK_V = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.SINGLE_HN[3] @XXX57005[57005][57005];
				progbuf CELL.ACLK_V = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_E[1] = CELL.GCLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_E[1] = CELL.IMUX_IOCLK[1] @XXX57005[57005][57005];
				progbuf CELL.IOCLK_N[0] = CELL.ACLK @XXX57005[57005][57005];
				progbuf CELL.IOCLK_N[0] = CELL.IMUX_IOCLK[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[0] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.LONG_V[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[1] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.LONG_V[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[2] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.ACLK_V @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[3] = CELL.OUT_IO_N_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_HN[4] = CELL.OUT_IO_N_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.LONG_IO_N[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[0] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[1] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[2] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.LONG_IO_N[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_CLB_X_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_V[3] = CELL.OUT_IO_N_Q_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_CLB_Y_E @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_I_E1 @XXX57005[57005][57005];
				pass CELL.SINGLE_V[4] = CELL.OUT_IO_N_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.LONG_H[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[0] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[1] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.LONG_H[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[2] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_I[0] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[3] = CELL.OUT_IO_E_Q[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_X @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_CLB_Y @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_I[1] @XXX57005[57005][57005];
				pass CELL.SINGLE_VE[4] = CELL.OUT_IO_E_Q[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[0] = CELL.SINGLE_VE[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[1] = CELL.SINGLE_VE[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[2] = CELL.SINGLE_VE[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_HN_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[3] = CELL.SINGLE_VE[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_HN_E[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN[4] = CELL.SINGLE_VE[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_HN_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_HN_STUB[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[1] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[2] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[2] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[3] = CELL.SINGLE_V[3] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_E[4] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[0] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[1] @XXX57005[57005][57005];
				bipass CELL.SINGLE_HN_STUB[0] = CELL.SINGLE_V[4] @XXX57005[57005][57005];
			}

			bel CLB {
				input A = CELL.IMUX_CLB_A;
				input B = CELL.IMUX_CLB_B;
				input C = CELL.IMUX_CLB_C;
				input D = CELL.IMUX_CLB_D;
				input E = CELL.IMUX_CLB_E;
				input DI = CELL.IMUX_CLB_DI;
				input EC = CELL.IMUX_CLB_EC;
				input RD = CELL.IMUX_CLB_RD;
				input K = CELL.IMUX_CLB_K;
				output X = CELL.OUT_CLB_X;
				output Y = CELL.OUT_CLB_Y;
			}

			bel TBUF[0] {
				input I = CELL.IMUX_TBUF_I[0];
				input T = CELL.IMUX_TBUF_T[0];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF[1] {
				input I = CELL.IMUX_TBUF_I[1];
				input T = CELL.IMUX_TBUF_T[1];
				bidir O = CELL.LONG_H[1];
			}

			bel TBUF_E[0] {
				input I = CELL.IMUX_TBUF_I[2];
				input T = CELL.IMUX_TBUF_T[2];
				bidir O = CELL.LONG_H[0];
			}

			bel TBUF_E[1] {
				input I = CELL.IMUX_TBUF_I[3];
				input T = CELL.IMUX_TBUF_T[3];
				bidir O = CELL.LONG_H[1];
			}

			bel PULLUP_TBUF[0] {
				bidir O = CELL.LONG_H[0];
			}

			bel PULLUP_TBUF[1] {
				bidir O = CELL.LONG_H[1];
			}

			bel IO_E[0] {
				input O = CELL.IMUX_IO_E_O[0];
				input T = CELL.IMUX_IO_E_T[0];
				input IK = CELL.IMUX_IO_E_IK[0];
				input OK = CELL.IMUX_IO_E_OK[0];
				output I = CELL.OUT_IO_E_I[0];
				output Q = CELL.OUT_IO_E_Q[0];
			}

			bel IO_E[1] {
				input O = CELL.IMUX_IO_E_O[1];
				input T = CELL.IMUX_IO_E_T[1];
				input IK = CELL.IMUX_IO_E_IK[1];
				input OK = CELL.IMUX_IO_E_OK[1];
				output I = CELL.OUT_IO_E_I[1];
				output Q = CELL.OUT_IO_E_Q[1];
			}

			bel IO_N[0] {
				input O = CELL.IMUX_IO_N_O[0];
				input T = CELL.IMUX_IO_N_T[0];
				input IK = CELL.IMUX_IO_N_IK[0];
				input OK = CELL.IMUX_IO_N_OK[0];
				output I = CELL.OUT_IO_N_I[0];
				output Q = CELL.OUT_IO_N_Q[0];
			}

			bel IO_N[1] {
				input O = CELL.IMUX_IO_N_O[1];
				input T = CELL.IMUX_IO_N_T[1];
				input IK = CELL.IMUX_IO_N_IK[1];
				input OK = CELL.IMUX_IO_N_OK[1];
				output I = CELL.OUT_IO_N_I[1];
				output Q = CELL.OUT_IO_N_Q[1];
			}

			// wire CELL.LONG_H[0]                 TBUF[0].O TBUF_E[0].O PULLUP_TBUF[0].O
			// wire CELL.LONG_H[1]                 TBUF[1].O TBUF_E[1].O PULLUP_TBUF[1].O
			// wire CELL.IMUX_CLB_A                CLB.A
			// wire CELL.IMUX_CLB_B                CLB.B
			// wire CELL.IMUX_CLB_C                CLB.C
			// wire CELL.IMUX_CLB_D                CLB.D
			// wire CELL.IMUX_CLB_E                CLB.E
			// wire CELL.IMUX_CLB_DI               CLB.DI
			// wire CELL.IMUX_CLB_EC               CLB.EC
			// wire CELL.IMUX_CLB_RD               CLB.RD
			// wire CELL.IMUX_CLB_K                CLB.K
			// wire CELL.IMUX_IO_E_O[0]            IO_E[0].O
			// wire CELL.IMUX_IO_E_O[1]            IO_E[1].O
			// wire CELL.IMUX_IO_E_T[0]            IO_E[0].T
			// wire CELL.IMUX_IO_E_T[1]            IO_E[1].T
			// wire CELL.IMUX_IO_E_IK[0]           IO_E[0].IK
			// wire CELL.IMUX_IO_E_IK[1]           IO_E[1].IK
			// wire CELL.IMUX_IO_E_OK[0]           IO_E[0].OK
			// wire CELL.IMUX_IO_E_OK[1]           IO_E[1].OK
			// wire CELL.IMUX_IO_N_O[0]            IO_N[0].O
			// wire CELL.IMUX_IO_N_O[1]            IO_N[1].O
			// wire CELL.IMUX_IO_N_T[0]            IO_N[0].T
			// wire CELL.IMUX_IO_N_T[1]            IO_N[1].T
			// wire CELL.IMUX_IO_N_IK[0]           IO_N[0].IK
			// wire CELL.IMUX_IO_N_IK[1]           IO_N[1].IK
			// wire CELL.IMUX_IO_N_OK[0]           IO_N[0].OK
			// wire CELL.IMUX_IO_N_OK[1]           IO_N[1].OK
			// wire CELL.IMUX_TBUF_I[0]            TBUF[0].I
			// wire CELL.IMUX_TBUF_I[1]            TBUF[1].I
			// wire CELL.IMUX_TBUF_I[2]            TBUF_E[0].I
			// wire CELL.IMUX_TBUF_I[3]            TBUF_E[1].I
			// wire CELL.IMUX_TBUF_T[0]            TBUF[0].T
			// wire CELL.IMUX_TBUF_T[1]            TBUF[1].T
			// wire CELL.IMUX_TBUF_T[2]            TBUF_E[0].T
			// wire CELL.IMUX_TBUF_T[3]            TBUF_E[1].T
			// wire CELL.OUT_CLB_X                 CLB.X
			// wire CELL.OUT_CLB_Y                 CLB.Y
			// wire CELL.OUT_IO_E_I[0]             IO_E[0].I
			// wire CELL.OUT_IO_E_I[1]             IO_E[1].I
			// wire CELL.OUT_IO_E_Q[0]             IO_E[0].Q
			// wire CELL.OUT_IO_E_Q[1]             IO_E[1].Q
			// wire CELL.OUT_IO_N_I[0]             IO_N[0].I
			// wire CELL.OUT_IO_N_I[1]             IO_N[1].I
			// wire CELL.OUT_IO_N_Q[0]             IO_N[0].Q
			// wire CELL.OUT_IO_N_Q[1]             IO_N[1].Q
		}
	}

	tile_slot EXTRA_COL {
		bel_slot LLH: routing;

		tile_class LLH_S {
			cell W;
			cell E;
			bitrect MAIN: Vertical (rev 22, rev 13);

			switchbox LLH {
				bipass W.LONG_IO_S[0] = E.LONG_IO_S[0] @XXX57005[57005][57005];
			}
		}

		tile_class LLH_N {
			cell W;
			cell E;
			bitrect MAIN: Vertical (rev 22, rev 10);

			switchbox LLH {
				bipass W.LONG_IO_N[0] = E.LONG_IO_N[0] @XXX57005[57005][57005];
			}
		}
	}

	tile_slot EXTRA_ROW {
		bel_slot LLV: routing;

		tile_class LLV_W {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 29, rev 1);

			switchbox LLV {
				bipass S.LONG_V[0] = N.LONG_V[0] @XXX57005[57005][57005];
				bipass S.LONG_V[1] = N.LONG_V[1] @XXX57005[57005][57005];
				bipass S.LONG_IO_W[0] = N.LONG_IO_W[0] @XXX57005[57005][57005];
			}
		}

		tile_class LLV_E {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 36, rev 1);

			switchbox LLV {
				bipass S.LONG_V[0] = N.LONG_V[0] @XXX57005[57005][57005];
				bipass S.LONG_V[1] = N.LONG_V[1] @XXX57005[57005][57005];
				bipass S.LONG_IO_E[0] = N.LONG_IO_E[0] @XXX57005[57005][57005];
			}
		}

		tile_class LLV {
			cell S;
			cell N;
			bitrect LLV: Vertical (rev 22, rev 1);

			switchbox LLV {
				bipass S.LONG_V[0] = N.LONG_V[0] @XXX57005[57005][57005];
				bipass S.LONG_V[1] = N.LONG_V[1] @XXX57005[57005][57005];
			}
		}

		tile_class LLVS_W {
			cell S;
			cell N;
			bitrect MAIN: Vertical (rev 29, rev 8);

			switchbox LLV {
				bipass S.LONG_IO_W[0] = N.LONG_IO_W[0] @XXX57005[57005][57005];
			}
		}

		tile_class LLVS_E {
			cell S;
			cell N;
			bitrect MAIN: Vertical (rev 36, rev 8);

			switchbox LLV {
				bipass S.LONG_IO_E[0] = N.LONG_IO_E[0] @XXX57005[57005][57005];
			}
		}
	}

	tile_slot MISC_E {
		bel_slot MISC_E: MISC_E;

		tile_class MISC_E {
			bitrect MAIN: Vertical (rev 36, rev 8);

			bel MISC_E {
				attribute TLC @!MAIN[0][0];
			}
		}
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass SINGLE_H_E[0] = SINGLE_H[0];
			pass SINGLE_H_E[1] = SINGLE_H[1];
			pass SINGLE_H_E[2] = SINGLE_H[2];
			pass SINGLE_H_E[3] = SINGLE_H[3];
			pass SINGLE_H_E[4] = SINGLE_H[4];
			pass SINGLE_HS_E[0] = SINGLE_HS[0];
			pass SINGLE_HS_E[1] = SINGLE_HS[1];
			pass SINGLE_HS_E[2] = SINGLE_HS[2];
			pass SINGLE_HS_E[3] = SINGLE_HS[3];
			pass SINGLE_HS_E[4] = SINGLE_HS[4];
			pass SINGLE_HN_E[0] = SINGLE_HN[0];
			pass SINGLE_HN_E[1] = SINGLE_HN[1];
			pass SINGLE_HN_E[2] = SINGLE_HN[2];
			pass SINGLE_HN_E[3] = SINGLE_HN[3];
			pass SINGLE_HN_E[4] = SINGLE_HN[4];
			pass OUT_CLB_X_E = OUT_CLB_X;
			pass OUT_CLB_Y_E = OUT_CLB_Y;
			pass OUT_IO_S_I_E1 = OUT_IO_S_I[1];
			pass OUT_IO_S_Q_E1 = OUT_IO_S_Q[1];
			pass OUT_IO_N_I_E1 = OUT_IO_N_I[1];
			pass OUT_IO_N_Q_E1 = OUT_IO_N_Q[1];
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass OUT_CLB_X_W = OUT_CLB_X;
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass SINGLE_V_S[0] = SINGLE_V[0];
			pass SINGLE_V_S[1] = SINGLE_V[1];
			pass SINGLE_V_S[2] = SINGLE_V[2];
			pass SINGLE_V_S[3] = SINGLE_V[3];
			pass SINGLE_V_S[4] = SINGLE_V[4];
			pass SINGLE_VW_S[0] = SINGLE_VW[0];
			pass SINGLE_VW_S[1] = SINGLE_VW[1];
			pass SINGLE_VW_S[2] = SINGLE_VW[2];
			pass SINGLE_VW_S[3] = SINGLE_VW[3];
			pass SINGLE_VW_S[4] = SINGLE_VW[4];
			pass SINGLE_VE_S[0] = SINGLE_VE[0];
			pass SINGLE_VE_S[1] = SINGLE_VE[1];
			pass SINGLE_VE_S[2] = SINGLE_VE[2];
			pass SINGLE_VE_S[3] = SINGLE_VE[3];
			pass SINGLE_VE_S[4] = SINGLE_VE[4];
			pass OUT_CLB_X_ES = OUT_CLB_X_E;
			pass OUT_CLB_Y_S = OUT_CLB_Y;
			pass OUT_IO_W_I_S1 = OUT_IO_W_I[1];
			pass OUT_IO_W_Q_S1 = OUT_IO_W_Q[1];
			pass OUT_IO_E_I_S1 = OUT_IO_E_I[1];
			pass OUT_IO_E_Q_S1 = OUT_IO_E_Q[1];
		}
	}
}

bstile CLB0 {
	CLB:EC_ENABLE: R0.F12.B3 inv 1
	CLB:F: R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 inv 1111111111111111
	CLB:G: R0.F6.B0 R0.F7.B0 R0.F5.B0 R0.F4.B0 R0.F1.B0 R0.F0.B0 R0.F2.B0 R0.F3.B0 R0.F7.B1 R0.F6.B1 R0.F4.B1 R0.F5.B1 R0.F0.B1 R0.F1.B1 R0.F3.B1 R0.F2.B1 inv 1111111111111111
	CLB:INV.K: R0.F10.B3 inv 0
	CLB:MODE: R0.F10.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B2 R0.F12.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B2 R0.F10.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B0 R0.F12.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B2 R0.F13.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B0 R0.F9.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B2 R0.F8.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B0
		0: D
		1: E
	CLB:MUX.X: R0.F19.B3 R0.F16.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B3 R0.F2.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B3 inv 1
	CLB:READBACK_QX: R0.F11.B1 inv 1
	CLB:READBACK_QY: R0.F10.B1 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[0]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[1]: R0.F15.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V[1]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[1]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S_STUB[0]: R0.F21.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[2]: R0.F12.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F12.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[1]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[2]: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[3]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[3]: R0.F2.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[2]: R0.F10.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[3]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F3.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[4]: R0.F1.B5 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F3.B5 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S_STUB[0]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S_STUB[0]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[2]: R0.F11.B5 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F6.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_H_STUB[4]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F9.B6 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F2.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S[2]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_H_STUB[4]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V[4]: R0.F2.B5 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V_S[4]: R0.F0.B5 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_V[4]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_V_S[4]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S_STUB[0]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F13.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[2]: R0.F11.B6 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S_STUB[0]: R0.F19.B7 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[1]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[2]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[2]: R0.F6.B6 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[4]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[3]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F4.B5 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F13.B3 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F8.B3 inv 1
	INT:BUF.SINGLE_H[4].0.SINGLE_H_STUB[4]: R0.F0.B4 inv 1
	INT:BUF.SINGLE_H_STUB[4].0.SINGLE_H[4]: R0.F1.B4 inv 1
	INT:BUF.SINGLE_V_S[0].0.SINGLE_V_S_STUB[0]: R1.F20.B4 inv 1
	INT:BUF.SINGLE_V_S_STUB[0].0.SINGLE_V_S[0]: R1.F19.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B2 R0.F16.B2 R0.F15.B2 R0.F14.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B2 R0.F17.B2 R0.F20.B3 R0.F17.B3 R0.F18.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F4.B2 R0.F6.B3 R0.F7.B2 R0.F6.B2 R0.F5.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_CLB_X_W
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 2.SINGLE_H[0]
		01110: 2.SINGLE_H[2]
		11101: 2.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B2 R0.F1.B3 R0.F0.B3 R0.F1.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 2.OUT_CLB_Y
		1111: 2.SINGLE_H[1]
		1110: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B4 R0.F10.B4 R0.F11.B4 R0.F7.B3
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
		0110: 3.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F21.B2 R0.F20.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 2.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F14.B4 R0.F15.B5 R0.F15.B4 R0.F15.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B4 R0.F13.B4 R0.F16.B5 R0.F16.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F3.B2 R0.F2.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 2.LONG_H[1]
		11: 2.SINGLE_H[2]
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B5 R0.F13.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B5 R0.F17.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_H[0].0.OUT_CLB_X_ES: R0.F3.B3 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_CLB_Y_E: R0.F3.B4 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_CLB_X_ES: R0.F2.B4 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F21.B3 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F21.B4 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F18.B3 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F9.B3 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F5.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F4.B4 inv 1
}

bstile CLB1 {
	CLB:EC_ENABLE: R0.F12.B3 inv 1
	CLB:F: R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 inv 1111111111111111
	CLB:G: R0.F6.B0 R0.F7.B0 R0.F5.B0 R0.F4.B0 R0.F1.B0 R0.F0.B0 R0.F2.B0 R0.F3.B0 R0.F7.B1 R0.F6.B1 R0.F4.B1 R0.F5.B1 R0.F0.B1 R0.F1.B1 R0.F3.B1 R0.F2.B1 inv 1111111111111111
	CLB:INV.K: R0.F10.B3 inv 0
	CLB:MODE: R0.F10.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B2 R0.F12.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B2 R0.F10.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B0 R0.F12.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B2 R0.F13.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B0 R0.F9.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B2 R0.F8.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B0
		0: D
		1: E
	CLB:MUX.X: R0.F19.B3 R0.F16.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B3 R0.F2.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B3 inv 1
	CLB:READBACK_QX: R0.F11.B1 inv 1
	CLB:READBACK_QY: R0.F10.B1 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[2]: R0.F12.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F12.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[1]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[2]: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[3]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[3]: R0.F2.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[3]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S_STUB[2]: R0.F10.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F3.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[4]: R0.F1.B5 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F3.B5 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_H_E[3]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_H_E[4]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_V[4]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_V_S[4]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_H_STUB[0]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[0]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_H_STUB[0]: R0.F15.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S[0]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F6.B7 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S_STUB[2]: R0.F11.B5 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F9.B6 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F2.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S_STUB[2]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V[4]: R0.F2.B5 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V_S[4]: R0.F0.B5 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_V[1]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_V_S[0]: R0.F21.B5 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_V_S[1]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[0]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[0]: R0.F19.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F13.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S_STUB[2]: R0.F11.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[1]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S_STUB[2]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[4]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S_STUB[2]: R0.F6.B6 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[3]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F4.B5 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F13.B3 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F8.B3 inv 1
	INT:BUF.SINGLE_H[0].0.SINGLE_H_STUB[0]: R0.F18.B4 inv 1
	INT:BUF.SINGLE_H_STUB[0].0.SINGLE_H[0]: R0.F17.B4 inv 1
	INT:BUF.SINGLE_V_S[2].0.SINGLE_V_S_STUB[2]: R1.F8.B4 inv 1
	INT:BUF.SINGLE_V_S_STUB[2].0.SINGLE_V_S[2]: R1.F9.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B2 R0.F16.B2 R0.F15.B2 R0.F14.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B2 R0.F17.B2 R0.F20.B3 R0.F17.B3 R0.F18.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F4.B2 R0.F6.B3 R0.F7.B2 R0.F6.B2 R0.F5.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_CLB_X_W
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 2.SINGLE_H[0]
		01110: 2.SINGLE_H[2]
		11101: 2.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B2 R0.F1.B3 R0.F0.B3 R0.F1.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 2.OUT_CLB_Y
		1111: 2.SINGLE_H[1]
		1110: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B4 R0.F10.B4 R0.F11.B4 R0.F7.B3
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
		0110: 3.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F21.B2 R0.F20.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 2.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F14.B4 R0.F15.B5 R0.F15.B4 R0.F15.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B4 R0.F13.B4 R0.F16.B5 R0.F16.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F3.B2 R0.F2.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 2.LONG_H[1]
		11: 2.SINGLE_H[2]
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B5 R0.F13.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B5 R0.F17.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_H[0].0.OUT_CLB_X_ES: R0.F3.B3 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_CLB_Y_E: R0.F3.B4 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_CLB_X_ES: R0.F2.B4 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F21.B3 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F21.B4 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F18.B3 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F9.B3 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F5.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F4.B4 inv 1
}

bstile CLB2 {
	CLB:EC_ENABLE: R0.F12.B3 inv 1
	CLB:F: R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 inv 1111111111111111
	CLB:G: R0.F6.B0 R0.F7.B0 R0.F5.B0 R0.F4.B0 R0.F1.B0 R0.F0.B0 R0.F2.B0 R0.F3.B0 R0.F7.B1 R0.F6.B1 R0.F4.B1 R0.F5.B1 R0.F0.B1 R0.F1.B1 R0.F3.B1 R0.F2.B1 inv 1111111111111111
	CLB:INV.K: R0.F10.B3 inv 0
	CLB:MODE: R0.F10.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B2 R0.F12.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B2 R0.F10.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B0 R0.F12.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B2 R0.F13.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B0 R0.F9.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B2 R0.F8.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B0
		0: D
		1: E
	CLB:MUX.X: R0.F19.B3 R0.F16.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B3 R0.F2.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B3 inv 1
	CLB:READBACK_QX: R0.F11.B1 inv 1
	CLB:READBACK_QY: R0.F10.B1 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[0]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[1]: R0.F15.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V[1]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[0]: R0.F21.B5 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[1]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[2]: R0.F12.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F12.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F3.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[4]: R0.F1.B5 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F3.B5 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_H_E[3]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_H_E[4]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_V[4]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_V_S[4]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[0]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_H_STUB[2]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S[0]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_H_STUB[2]: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[2]: R0.F11.B5 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F6.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_H_STUB[2]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F9.B6 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F2.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S[2]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V[4]: R0.F2.B5 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V_S[4]: R0.F0.B5 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_V[3]: R0.F2.B6 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_V_S[2]: R0.F10.B7 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_V_S[3]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[0]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[0]: R0.F19.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F13.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[2]: R0.F11.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[1]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[2]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[2]: R0.F6.B6 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[4]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[3]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F4.B5 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F13.B3 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F8.B3 inv 1
	INT:BUF.SINGLE_H[2].0.SINGLE_H_STUB[2]: R0.F0.B4 inv 1
	INT:BUF.SINGLE_H_STUB[2].0.SINGLE_H[2]: R0.F1.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B2 R0.F16.B2 R0.F15.B2 R0.F14.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B2 R0.F17.B2 R0.F20.B3 R0.F17.B3 R0.F18.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F4.B2 R0.F6.B3 R0.F7.B2 R0.F6.B2 R0.F5.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_CLB_X_W
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 2.SINGLE_H[0]
		01110: 2.SINGLE_H[2]
		11101: 2.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B2 R0.F1.B3 R0.F0.B3 R0.F1.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 2.OUT_CLB_Y
		1111: 2.SINGLE_H[1]
		1110: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B4 R0.F10.B4 R0.F11.B4 R0.F7.B3
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
		0110: 3.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F21.B2 R0.F20.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 2.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F14.B4 R0.F15.B5 R0.F15.B4 R0.F15.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B4 R0.F13.B4 R0.F16.B5 R0.F16.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F3.B2 R0.F2.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 2.LONG_H[1]
		11: 2.SINGLE_H[2]
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B5 R0.F13.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B5 R0.F17.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_H[0].0.OUT_CLB_X_ES: R0.F3.B3 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_CLB_Y_E: R0.F3.B4 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_CLB_X_ES: R0.F2.B4 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F21.B3 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F21.B4 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F18.B3 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F9.B3 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F5.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F4.B4 inv 1
}

bstile CLB_E0 {
	CLB:EC_ENABLE: R0.F26.B3 inv 1
	CLB:F: R0.F29.B0 R0.F28.B0 R0.F30.B0 R0.F31.B0 R0.F34.B0 R0.F35.B0 R0.F33.B0 R0.F32.B0 R0.F28.B1 R0.F29.B1 R0.F31.B1 R0.F30.B1 R0.F35.B1 R0.F34.B1 R0.F32.B1 R0.F33.B1 inv 1111111111111111
	CLB:G: R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 inv 1111111111111111
	CLB:INV.K: R0.F24.B3 inv 0
	CLB:MODE: R0.F24.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F25.B2 R0.F26.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F23.B2 R0.F24.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F26.B0 R0.F26.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F27.B2 R0.F27.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F27.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F23.B0 R0.F23.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F22.B2 R0.F22.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F22.B0
		0: D
		1: E
	CLB:MUX.X: R0.F33.B3 R0.F30.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F19.B3 R0.F16.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F18.B3 inv 1
	CLB:READBACK_QX: R0.F25.B1 inv 1
	CLB:READBACK_QY: R0.F24.B1 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[0]: R0.F33.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[1]: R0.F29.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE[0]: R0.F13.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE[1]: R0.F9.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[0]: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[1]: R0.F6.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V[1]: R0.F31.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[1]: R0.F32.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S_STUB[0]: R0.F35.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F31.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F29.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[2]: R0.F26.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[0]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[1]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE_S[0]: R0.F10.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE_S[1]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F30.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F26.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F27.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[1]: R0.F25.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[2]: R0.F24.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[3]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE[2]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE[3]: R0.F2.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S[3]: R0.F0.B5 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S_STUB[2]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[3]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[2]: R0.F24.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[3]: R0.F19.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[4]: R0.F15.B5 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[2]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[3]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE_S[3]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE_S_STUB[2]: R0.F3.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F17.B5 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE[0]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE[4]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE_S[0]: R0.F11.B6 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE_S[4]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F35.B6 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F35.B7 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S_STUB[0]: R0.F34.B7 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F28.B7 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F28.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S_STUB[0]: R0.F30.B6 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F23.B7 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[2]: R0.F25.B5 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_H_STUB[4]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F23.B6 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S[2]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_H_STUB[4]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V[4]: R0.F16.B5 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V_S[4]: R0.F14.B5 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_V[4]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_V_S[4]: R0.F19.B5 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[0]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[1]: R0.F12.B7 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[0]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[1]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S_STUB[2]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[1]: R0.F6.B7 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[3]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S_STUB[2]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[3]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[4]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S_STUB[2]: R0.F2.B7 inv 1
	INT:BIPASS.SINGLE_VE[4].SINGLE_VE_S[3]: R0.F3.B5 inv 1
	INT:BIPASS.SINGLE_VE[4].SINGLE_VE_S[4]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F32.B7 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S_STUB[0]: R0.F34.B6 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F27.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[2]: R0.F25.B6 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S_STUB[0]: R0.F33.B7 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[1]: R0.F26.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[2]: R0.F22.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F22.B7 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[2]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[4]: R0.F20.B5 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[3]: R0.F15.B6 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F18.B5 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_E[1]: R0.F13.B1 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_E[0]: R0.F11.B4 inv 1
	INT:BUF.LONG_IO_E[0].0.LONG_H[1]: R0.F12.B4 inv 1
	INT:BUF.LONG_IO_E[0].0.SINGLE_H[0]: R0.F13.B4 inv 1
	INT:BUF.LONG_IO_E[1].0.LONG_H[0]: R0.F12.B2 inv 1
	INT:BUF.LONG_IO_E[1].0.SINGLE_H[3]: R0.F10.B4 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F27.B3 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F22.B3 inv 1
	INT:BUF.SINGLE_H[4].0.SINGLE_H_STUB[4]: R0.F14.B4 inv 1
	INT:BUF.SINGLE_H_STUB[4].0.SINGLE_H[4]: R0.F15.B4 inv 1
	INT:BUF.SINGLE_VE_S[2].0.SINGLE_VE_S_STUB[2]: R1.F8.B0 inv 1
	INT:BUF.SINGLE_VE_S_STUB[2].0.SINGLE_VE_S[2]: R1.F7.B0 inv 1
	INT:BUF.SINGLE_V_S[0].0.SINGLE_V_S_STUB[0]: R1.F34.B4 inv 1
	INT:BUF.SINGLE_V_S_STUB[0].0.SINGLE_V_S[0]: R1.F33.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F28.B2 R0.F30.B2 R0.F29.B2 R0.F28.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F33.B2 R0.F31.B2 R0.F34.B3 R0.F31.B3 R0.F32.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F18.B2 R0.F20.B3 R0.F21.B2 R0.F20.B2 R0.F19.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_IO_E_I[0]
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 1.SINGLE_H[0]
		01110: 1.SINGLE_H[2]
		11101: 1.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F14.B2 R0.F15.B3 R0.F14.B3 R0.F15.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 1.OUT_CLB_Y
		1111: 1.SINGLE_H[1]
		1110: 1.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F21.B4 R0.F24.B4 R0.F25.B4 R0.F21.B3
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
		0110: 2.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F35.B2 R0.F34.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 1.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F28.B4 R0.F29.B5 R0.F29.B4 R0.F29.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F26.B4 R0.F27.B4 R0.F30.B5 R0.F30.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 1.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F17.B2 R0.F16.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 1.LONG_H[1]
		11: 1.SINGLE_H[2]
	INT:MUX.IMUX_IO_E_IK[0]: R0.F1.B2
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_IK[1]: R0.F0.B1
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[0]: R0.F2.B3
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[1]: R0.F2.B1
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_O[0]: R0.F1.B5 R0.F2.B5 R0.F0.B4 R0.F2.B4 R0.F1.B4
		01001: 0.LONG_H[1]
		01010: 0.LONG_IO_E[0]
		01110: 0.OUT_CLB_Y
		11111: 0.SINGLE_H[0]
		00011: 0.SINGLE_H[2]
		00111: 0.SINGLE_H[4]
		11011: 0.SINGLE_VE[0]
		01101: 0.SINGLE_VE[3]
	INT:MUX.IMUX_IO_E_O[1]: R0.F8.B1 R0.F4.B0 R0.F5.B0 R0.F6.B0 R0.F9.B0
		10011: 0.LONG_H[0]
		10101: 0.LONG_IO_E[0]
		00110: 0.OUT_CLB_X
		00011: 0.SINGLE_VE[1]
		01111: 0.SINGLE_VE[2]
		00101: 0.SINGLE_VE[4]
		11111: 1.SINGLE_H[1]
		10110: 1.SINGLE_H[3]
	INT:MUX.IMUX_IO_E_T[0]: R0.F8.B2 R0.F8.B3 R0.F6.B2
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[0]
		011: 0.SINGLE_VE[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_E_T[1]: R0.F11.B1 R0.F12.B1 R0.F10.B1
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[2]
		011: 0.SINGLE_VE[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F24.B5 R0.F27.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F34.B5 R0.F31.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[2]: R0.F10.B2 R0.F11.B2
		01: 0.LONG_IO_E[1]
		00: 0.SINGLE_VE[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[3]: R0.F12.B5 R0.F11.B5
		00: 0.LONG_IO_E[1]
		01: 0.SINGLE_VE[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_H[0].0.LONG_IO_E[0]: R0.F13.B5 inv 1
	INT:PASS.SINGLE_H[0].0.OUT_CLB_X_ES: R0.F17.B3 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F28.B5 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_E_I_S1: R0.F8.B4 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_E_Q[0]: R0.F7.B5 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F23.B5 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_E_I[0]: R0.F6.B4 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_E_Q_S1: R0.F5.B4 inv 1
	INT:PASS.SINGLE_H[3].0.LONG_IO_E[1]: R0.F10.B5 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_CLB_Y_E: R0.F17.B4 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_E_I_S1: R0.F9.B4 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_E_Q[0]: R0.F8.B5 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_CLB_X_ES: R0.F16.B4 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_E_I[0]: R0.F3.B4 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_E_Q_S1: R0.F4.B4 inv 1
	INT:PASS.SINGLE_VE[0].0.LONG_H[1]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_CLB_X: R0.F13.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_I[0]: R0.F12.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_Q[1]: R0.F9.B1 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_CLB_Y: R0.F9.B3 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_I[1]: R0.F7.B1 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_Q[0]: R0.F9.B2 inv 1
	INT:PASS.SINGLE_VE[2].0.LONG_H[0]: R0.F5.B2 inv 1
	INT:PASS.SINGLE_VE[2].0.OUT_CLB_Y: R0.F7.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_CLB_X: R0.F5.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_I[0]: R0.F6.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_Q[1]: R0.F4.B1 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_X: R0.F4.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_Y: R0.F3.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_I[1]: R0.F3.B1 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_Q[0]: R0.F4.B2 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F35.B3 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F35.B4 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F32.B3 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F25.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F23.B3 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F19.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F18.B4 inv 1
	IO_E[0]:IFF_LATCH: R0.F3.B2 inv 0
	IO_E[0]:INV.O: R0.F0.B3 inv 1
	IO_E[0]:INV.T: R0.F7.B2 inv 0
	IO_E[0]:MUX.O: R0.F1.B3
		1: O
		0: OFF
	IO_E[0]:READBACK_I: R0.F13.B2 inv 1
	IO_E[0]:READBACK_IFF: R0.F9.B5 inv 1
	IO_E[0]:SLEW: R0.F2.B2
		1: FAST
		0: SLOW
	IO_E[1]:IFF_LATCH: R0.F0.B2 inv 0
	IO_E[1]:INV.O: R0.F1.B0 inv 1
	IO_E[1]:INV.T: R0.F10.B0 inv 0
	IO_E[1]:MUX.O: R0.F2.B0
		1: O
		0: OFF
	IO_E[1]:READBACK_I: R0.F5.B1 inv 1
	IO_E[1]:READBACK_IFF: R0.F6.B1 inv 1
	IO_E[1]:SLEW: R0.F1.B1
		1: FAST
		0: SLOW
	PULLUP_TBUF[0]:ENABLE: R0.F10.B3 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F7.B4 inv 1
}

bstile CLB_E1 {
	CLB:EC_ENABLE: R0.F26.B3 inv 1
	CLB:F: R0.F29.B0 R0.F28.B0 R0.F30.B0 R0.F31.B0 R0.F34.B0 R0.F35.B0 R0.F33.B0 R0.F32.B0 R0.F28.B1 R0.F29.B1 R0.F31.B1 R0.F30.B1 R0.F35.B1 R0.F34.B1 R0.F32.B1 R0.F33.B1 inv 1111111111111111
	CLB:G: R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 inv 1111111111111111
	CLB:INV.K: R0.F24.B3 inv 0
	CLB:MODE: R0.F24.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F25.B2 R0.F26.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F23.B2 R0.F24.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F26.B0 R0.F26.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F27.B2 R0.F27.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F27.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F23.B0 R0.F23.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F22.B2 R0.F22.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F22.B0
		0: D
		1: E
	CLB:MUX.X: R0.F33.B3 R0.F30.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F19.B3 R0.F16.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F18.B3 inv 1
	CLB:READBACK_QX: R0.F25.B1 inv 1
	CLB:READBACK_QY: R0.F24.B1 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE[0]: R0.F13.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE[1]: R0.F9.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[0]: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[1]: R0.F6.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F31.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F29.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[2]: R0.F26.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[0]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[1]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE_S[0]: R0.F10.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE_S[1]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F30.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F26.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F27.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[1]: R0.F25.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[2]: R0.F24.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[3]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE[2]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE[3]: R0.F2.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S[2]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S[3]: R0.F0.B5 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[3]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[3]: R0.F19.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S_STUB[2]: R0.F24.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[4]: R0.F15.B5 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[2]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[3]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE_S[2]: R0.F3.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE_S[3]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F17.B5 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_H_E[3]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_H_E[4]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE[0]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE[4]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE_S[0]: R0.F11.B6 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE_S_STUB[4]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_V[4]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_V_S[4]: R0.F19.B5 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_H_STUB[0]: R0.F33.B6 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F35.B6 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[0]: R0.F34.B7 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F35.B7 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_H_STUB[0]: R0.F29.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F28.B7 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F28.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S[0]: R0.F30.B6 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F23.B7 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S_STUB[2]: R0.F25.B5 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F23.B6 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S_STUB[2]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V[4]: R0.F16.B5 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V_S[4]: R0.F14.B5 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_V[1]: R0.F31.B6 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_V_S[0]: R0.F35.B5 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_V_S[1]: R0.F32.B6 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[0]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[1]: R0.F12.B7 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[0]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[1]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[2]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[1]: R0.F6.B7 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[2]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[3]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[2]: R0.F2.B7 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[3]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S_STUB[4]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_VE[4].SINGLE_VE_S[3]: R0.F3.B5 inv 1
	INT:BIPASS.SINGLE_VE[4].SINGLE_VE_S_STUB[4]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[0]: R0.F34.B6 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F32.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[0]: R0.F33.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F27.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S_STUB[2]: R0.F25.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[1]: R0.F26.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F22.B7 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S_STUB[2]: R0.F22.B6 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[4]: R0.F20.B5 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S_STUB[2]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[3]: R0.F15.B6 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F18.B5 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_E[1]: R0.F13.B1 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_E[0]: R0.F11.B4 inv 1
	INT:BUF.LONG_IO_E[0].0.LONG_H[1]: R0.F12.B4 inv 1
	INT:BUF.LONG_IO_E[0].0.SINGLE_H[0]: R0.F13.B4 inv 1
	INT:BUF.LONG_IO_E[1].0.LONG_H[0]: R0.F12.B2 inv 1
	INT:BUF.LONG_IO_E[1].0.SINGLE_H[3]: R0.F10.B4 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F27.B3 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F22.B3 inv 1
	INT:BUF.SINGLE_H[0].0.SINGLE_H_STUB[0]: R0.F32.B4 inv 1
	INT:BUF.SINGLE_H_STUB[0].0.SINGLE_H[0]: R0.F31.B4 inv 1
	INT:BUF.SINGLE_VE_S[4].0.SINGLE_VE_S_STUB[4]: R1.F8.B0 inv 1
	INT:BUF.SINGLE_VE_S_STUB[4].0.SINGLE_VE_S[4]: R1.F7.B0 inv 1
	INT:BUF.SINGLE_V_S[2].0.SINGLE_V_S_STUB[2]: R1.F22.B4 inv 1
	INT:BUF.SINGLE_V_S_STUB[2].0.SINGLE_V_S[2]: R1.F23.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F28.B2 R0.F30.B2 R0.F29.B2 R0.F28.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F33.B2 R0.F31.B2 R0.F34.B3 R0.F31.B3 R0.F32.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F18.B2 R0.F20.B3 R0.F21.B2 R0.F20.B2 R0.F19.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_IO_E_I[0]
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 1.SINGLE_H[0]
		01110: 1.SINGLE_H[2]
		11101: 1.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F14.B2 R0.F15.B3 R0.F14.B3 R0.F15.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 1.OUT_CLB_Y
		1111: 1.SINGLE_H[1]
		1110: 1.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F21.B4 R0.F24.B4 R0.F25.B4 R0.F21.B3
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
		0110: 2.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F35.B2 R0.F34.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 1.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F28.B4 R0.F29.B5 R0.F29.B4 R0.F29.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F26.B4 R0.F27.B4 R0.F30.B5 R0.F30.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 1.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F17.B2 R0.F16.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 1.LONG_H[1]
		11: 1.SINGLE_H[2]
	INT:MUX.IMUX_IO_E_IK[0]: R0.F1.B2
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_IK[1]: R0.F0.B1
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[0]: R0.F2.B3
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[1]: R0.F2.B1
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_O[0]: R0.F1.B5 R0.F2.B5 R0.F0.B4 R0.F2.B4 R0.F1.B4
		01001: 0.LONG_H[1]
		01010: 0.LONG_IO_E[0]
		01110: 0.OUT_CLB_Y
		11111: 0.SINGLE_H[0]
		00011: 0.SINGLE_H[2]
		00111: 0.SINGLE_H[4]
		11011: 0.SINGLE_VE[0]
		01101: 0.SINGLE_VE[3]
	INT:MUX.IMUX_IO_E_O[1]: R0.F8.B1 R0.F4.B0 R0.F5.B0 R0.F6.B0 R0.F9.B0
		10011: 0.LONG_H[0]
		10101: 0.LONG_IO_E[0]
		00110: 0.OUT_CLB_X
		00011: 0.SINGLE_VE[1]
		01111: 0.SINGLE_VE[2]
		00101: 0.SINGLE_VE[4]
		11111: 1.SINGLE_H[1]
		10110: 1.SINGLE_H[3]
	INT:MUX.IMUX_IO_E_T[0]: R0.F8.B2 R0.F8.B3 R0.F6.B2
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[0]
		011: 0.SINGLE_VE[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_E_T[1]: R0.F11.B1 R0.F12.B1 R0.F10.B1
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[2]
		011: 0.SINGLE_VE[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F24.B5 R0.F27.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F34.B5 R0.F31.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[2]: R0.F10.B2 R0.F11.B2
		01: 0.LONG_IO_E[1]
		00: 0.SINGLE_VE[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[3]: R0.F12.B5 R0.F11.B5
		00: 0.LONG_IO_E[1]
		01: 0.SINGLE_VE[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_H[0].0.LONG_IO_E[0]: R0.F13.B5 inv 1
	INT:PASS.SINGLE_H[0].0.OUT_CLB_X_ES: R0.F17.B3 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F28.B5 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_E_I_S1: R0.F8.B4 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_E_Q[0]: R0.F7.B5 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F23.B5 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_E_I[0]: R0.F6.B4 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_E_Q_S1: R0.F5.B4 inv 1
	INT:PASS.SINGLE_H[3].0.LONG_IO_E[1]: R0.F10.B5 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_CLB_Y_E: R0.F17.B4 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_E_I_S1: R0.F9.B4 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_E_Q[0]: R0.F8.B5 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_CLB_X_ES: R0.F16.B4 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_E_I[0]: R0.F3.B4 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_E_Q_S1: R0.F4.B4 inv 1
	INT:PASS.SINGLE_VE[0].0.LONG_H[1]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_CLB_X: R0.F13.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_I[0]: R0.F12.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_Q[1]: R0.F9.B1 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_CLB_Y: R0.F9.B3 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_I[1]: R0.F7.B1 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_Q[0]: R0.F9.B2 inv 1
	INT:PASS.SINGLE_VE[2].0.LONG_H[0]: R0.F5.B2 inv 1
	INT:PASS.SINGLE_VE[2].0.OUT_CLB_Y: R0.F7.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_CLB_X: R0.F5.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_I[0]: R0.F6.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_Q[1]: R0.F4.B1 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_X: R0.F4.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_Y: R0.F3.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_I[1]: R0.F3.B1 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_Q[0]: R0.F4.B2 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F35.B3 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F35.B4 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F32.B3 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F25.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F23.B3 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F19.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F18.B4 inv 1
	IO_E[0]:IFF_LATCH: R0.F3.B2 inv 0
	IO_E[0]:INV.O: R0.F0.B3 inv 1
	IO_E[0]:INV.T: R0.F7.B2 inv 0
	IO_E[0]:MUX.O: R0.F1.B3
		1: O
		0: OFF
	IO_E[0]:READBACK_I: R0.F13.B2 inv 1
	IO_E[0]:READBACK_IFF: R0.F9.B5 inv 1
	IO_E[0]:SLEW: R0.F2.B2
		1: FAST
		0: SLOW
	IO_E[1]:IFF_LATCH: R0.F0.B2 inv 0
	IO_E[1]:INV.O: R0.F1.B0 inv 1
	IO_E[1]:INV.T: R0.F10.B0 inv 0
	IO_E[1]:MUX.O: R0.F2.B0
		1: O
		0: OFF
	IO_E[1]:READBACK_I: R0.F5.B1 inv 1
	IO_E[1]:READBACK_IFF: R0.F6.B1 inv 1
	IO_E[1]:SLEW: R0.F1.B1
		1: FAST
		0: SLOW
	PULLUP_TBUF[0]:ENABLE: R0.F10.B3 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F7.B4 inv 1
}

bstile CLB_E2 {
	CLB:EC_ENABLE: R0.F26.B3 inv 1
	CLB:F: R0.F29.B0 R0.F28.B0 R0.F30.B0 R0.F31.B0 R0.F34.B0 R0.F35.B0 R0.F33.B0 R0.F32.B0 R0.F28.B1 R0.F29.B1 R0.F31.B1 R0.F30.B1 R0.F35.B1 R0.F34.B1 R0.F32.B1 R0.F33.B1 inv 1111111111111111
	CLB:G: R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 inv 1111111111111111
	CLB:INV.K: R0.F24.B3 inv 0
	CLB:MODE: R0.F24.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F25.B2 R0.F26.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F23.B2 R0.F24.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F26.B0 R0.F26.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F27.B2 R0.F27.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F27.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F23.B0 R0.F23.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F22.B2 R0.F22.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F22.B0
		0: D
		1: E
	CLB:MUX.X: R0.F33.B3 R0.F30.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F19.B3 R0.F16.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F18.B3 inv 1
	CLB:READBACK_QX: R0.F25.B1 inv 1
	CLB:READBACK_QY: R0.F24.B1 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[0]: R0.F33.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[1]: R0.F29.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE[0]: R0.F13.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE[1]: R0.F9.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[0]: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[1]: R0.F6.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V[1]: R0.F31.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[0]: R0.F35.B5 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[1]: R0.F32.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F31.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F29.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[2]: R0.F26.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[0]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[1]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE_S[0]: R0.F10.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE_S[1]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F30.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F26.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F27.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE[2]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE[3]: R0.F2.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S[2]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S[3]: R0.F0.B5 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[4]: R0.F15.B5 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[2]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[3]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE_S[2]: R0.F3.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE_S[3]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F17.B5 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_H_E[3]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_H_E[4]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE[0]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE[4]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE_S[0]: R0.F11.B6 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE_S[4]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_V[4]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_V_S[4]: R0.F19.B5 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F35.B6 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[0]: R0.F34.B7 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F35.B7 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_H_STUB[2]: R0.F25.B7 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F28.B7 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F28.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S[0]: R0.F30.B6 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_H_STUB[2]: R0.F24.B6 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F23.B7 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[2]: R0.F25.B5 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_H_STUB[2]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F23.B6 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S[2]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V[4]: R0.F16.B5 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V_S[4]: R0.F14.B5 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_V[3]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_V_S[2]: R0.F24.B7 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_V_S[3]: R0.F19.B7 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[0]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[1]: R0.F12.B7 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[0]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[1]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[2]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[1]: R0.F6.B7 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[2]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[3]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[2]: R0.F2.B7 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[3]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[4]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_VE[4].SINGLE_VE_S[3]: R0.F3.B5 inv 1
	INT:BIPASS.SINGLE_VE[4].SINGLE_VE_S[4]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[0]: R0.F34.B6 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F32.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[0]: R0.F33.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F27.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[2]: R0.F25.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[1]: R0.F26.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[2]: R0.F22.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F22.B7 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[2]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[4]: R0.F20.B5 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[3]: R0.F15.B6 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F18.B5 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_E[1]: R0.F13.B1 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_E[0]: R0.F11.B4 inv 1
	INT:BUF.LONG_IO_E[0].0.LONG_H[1]: R0.F12.B4 inv 1
	INT:BUF.LONG_IO_E[0].0.SINGLE_H[0]: R0.F13.B4 inv 1
	INT:BUF.LONG_IO_E[1].0.LONG_H[0]: R0.F12.B2 inv 1
	INT:BUF.LONG_IO_E[1].0.SINGLE_H[3]: R0.F10.B4 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F27.B3 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F22.B3 inv 1
	INT:BUF.SINGLE_H[2].0.SINGLE_H_STUB[2]: R0.F14.B4 inv 1
	INT:BUF.SINGLE_H_STUB[2].0.SINGLE_H[2]: R0.F15.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F28.B2 R0.F30.B2 R0.F29.B2 R0.F28.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F33.B2 R0.F31.B2 R0.F34.B3 R0.F31.B3 R0.F32.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F18.B2 R0.F20.B3 R0.F21.B2 R0.F20.B2 R0.F19.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_IO_E_I[0]
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 1.SINGLE_H[0]
		01110: 1.SINGLE_H[2]
		11101: 1.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F14.B2 R0.F15.B3 R0.F14.B3 R0.F15.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 1.OUT_CLB_Y
		1111: 1.SINGLE_H[1]
		1110: 1.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F21.B4 R0.F24.B4 R0.F25.B4 R0.F21.B3
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
		0110: 2.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F35.B2 R0.F34.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 1.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F28.B4 R0.F29.B5 R0.F29.B4 R0.F29.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F26.B4 R0.F27.B4 R0.F30.B5 R0.F30.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 1.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F17.B2 R0.F16.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 1.LONG_H[1]
		11: 1.SINGLE_H[2]
	INT:MUX.IMUX_IO_E_IK[0]: R0.F1.B2
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_IK[1]: R0.F0.B1
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[0]: R0.F2.B3
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[1]: R0.F2.B1
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_O[0]: R0.F1.B5 R0.F2.B5 R0.F0.B4 R0.F2.B4 R0.F1.B4
		01001: 0.LONG_H[1]
		01010: 0.LONG_IO_E[0]
		01110: 0.OUT_CLB_Y
		11111: 0.SINGLE_H[0]
		00011: 0.SINGLE_H[2]
		00111: 0.SINGLE_H[4]
		11011: 0.SINGLE_VE[0]
		01101: 0.SINGLE_VE[3]
	INT:MUX.IMUX_IO_E_O[1]: R0.F8.B1 R0.F4.B0 R0.F5.B0 R0.F6.B0 R0.F9.B0
		10011: 0.LONG_H[0]
		10101: 0.LONG_IO_E[0]
		00110: 0.OUT_CLB_X
		00011: 0.SINGLE_VE[1]
		01111: 0.SINGLE_VE[2]
		00101: 0.SINGLE_VE[4]
		11111: 1.SINGLE_H[1]
		10110: 1.SINGLE_H[3]
	INT:MUX.IMUX_IO_E_T[0]: R0.F8.B2 R0.F8.B3 R0.F6.B2
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[0]
		011: 0.SINGLE_VE[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_E_T[1]: R0.F11.B1 R0.F12.B1 R0.F10.B1
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[2]
		011: 0.SINGLE_VE[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F24.B5 R0.F27.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F34.B5 R0.F31.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[2]: R0.F10.B2 R0.F11.B2
		01: 0.LONG_IO_E[1]
		00: 0.SINGLE_VE[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[3]: R0.F12.B5 R0.F11.B5
		00: 0.LONG_IO_E[1]
		01: 0.SINGLE_VE[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_H[0].0.LONG_IO_E[0]: R0.F13.B5 inv 1
	INT:PASS.SINGLE_H[0].0.OUT_CLB_X_ES: R0.F17.B3 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F28.B5 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_E_I_S1: R0.F8.B4 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_E_Q[0]: R0.F7.B5 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F23.B5 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_E_I[0]: R0.F6.B4 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_E_Q_S1: R0.F5.B4 inv 1
	INT:PASS.SINGLE_H[3].0.LONG_IO_E[1]: R0.F10.B5 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_CLB_Y_E: R0.F17.B4 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_E_I_S1: R0.F9.B4 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_E_Q[0]: R0.F8.B5 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_CLB_X_ES: R0.F16.B4 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_E_I[0]: R0.F3.B4 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_E_Q_S1: R0.F4.B4 inv 1
	INT:PASS.SINGLE_VE[0].0.LONG_H[1]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_CLB_X: R0.F13.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_I[0]: R0.F12.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_Q[1]: R0.F9.B1 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_CLB_Y: R0.F9.B3 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_I[1]: R0.F7.B1 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_Q[0]: R0.F9.B2 inv 1
	INT:PASS.SINGLE_VE[2].0.LONG_H[0]: R0.F5.B2 inv 1
	INT:PASS.SINGLE_VE[2].0.OUT_CLB_Y: R0.F7.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_CLB_X: R0.F5.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_I[0]: R0.F6.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_Q[1]: R0.F4.B1 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_X: R0.F4.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_Y: R0.F3.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_I[1]: R0.F3.B1 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_Q[0]: R0.F4.B2 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F35.B3 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F35.B4 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F32.B3 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F25.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F23.B3 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F19.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F18.B4 inv 1
	IO_E[0]:IFF_LATCH: R0.F3.B2 inv 0
	IO_E[0]:INV.O: R0.F0.B3 inv 1
	IO_E[0]:INV.T: R0.F7.B2 inv 0
	IO_E[0]:MUX.O: R0.F1.B3
		1: O
		0: OFF
	IO_E[0]:READBACK_I: R0.F13.B2 inv 1
	IO_E[0]:READBACK_IFF: R0.F9.B5 inv 1
	IO_E[0]:SLEW: R0.F2.B2
		1: FAST
		0: SLOW
	IO_E[1]:IFF_LATCH: R0.F0.B2 inv 0
	IO_E[1]:INV.O: R0.F1.B0 inv 1
	IO_E[1]:INV.T: R0.F10.B0 inv 0
	IO_E[1]:MUX.O: R0.F2.B0
		1: O
		0: OFF
	IO_E[1]:READBACK_I: R0.F5.B1 inv 1
	IO_E[1]:READBACK_IFF: R0.F6.B1 inv 1
	IO_E[1]:SLEW: R0.F1.B1
		1: FAST
		0: SLOW
	PULLUP_TBUF[0]:ENABLE: R0.F10.B3 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F7.B4 inv 1
}

bstile CLB_E3 {
	CLB:EC_ENABLE: R0.F26.B3 inv 1
	CLB:F: R0.F29.B0 R0.F28.B0 R0.F30.B0 R0.F31.B0 R0.F34.B0 R0.F35.B0 R0.F33.B0 R0.F32.B0 R0.F28.B1 R0.F29.B1 R0.F31.B1 R0.F30.B1 R0.F35.B1 R0.F34.B1 R0.F32.B1 R0.F33.B1 inv 1111111111111111
	CLB:G: R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 inv 1111111111111111
	CLB:INV.K: R0.F24.B3 inv 0
	CLB:MODE: R0.F24.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F25.B2 R0.F26.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F23.B2 R0.F24.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F26.B0 R0.F26.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F27.B2 R0.F27.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F27.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F23.B0 R0.F23.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F22.B2 R0.F22.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F22.B0
		0: D
		1: E
	CLB:MUX.X: R0.F33.B3 R0.F30.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F19.B3 R0.F16.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F18.B3 inv 1
	CLB:READBACK_QX: R0.F25.B1 inv 1
	CLB:READBACK_QY: R0.F24.B1 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE[0]: R0.F13.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE[1]: R0.F9.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[0]: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[1]: R0.F6.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F31.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F29.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[2]: R0.F26.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[0]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[1]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE_S[0]: R0.F10.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE_S[1]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F30.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F26.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F27.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[1]: R0.F25.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[2]: R0.F24.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[3]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE[2]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE[3]: R0.F2.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S[2]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S[3]: R0.F0.B5 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[3]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[3]: R0.F19.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S_STUB[2]: R0.F24.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[4]: R0.F15.B5 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[2]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[3]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE_S[2]: R0.F3.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE_S[3]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F17.B5 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_H_E[3]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_H_E[4]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE[0]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE[4]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE_S[0]: R0.F11.B6 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE_S[4]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_V[4]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_V_S[4]: R0.F19.B5 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_H_STUB[0]: R0.F33.B6 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F35.B6 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[0]: R0.F34.B7 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F35.B7 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_H_STUB[0]: R0.F29.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F28.B7 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F28.B6 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S[0]: R0.F30.B6 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F23.B7 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S_STUB[2]: R0.F25.B5 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F23.B6 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S_STUB[2]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V[4]: R0.F16.B5 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V_S[4]: R0.F14.B5 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_V[1]: R0.F31.B6 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_V_S[0]: R0.F35.B5 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_V_S[1]: R0.F32.B6 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[0]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[1]: R0.F12.B7 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[0]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[1]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[2]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[1]: R0.F6.B7 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[2]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[3]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[2]: R0.F2.B7 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[3]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[4]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_VE[4].SINGLE_VE_S[3]: R0.F3.B5 inv 1
	INT:BIPASS.SINGLE_VE[4].SINGLE_VE_S[4]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[0]: R0.F34.B6 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F32.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[0]: R0.F33.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F27.B7 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S_STUB[2]: R0.F25.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[1]: R0.F26.B6 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F22.B7 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S_STUB[2]: R0.F22.B6 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[4]: R0.F20.B5 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S_STUB[2]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[3]: R0.F15.B6 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F18.B5 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_E[1]: R0.F13.B1 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_E[0]: R0.F11.B4 inv 1
	INT:BUF.LONG_IO_E[0].0.LONG_H[1]: R0.F12.B4 inv 1
	INT:BUF.LONG_IO_E[0].0.SINGLE_H[0]: R0.F13.B4 inv 1
	INT:BUF.LONG_IO_E[1].0.LONG_H[0]: R0.F12.B2 inv 1
	INT:BUF.LONG_IO_E[1].0.SINGLE_H[3]: R0.F10.B4 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F27.B3 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F22.B3 inv 1
	INT:BUF.SINGLE_H[0].0.SINGLE_H_STUB[0]: R0.F32.B4 inv 1
	INT:BUF.SINGLE_H_STUB[0].0.SINGLE_H[0]: R0.F31.B4 inv 1
	INT:BUF.SINGLE_V_S[2].0.SINGLE_V_S_STUB[2]: R1.F22.B4 inv 1
	INT:BUF.SINGLE_V_S_STUB[2].0.SINGLE_V_S[2]: R1.F23.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F28.B2 R0.F30.B2 R0.F29.B2 R0.F28.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F33.B2 R0.F31.B2 R0.F34.B3 R0.F31.B3 R0.F32.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F18.B2 R0.F20.B3 R0.F21.B2 R0.F20.B2 R0.F19.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_IO_E_I[0]
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 1.SINGLE_H[0]
		01110: 1.SINGLE_H[2]
		11101: 1.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F14.B2 R0.F15.B3 R0.F14.B3 R0.F15.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 1.OUT_CLB_Y
		1111: 1.SINGLE_H[1]
		1110: 1.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F21.B4 R0.F24.B4 R0.F25.B4 R0.F21.B3
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
		0110: 2.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F35.B2 R0.F34.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 1.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F28.B4 R0.F29.B5 R0.F29.B4 R0.F29.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F26.B4 R0.F27.B4 R0.F30.B5 R0.F30.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 1.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F17.B2 R0.F16.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 1.LONG_H[1]
		11: 1.SINGLE_H[2]
	INT:MUX.IMUX_IO_E_IK[0]: R0.F1.B2
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_IK[1]: R0.F0.B1
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[0]: R0.F2.B3
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[1]: R0.F2.B1
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_O[0]: R0.F1.B5 R0.F2.B5 R0.F0.B4 R0.F2.B4 R0.F1.B4
		01001: 0.LONG_H[1]
		01010: 0.LONG_IO_E[0]
		01110: 0.OUT_CLB_Y
		11111: 0.SINGLE_H[0]
		00011: 0.SINGLE_H[2]
		00111: 0.SINGLE_H[4]
		11011: 0.SINGLE_VE[0]
		01101: 0.SINGLE_VE[3]
	INT:MUX.IMUX_IO_E_O[1]: R0.F8.B1 R0.F4.B0 R0.F5.B0 R0.F6.B0 R0.F9.B0
		10011: 0.LONG_H[0]
		10101: 0.LONG_IO_E[0]
		00110: 0.OUT_CLB_X
		00011: 0.SINGLE_VE[1]
		01111: 0.SINGLE_VE[2]
		00101: 0.SINGLE_VE[4]
		11111: 1.SINGLE_H[1]
		10110: 1.SINGLE_H[3]
	INT:MUX.IMUX_IO_E_T[0]: R0.F8.B2 R0.F8.B3 R0.F6.B2
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[0]
		011: 0.SINGLE_VE[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_E_T[1]: R0.F11.B1 R0.F12.B1 R0.F10.B1
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[2]
		011: 0.SINGLE_VE[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F24.B5 R0.F27.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F34.B5 R0.F31.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[2]: R0.F10.B2 R0.F11.B2
		01: 0.LONG_IO_E[1]
		00: 0.SINGLE_VE[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[3]: R0.F12.B5 R0.F11.B5
		00: 0.LONG_IO_E[1]
		01: 0.SINGLE_VE[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_H[0].0.LONG_IO_E[0]: R0.F13.B5 inv 1
	INT:PASS.SINGLE_H[0].0.OUT_CLB_X_ES: R0.F17.B3 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F28.B5 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_E_I_S1: R0.F8.B4 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_E_Q[0]: R0.F7.B5 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F23.B5 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_E_I[0]: R0.F6.B4 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_E_Q_S1: R0.F5.B4 inv 1
	INT:PASS.SINGLE_H[3].0.LONG_IO_E[1]: R0.F10.B5 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_CLB_Y_E: R0.F17.B4 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_E_I_S1: R0.F9.B4 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_E_Q[0]: R0.F8.B5 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_CLB_X_ES: R0.F16.B4 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_E_I[0]: R0.F3.B4 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_E_Q_S1: R0.F4.B4 inv 1
	INT:PASS.SINGLE_VE[0].0.LONG_H[1]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_CLB_X: R0.F13.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_I[0]: R0.F12.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_Q[1]: R0.F9.B1 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_CLB_Y: R0.F9.B3 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_I[1]: R0.F7.B1 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_Q[0]: R0.F9.B2 inv 1
	INT:PASS.SINGLE_VE[2].0.LONG_H[0]: R0.F5.B2 inv 1
	INT:PASS.SINGLE_VE[2].0.OUT_CLB_Y: R0.F7.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_CLB_X: R0.F5.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_I[0]: R0.F6.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_Q[1]: R0.F4.B1 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_X: R0.F4.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_Y: R0.F3.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_I[1]: R0.F3.B1 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_Q[0]: R0.F4.B2 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F35.B3 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F35.B4 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F32.B3 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F25.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F23.B3 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F19.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F18.B4 inv 1
	IO_E[0]:IFF_LATCH: R0.F3.B2 inv 0
	IO_E[0]:INV.O: R0.F0.B3 inv 1
	IO_E[0]:INV.T: R0.F7.B2 inv 0
	IO_E[0]:MUX.O: R0.F1.B3
		1: O
		0: OFF
	IO_E[0]:READBACK_I: R0.F13.B2 inv 1
	IO_E[0]:READBACK_IFF: R0.F9.B5 inv 1
	IO_E[0]:SLEW: R0.F2.B2
		1: FAST
		0: SLOW
	IO_E[1]:IFF_LATCH: R0.F0.B2 inv 0
	IO_E[1]:INV.O: R0.F1.B0 inv 1
	IO_E[1]:INV.T: R0.F10.B0 inv 0
	IO_E[1]:MUX.O: R0.F2.B0
		1: O
		0: OFF
	IO_E[1]:READBACK_I: R0.F5.B1 inv 1
	IO_E[1]:READBACK_IFF: R0.F6.B1 inv 1
	IO_E[1]:SLEW: R0.F1.B1
		1: FAST
		0: SLOW
	PULLUP_TBUF[0]:ENABLE: R0.F10.B3 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F7.B4 inv 1
}

bstile CLB_N0_L {
	CLB:EC_ENABLE: R0.F12.B3 inv 1
	CLB:F: R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 inv 1111111111111111
	CLB:G: R0.F6.B0 R0.F7.B0 R0.F5.B0 R0.F4.B0 R0.F1.B0 R0.F0.B0 R0.F2.B0 R0.F3.B0 R0.F7.B1 R0.F6.B1 R0.F4.B1 R0.F5.B1 R0.F0.B1 R0.F1.B1 R0.F3.B1 R0.F2.B1 inv 1111111111111111
	CLB:INV.K: R0.F10.B3 inv 0
	CLB:MODE: R0.F10.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B2 R0.F12.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B2 R0.F10.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B0 R0.F12.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B2 R0.F13.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B0 R0.F9.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B2 R0.F8.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B0
		0: D
		1: E
	CLB:MUX.X: R0.F19.B3 R0.F16.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B3 R0.F2.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B3 inv 1
	CLB:READBACK_QX: R0.F11.B1 inv 1
	CLB:READBACK_QY: R0.F10.B1 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[0]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[1]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[0]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[1]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[4]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[0]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[1]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[2]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[0]: R0.F21.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[1]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[2]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[3]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[4]: R0.F2.B8 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[2]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[3]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_HN_E[3]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_HN_E[4]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_V[4]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[0]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[1]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[4]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_HN_STUB[2]: R0.F12.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[0]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[1]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_HN_STUB[2]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[2]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[3]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_HN_STUB[2]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[2]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[3]: R0.F6.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[4].SINGLE_V[4]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_HN_STUB[2].SINGLE_V[2]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_HN_STUB[2].SINGLE_V[3]: R0.F5.B5 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_N[1]: R0.F4.B8 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HN[3]: R0.F2.B7 inv 1
	INT:BUF.GCLK_V.0.GCLK: R0.F17.B8 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_V[0]: R0.F18.B8 inv 1
	INT:BUF.LONG_IO_N[0].0.SINGLE_V[0]: R0.F13.B7 inv 1
	INT:BUF.LONG_IO_N[1].0.ACLK_V: R0.F4.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_V[1]: R0.F8.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.SINGLE_V[3]: R0.F6.B7 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_N[0]: R0.F17.B9 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HN[1]: R0.F13.B3 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_N[1]: R0.F5.B8 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HN[2]: R0.F8.B3 inv 1
	INT:BUF.SINGLE_HN[2].0.SINGLE_HN_STUB[2]: R0.F0.B4 inv 1
	INT:BUF.SINGLE_HN_STUB[2].0.SINGLE_HN[2]: R0.F1.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B2 R0.F16.B2 R0.F15.B2 R0.F14.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_IO_N_I[0]
		0011: 0.SINGLE_HN[0]
		1101: 0.SINGLE_HN[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B2 R0.F17.B2 R0.F20.B3 R0.F17.B3 R0.F18.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_HN[0]
		11111: 0.SINGLE_HN[1]
		00101: 0.SINGLE_HN[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F4.B2 R0.F6.B3 R0.F7.B2 R0.F6.B2 R0.F5.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_CLB_X_W
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 2.SINGLE_H[0]
		01110: 2.SINGLE_H[2]
		11101: 2.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B2 R0.F1.B3 R0.F0.B3 R0.F1.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 2.OUT_CLB_Y
		1111: 2.SINGLE_H[1]
		1110: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B4 R0.F10.B4 R0.F11.B4 R0.F7.B3
		0110: 0.LONG_IO_N[1]
		0011: 0.SINGLE_HN[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
	INT:MUX.IMUX_CLB_E: R0.F21.B2 R0.F20.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 2.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F14.B4 R0.F15.B5 R0.F15.B4 R0.F15.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		0101: 0.SINGLE_HN[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B4 R0.F13.B4 R0.F16.B5 R0.F16.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F3.B2 R0.F2.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 2.LONG_H[1]
		11: 2.SINGLE_H[2]
	INT:MUX.IMUX_IO_N_IK[0]: R0.F14.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_IK[1]: R0.F7.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[0]: R0.F16.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[1]: R0.F5.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_O[0]: R0.F19.B8 R0.F20.B9 R0.F21.B8 R0.F21.B9 R0.F20.B8
		01110: 0.ACLK_V
		01001: 0.LONG_IO_N[0]
		00101: 0.LONG_V[0]
		00111: 0.SINGLE_HN[1]
		01011: 0.SINGLE_HN[3]
		11111: 0.SINGLE_V[0]
		01100: 0.SINGLE_V[3]
		11101: 0.SINGLE_V[4]
	INT:MUX.IMUX_IO_N_O[1]: R0.F0.B9 R0.F0.B8 R0.F1.B9 R0.F3.B8 R0.F1.B8
		10101: 0.LONG_IO_N[0]
		10011: 0.OUT_CLB_Y
		00011: 0.SINGLE_HN[0]
		01111: 0.SINGLE_HN[2]
		00101: 0.SINGLE_HN[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V[2]
	INT:MUX.IMUX_IO_N_T[0]: R0.F13.B9 R0.F13.B8 R0.F11.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[1]
		011: 0.SINGLE_HN[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F10.B9 R0.F9.B8 R0.F7.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[0]
		011: 0.SINGLE_HN[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B5 R0.F13.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B5 R0.F17.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_I[1]: R0.F1.B5 inv 1
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_Q[0]: R0.F0.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.LONG_V[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_I[0]: R0.F15.B7 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_Q[1]: R0.F14.B7 inv 1
	INT:PASS.SINGLE_HN[2].0.LONG_V[1]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_I[1]: R0.F2.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_Q[0]: R0.F3.B5 inv 1
	INT:PASS.SINGLE_HN[3].0.ACLK_V: R0.F3.B7 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_CLB_Y_E: R0.F3.B3 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_I[0]: R0.F2.B6 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_Q[1]: R0.F3.B6 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F21.B3 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_IO_N[0]: R0.F12.B7 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F21.B4 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_I[0]: R0.F15.B6 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_Q_E1: R0.F19.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F18.B3 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_I_E1: R0.F11.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_Q[0]: R0.F11.B5 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F9.B3 inv 1
	INT:PASS.SINGLE_V[3].0.LONG_IO_N[1]: R0.F8.B7 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F5.B4 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_I[0]: R0.F9.B6 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_Q_E1: R0.F10.B6 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F2.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_I_E1: R0.F10.B7 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_Q[0]: R0.F11.B6 inv 1
	IO_N[0]:IFF_LATCH: R0.F12.B9 inv 0
	IO_N[0]:INV.O: R0.F19.B9 inv 1
	IO_N[0]:INV.T: R0.F12.B8 inv 0
	IO_N[0]:MUX.O: R0.F18.B9
		1: O
		0: OFF
	IO_N[0]:READBACK_I: R0.F14.B8 inv 1
	IO_N[0]:READBACK_IFF: R0.F11.B9 inv 1
	IO_N[0]:SLEW: R0.F15.B9
		1: FAST
		0: SLOW
	IO_N[1]:IFF_LATCH: R0.F9.B9 inv 0
	IO_N[1]:INV.O: R0.F2.B9 inv 1
	IO_N[1]:INV.T: R0.F8.B8 inv 0
	IO_N[1]:MUX.O: R0.F3.B9
		1: O
		0: OFF
	IO_N[1]:READBACK_I: R0.F6.B8 inv 1
	IO_N[1]:READBACK_IFF: R0.F10.B8 inv 1
	IO_N[1]:SLEW: R0.F6.B9
		1: FAST
		0: SLOW
}

bstile CLB_N0_S {
	CLB:EC_ENABLE: R0.F12.B3 inv 1
	CLB:F: R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 inv 1111111111111111
	CLB:G: R0.F6.B0 R0.F7.B0 R0.F5.B0 R0.F4.B0 R0.F1.B0 R0.F0.B0 R0.F2.B0 R0.F3.B0 R0.F7.B1 R0.F6.B1 R0.F4.B1 R0.F5.B1 R0.F0.B1 R0.F1.B1 R0.F3.B1 R0.F2.B1 inv 1111111111111111
	CLB:INV.K: R0.F10.B3 inv 0
	CLB:MODE: R0.F10.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B2 R0.F12.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B2 R0.F10.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B0 R0.F12.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B2 R0.F13.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B0 R0.F9.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B2 R0.F8.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B0
		0: D
		1: E
	CLB:MUX.X: R0.F19.B3 R0.F16.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B3 R0.F2.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B3 inv 1
	CLB:READBACK_QX: R0.F11.B1 inv 1
	CLB:READBACK_QY: R0.F10.B1 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[0]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[1]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[0]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[1]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[4]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[0]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[1]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[2]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[0]: R0.F21.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[1]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[2]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[3]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[4]: R0.F2.B8 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[2]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[3]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_HN_E[3]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_HN_E[4]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_V[4]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[0]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[1]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[4]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_HN_STUB[2]: R0.F12.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[0]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[1]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_HN_STUB[2]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[2]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[3]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_HN_STUB[2]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[2]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[3]: R0.F6.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[4].SINGLE_V[4]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_HN_STUB[2].SINGLE_V[2]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_HN_STUB[2].SINGLE_V[3]: R0.F5.B5 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_N[1]: R0.F4.B8 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HN[3]: R0.F2.B7 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_V[0]: R0.F18.B8 inv 1
	INT:BUF.LONG_IO_N[0].0.SINGLE_V[0]: R0.F13.B7 inv 1
	INT:BUF.LONG_IO_N[1].0.ACLK_V: R0.F4.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_V[1]: R0.F8.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.SINGLE_V[3]: R0.F6.B7 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_N[0]: R0.F17.B9 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HN[1]: R0.F13.B3 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_N[1]: R0.F5.B8 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HN[2]: R0.F8.B3 inv 1
	INT:BUF.SINGLE_HN[2].0.SINGLE_HN_STUB[2]: R0.F0.B4 inv 1
	INT:BUF.SINGLE_HN_STUB[2].0.SINGLE_HN[2]: R0.F1.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B2 R0.F16.B2 R0.F15.B2 R0.F14.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_IO_N_I[0]
		0011: 0.SINGLE_HN[0]
		1101: 0.SINGLE_HN[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B2 R0.F17.B2 R0.F20.B3 R0.F17.B3 R0.F18.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_HN[0]
		11111: 0.SINGLE_HN[1]
		00101: 0.SINGLE_HN[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F4.B2 R0.F6.B3 R0.F7.B2 R0.F6.B2 R0.F5.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_CLB_X_W
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 2.SINGLE_H[0]
		01110: 2.SINGLE_H[2]
		11101: 2.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B2 R0.F1.B3 R0.F0.B3 R0.F1.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 2.OUT_CLB_Y
		1111: 2.SINGLE_H[1]
		1110: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B4 R0.F10.B4 R0.F11.B4 R0.F7.B3
		0110: 0.LONG_IO_N[1]
		0011: 0.SINGLE_HN[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
	INT:MUX.IMUX_CLB_E: R0.F21.B2 R0.F20.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 2.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F14.B4 R0.F15.B5 R0.F15.B4 R0.F15.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		0101: 0.SINGLE_HN[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B4 R0.F13.B4 R0.F16.B5 R0.F16.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F3.B2 R0.F2.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 2.LONG_H[1]
		11: 2.SINGLE_H[2]
	INT:MUX.IMUX_IO_N_IK[0]: R0.F14.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_IK[1]: R0.F7.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[0]: R0.F16.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[1]: R0.F5.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_O[0]: R0.F19.B8 R0.F20.B9 R0.F21.B8 R0.F21.B9 R0.F20.B8
		01110: 0.ACLK_V
		01001: 0.LONG_IO_N[0]
		00101: 0.LONG_V[0]
		00111: 0.SINGLE_HN[1]
		01011: 0.SINGLE_HN[3]
		11111: 0.SINGLE_V[0]
		01100: 0.SINGLE_V[3]
		11101: 0.SINGLE_V[4]
	INT:MUX.IMUX_IO_N_O[1]: R0.F0.B9 R0.F0.B8 R0.F1.B9 R0.F3.B8 R0.F1.B8
		10101: 0.LONG_IO_N[0]
		10011: 0.OUT_CLB_Y
		00011: 0.SINGLE_HN[0]
		01111: 0.SINGLE_HN[2]
		00101: 0.SINGLE_HN[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V[2]
	INT:MUX.IMUX_IO_N_T[0]: R0.F13.B9 R0.F13.B8 R0.F11.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[1]
		011: 0.SINGLE_HN[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F10.B9 R0.F9.B8 R0.F7.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[0]
		011: 0.SINGLE_HN[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B5 R0.F13.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B5 R0.F17.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_I[1]: R0.F1.B5 inv 1
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_Q[0]: R0.F0.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.LONG_V[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_I[0]: R0.F15.B7 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_Q[1]: R0.F14.B7 inv 1
	INT:PASS.SINGLE_HN[2].0.LONG_V[1]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_I[1]: R0.F2.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_Q[0]: R0.F3.B5 inv 1
	INT:PASS.SINGLE_HN[3].0.ACLK_V: R0.F3.B7 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_CLB_Y_E: R0.F3.B3 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_I[0]: R0.F2.B6 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_Q[1]: R0.F3.B6 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F21.B3 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_IO_N[0]: R0.F12.B7 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F21.B4 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_I[0]: R0.F15.B6 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_Q_E1: R0.F19.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F18.B3 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_I_E1: R0.F11.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_Q[0]: R0.F11.B5 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F9.B3 inv 1
	INT:PASS.SINGLE_V[3].0.LONG_IO_N[1]: R0.F8.B7 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F5.B4 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_I[0]: R0.F9.B6 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_Q_E1: R0.F10.B6 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F2.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_I_E1: R0.F10.B7 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_Q[0]: R0.F11.B6 inv 1
	IO_N[0]:IFF_LATCH: R0.F12.B9 inv 0
	IO_N[0]:INV.O: R0.F19.B9 inv 1
	IO_N[0]:INV.T: R0.F12.B8 inv 0
	IO_N[0]:MUX.O: R0.F18.B9
		1: O
		0: OFF
	IO_N[0]:READBACK_I: R0.F14.B8 inv 1
	IO_N[0]:READBACK_IFF: R0.F11.B9 inv 1
	IO_N[0]:SLEW: R0.F15.B9
		1: FAST
		0: SLOW
	IO_N[1]:IFF_LATCH: R0.F9.B9 inv 0
	IO_N[1]:INV.O: R0.F2.B9 inv 1
	IO_N[1]:INV.T: R0.F8.B8 inv 0
	IO_N[1]:MUX.O: R0.F3.B9
		1: O
		0: OFF
	IO_N[1]:READBACK_I: R0.F6.B8 inv 1
	IO_N[1]:READBACK_IFF: R0.F10.B8 inv 1
	IO_N[1]:SLEW: R0.F6.B9
		1: FAST
		0: SLOW
}

bstile CLB_N1_L {
	CLB:EC_ENABLE: R0.F12.B3 inv 1
	CLB:F: R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 inv 1111111111111111
	CLB:G: R0.F6.B0 R0.F7.B0 R0.F5.B0 R0.F4.B0 R0.F1.B0 R0.F0.B0 R0.F2.B0 R0.F3.B0 R0.F7.B1 R0.F6.B1 R0.F4.B1 R0.F5.B1 R0.F0.B1 R0.F1.B1 R0.F3.B1 R0.F2.B1 inv 1111111111111111
	CLB:INV.K: R0.F10.B3 inv 0
	CLB:MODE: R0.F10.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B2 R0.F12.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B2 R0.F10.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B0 R0.F12.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B2 R0.F13.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B0 R0.F9.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B2 R0.F8.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B0
		0: D
		1: E
	CLB:MUX.X: R0.F19.B3 R0.F16.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B3 R0.F2.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B3 inv 1
	CLB:READBACK_QX: R0.F11.B1 inv 1
	CLB:READBACK_QY: R0.F10.B1 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[0]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[1]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[0]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[1]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[4]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[0]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[1]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[2]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[0]: R0.F21.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[1]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[1]: R0.F12.B5 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[2]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[3]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[2]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[3]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[2]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[3]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[4]: R0.F2.B8 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[2]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[3]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[0]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[1]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[4]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[0]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[1]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[2]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[3]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_HN_STUB[4]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[2]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[3]: R0.F6.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[4].SINGLE_HN_STUB[4]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[4].SINGLE_V[4]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_HN_STUB[4].SINGLE_V[4]: R0.F1.B6 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_N[1]: R0.F4.B8 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HN[3]: R0.F2.B7 inv 1
	INT:BUF.GCLK_V.0.GCLK: R0.F17.B8 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_V[0]: R0.F18.B8 inv 1
	INT:BUF.LONG_IO_N[0].0.SINGLE_V[0]: R0.F13.B7 inv 1
	INT:BUF.LONG_IO_N[1].0.ACLK_V: R0.F4.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_V[1]: R0.F8.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.SINGLE_V[3]: R0.F6.B7 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_N[0]: R0.F17.B9 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HN[1]: R0.F13.B3 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_N[1]: R0.F5.B8 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HN[2]: R0.F8.B3 inv 1
	INT:BUF.SINGLE_HN[4].0.SINGLE_HN_STUB[4]: R0.F0.B4 inv 1
	INT:BUF.SINGLE_HN_STUB[4].0.SINGLE_HN[4]: R0.F1.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B2 R0.F16.B2 R0.F15.B2 R0.F14.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_IO_N_I[0]
		0011: 0.SINGLE_HN[0]
		1101: 0.SINGLE_HN[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B2 R0.F17.B2 R0.F20.B3 R0.F17.B3 R0.F18.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_HN[0]
		11111: 0.SINGLE_HN[1]
		00101: 0.SINGLE_HN[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F4.B2 R0.F6.B3 R0.F7.B2 R0.F6.B2 R0.F5.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_CLB_X_W
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 2.SINGLE_H[0]
		01110: 2.SINGLE_H[2]
		11101: 2.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B2 R0.F1.B3 R0.F0.B3 R0.F1.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 2.OUT_CLB_Y
		1111: 2.SINGLE_H[1]
		1110: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B4 R0.F10.B4 R0.F11.B4 R0.F7.B3
		0110: 0.LONG_IO_N[1]
		0011: 0.SINGLE_HN[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
	INT:MUX.IMUX_CLB_E: R0.F21.B2 R0.F20.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 2.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F14.B4 R0.F15.B5 R0.F15.B4 R0.F15.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		0101: 0.SINGLE_HN[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B4 R0.F13.B4 R0.F16.B5 R0.F16.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F3.B2 R0.F2.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 2.LONG_H[1]
		11: 2.SINGLE_H[2]
	INT:MUX.IMUX_IO_N_IK[0]: R0.F14.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_IK[1]: R0.F7.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[0]: R0.F16.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[1]: R0.F5.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_O[0]: R0.F19.B8 R0.F20.B9 R0.F21.B8 R0.F21.B9 R0.F20.B8
		01110: 0.ACLK_V
		01001: 0.LONG_IO_N[0]
		00101: 0.LONG_V[0]
		00111: 0.SINGLE_HN[1]
		01011: 0.SINGLE_HN[3]
		11111: 0.SINGLE_V[0]
		01100: 0.SINGLE_V[3]
		11101: 0.SINGLE_V[4]
	INT:MUX.IMUX_IO_N_O[1]: R0.F0.B9 R0.F0.B8 R0.F1.B9 R0.F3.B8 R0.F1.B8
		10101: 0.LONG_IO_N[0]
		10011: 0.OUT_CLB_Y
		00011: 0.SINGLE_HN[0]
		01111: 0.SINGLE_HN[2]
		00101: 0.SINGLE_HN[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V[2]
	INT:MUX.IMUX_IO_N_T[0]: R0.F13.B9 R0.F13.B8 R0.F11.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[1]
		011: 0.SINGLE_HN[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F10.B9 R0.F9.B8 R0.F7.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[0]
		011: 0.SINGLE_HN[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B5 R0.F13.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B5 R0.F17.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_I[1]: R0.F1.B5 inv 1
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_Q[0]: R0.F0.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.LONG_V[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_I[0]: R0.F15.B7 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_Q[1]: R0.F14.B7 inv 1
	INT:PASS.SINGLE_HN[2].0.LONG_V[1]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_I[1]: R0.F2.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_Q[0]: R0.F3.B5 inv 1
	INT:PASS.SINGLE_HN[3].0.ACLK_V: R0.F3.B7 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_CLB_Y_E: R0.F3.B3 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_I[0]: R0.F2.B6 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_Q[1]: R0.F3.B6 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F21.B3 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_IO_N[0]: R0.F12.B7 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F21.B4 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_I[0]: R0.F15.B6 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_Q_E1: R0.F19.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F18.B3 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_I_E1: R0.F11.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_Q[0]: R0.F11.B5 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F9.B3 inv 1
	INT:PASS.SINGLE_V[3].0.LONG_IO_N[1]: R0.F8.B7 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F5.B4 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_I[0]: R0.F9.B6 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_Q_E1: R0.F10.B6 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F2.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_I_E1: R0.F10.B7 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_Q[0]: R0.F11.B6 inv 1
	IO_N[0]:IFF_LATCH: R0.F12.B9 inv 0
	IO_N[0]:INV.O: R0.F19.B9 inv 1
	IO_N[0]:INV.T: R0.F12.B8 inv 0
	IO_N[0]:MUX.O: R0.F18.B9
		1: O
		0: OFF
	IO_N[0]:READBACK_I: R0.F14.B8 inv 1
	IO_N[0]:READBACK_IFF: R0.F11.B9 inv 1
	IO_N[0]:SLEW: R0.F15.B9
		1: FAST
		0: SLOW
	IO_N[1]:IFF_LATCH: R0.F9.B9 inv 0
	IO_N[1]:INV.O: R0.F2.B9 inv 1
	IO_N[1]:INV.T: R0.F8.B8 inv 0
	IO_N[1]:MUX.O: R0.F3.B9
		1: O
		0: OFF
	IO_N[1]:READBACK_I: R0.F6.B8 inv 1
	IO_N[1]:READBACK_IFF: R0.F10.B8 inv 1
	IO_N[1]:SLEW: R0.F6.B9
		1: FAST
		0: SLOW
}

bstile CLB_N1_S {
	CLB:EC_ENABLE: R0.F12.B3 inv 1
	CLB:F: R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 inv 1111111111111111
	CLB:G: R0.F6.B0 R0.F7.B0 R0.F5.B0 R0.F4.B0 R0.F1.B0 R0.F0.B0 R0.F2.B0 R0.F3.B0 R0.F7.B1 R0.F6.B1 R0.F4.B1 R0.F5.B1 R0.F0.B1 R0.F1.B1 R0.F3.B1 R0.F2.B1 inv 1111111111111111
	CLB:INV.K: R0.F10.B3 inv 0
	CLB:MODE: R0.F10.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B2 R0.F12.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B2 R0.F10.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B0 R0.F12.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B2 R0.F13.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B0 R0.F9.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B2 R0.F8.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B0
		0: D
		1: E
	CLB:MUX.X: R0.F19.B3 R0.F16.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B3 R0.F2.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B3 inv 1
	CLB:READBACK_QX: R0.F11.B1 inv 1
	CLB:READBACK_QY: R0.F10.B1 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[0]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[1]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[0]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[1]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[4]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[0]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[1]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[2]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[0]: R0.F21.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[1]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[1]: R0.F12.B5 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[2]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[3]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[2]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[3]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[2]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[3]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[4]: R0.F2.B8 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[2]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[3]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[0]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[1]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[4]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[0]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[1]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[2]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[3]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_HN_STUB[4]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[2]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[3]: R0.F6.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[4].SINGLE_HN_STUB[4]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[4].SINGLE_V[4]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_HN_STUB[4].SINGLE_V[4]: R0.F1.B6 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_N[1]: R0.F4.B8 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HN[3]: R0.F2.B7 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_V[0]: R0.F18.B8 inv 1
	INT:BUF.LONG_IO_N[0].0.SINGLE_V[0]: R0.F13.B7 inv 1
	INT:BUF.LONG_IO_N[1].0.ACLK_V: R0.F4.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_V[1]: R0.F8.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.SINGLE_V[3]: R0.F6.B7 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_N[0]: R0.F17.B9 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HN[1]: R0.F13.B3 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_N[1]: R0.F5.B8 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HN[2]: R0.F8.B3 inv 1
	INT:BUF.SINGLE_HN[4].0.SINGLE_HN_STUB[4]: R0.F0.B4 inv 1
	INT:BUF.SINGLE_HN_STUB[4].0.SINGLE_HN[4]: R0.F1.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B2 R0.F16.B2 R0.F15.B2 R0.F14.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_IO_N_I[0]
		0011: 0.SINGLE_HN[0]
		1101: 0.SINGLE_HN[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B2 R0.F17.B2 R0.F20.B3 R0.F17.B3 R0.F18.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_HN[0]
		11111: 0.SINGLE_HN[1]
		00101: 0.SINGLE_HN[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F4.B2 R0.F6.B3 R0.F7.B2 R0.F6.B2 R0.F5.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_CLB_X_W
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 2.SINGLE_H[0]
		01110: 2.SINGLE_H[2]
		11101: 2.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B2 R0.F1.B3 R0.F0.B3 R0.F1.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 2.OUT_CLB_Y
		1111: 2.SINGLE_H[1]
		1110: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B4 R0.F10.B4 R0.F11.B4 R0.F7.B3
		0110: 0.LONG_IO_N[1]
		0011: 0.SINGLE_HN[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
	INT:MUX.IMUX_CLB_E: R0.F21.B2 R0.F20.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 2.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F14.B4 R0.F15.B5 R0.F15.B4 R0.F15.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		0101: 0.SINGLE_HN[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B4 R0.F13.B4 R0.F16.B5 R0.F16.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F3.B2 R0.F2.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 2.LONG_H[1]
		11: 2.SINGLE_H[2]
	INT:MUX.IMUX_IO_N_IK[0]: R0.F14.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_IK[1]: R0.F7.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[0]: R0.F16.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[1]: R0.F5.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_O[0]: R0.F19.B8 R0.F20.B9 R0.F21.B8 R0.F21.B9 R0.F20.B8
		01110: 0.ACLK_V
		01001: 0.LONG_IO_N[0]
		00101: 0.LONG_V[0]
		00111: 0.SINGLE_HN[1]
		01011: 0.SINGLE_HN[3]
		11111: 0.SINGLE_V[0]
		01100: 0.SINGLE_V[3]
		11101: 0.SINGLE_V[4]
	INT:MUX.IMUX_IO_N_O[1]: R0.F0.B9 R0.F0.B8 R0.F1.B9 R0.F3.B8 R0.F1.B8
		10101: 0.LONG_IO_N[0]
		10011: 0.OUT_CLB_Y
		00011: 0.SINGLE_HN[0]
		01111: 0.SINGLE_HN[2]
		00101: 0.SINGLE_HN[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V[2]
	INT:MUX.IMUX_IO_N_T[0]: R0.F13.B9 R0.F13.B8 R0.F11.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[1]
		011: 0.SINGLE_HN[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F10.B9 R0.F9.B8 R0.F7.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[0]
		011: 0.SINGLE_HN[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B5 R0.F13.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B5 R0.F17.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_I[1]: R0.F1.B5 inv 1
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_Q[0]: R0.F0.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.LONG_V[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_I[0]: R0.F15.B7 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_Q[1]: R0.F14.B7 inv 1
	INT:PASS.SINGLE_HN[2].0.LONG_V[1]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_I[1]: R0.F2.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_Q[0]: R0.F3.B5 inv 1
	INT:PASS.SINGLE_HN[3].0.ACLK_V: R0.F3.B7 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_CLB_Y_E: R0.F3.B3 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_I[0]: R0.F2.B6 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_Q[1]: R0.F3.B6 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F21.B3 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_IO_N[0]: R0.F12.B7 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F21.B4 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_I[0]: R0.F15.B6 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_Q_E1: R0.F19.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F18.B3 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_I_E1: R0.F11.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_Q[0]: R0.F11.B5 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F9.B3 inv 1
	INT:PASS.SINGLE_V[3].0.LONG_IO_N[1]: R0.F8.B7 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F5.B4 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_I[0]: R0.F9.B6 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_Q_E1: R0.F10.B6 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F2.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_I_E1: R0.F10.B7 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_Q[0]: R0.F11.B6 inv 1
	IO_N[0]:IFF_LATCH: R0.F12.B9 inv 0
	IO_N[0]:INV.O: R0.F19.B9 inv 1
	IO_N[0]:INV.T: R0.F12.B8 inv 0
	IO_N[0]:MUX.O: R0.F18.B9
		1: O
		0: OFF
	IO_N[0]:READBACK_I: R0.F14.B8 inv 1
	IO_N[0]:READBACK_IFF: R0.F11.B9 inv 1
	IO_N[0]:SLEW: R0.F15.B9
		1: FAST
		0: SLOW
	IO_N[1]:IFF_LATCH: R0.F9.B9 inv 0
	IO_N[1]:INV.O: R0.F2.B9 inv 1
	IO_N[1]:INV.T: R0.F8.B8 inv 0
	IO_N[1]:MUX.O: R0.F3.B9
		1: O
		0: OFF
	IO_N[1]:READBACK_I: R0.F6.B8 inv 1
	IO_N[1]:READBACK_IFF: R0.F10.B8 inv 1
	IO_N[1]:SLEW: R0.F6.B9
		1: FAST
		0: SLOW
}

bstile CLB_N2_L {
	CLB:EC_ENABLE: R0.F12.B3 inv 1
	CLB:F: R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 inv 1111111111111111
	CLB:G: R0.F6.B0 R0.F7.B0 R0.F5.B0 R0.F4.B0 R0.F1.B0 R0.F0.B0 R0.F2.B0 R0.F3.B0 R0.F7.B1 R0.F6.B1 R0.F4.B1 R0.F5.B1 R0.F0.B1 R0.F1.B1 R0.F3.B1 R0.F2.B1 inv 1111111111111111
	CLB:INV.K: R0.F10.B3 inv 0
	CLB:MODE: R0.F10.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B2 R0.F12.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B2 R0.F10.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B0 R0.F12.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B2 R0.F13.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B0 R0.F9.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B2 R0.F8.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B0
		0: D
		1: E
	CLB:MUX.X: R0.F19.B3 R0.F16.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B3 R0.F2.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B3 inv 1
	CLB:READBACK_QX: R0.F11.B1 inv 1
	CLB:READBACK_QY: R0.F10.B1 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[0]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[1]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[2]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[0]: R0.F21.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[1]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[1]: R0.F12.B5 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[2]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[3]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[2]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[3]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[2]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[3]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[4]: R0.F2.B8 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[2]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[3]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_HN_E[3]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_HN_E[4]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_V[4]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_HN_STUB[0]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[0]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[1]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[4]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_HN_STUB[0]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[0]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[1]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[2]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[3]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[2]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[3]: R0.F6.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[4].SINGLE_V[4]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_HN_STUB[0].SINGLE_V[0]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_HN_STUB[0].SINGLE_V[1]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_HN_STUB[0].SINGLE_V[4]: R0.F14.B6 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_N[1]: R0.F4.B8 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HN[3]: R0.F2.B7 inv 1
	INT:BUF.GCLK_V.0.GCLK: R0.F17.B8 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_V[0]: R0.F18.B8 inv 1
	INT:BUF.LONG_IO_N[0].0.SINGLE_V[0]: R0.F13.B7 inv 1
	INT:BUF.LONG_IO_N[1].0.ACLK_V: R0.F4.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_V[1]: R0.F8.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.SINGLE_V[3]: R0.F6.B7 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_N[0]: R0.F17.B9 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HN[1]: R0.F13.B3 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_N[1]: R0.F5.B8 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HN[2]: R0.F8.B3 inv 1
	INT:BUF.SINGLE_HN[0].0.SINGLE_HN_STUB[0]: R0.F18.B4 inv 1
	INT:BUF.SINGLE_HN_STUB[0].0.SINGLE_HN[0]: R0.F17.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B2 R0.F16.B2 R0.F15.B2 R0.F14.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_IO_N_I[0]
		0011: 0.SINGLE_HN[0]
		1101: 0.SINGLE_HN[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B2 R0.F17.B2 R0.F20.B3 R0.F17.B3 R0.F18.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_HN[0]
		11111: 0.SINGLE_HN[1]
		00101: 0.SINGLE_HN[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F4.B2 R0.F6.B3 R0.F7.B2 R0.F6.B2 R0.F5.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_CLB_X_W
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 2.SINGLE_H[0]
		01110: 2.SINGLE_H[2]
		11101: 2.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B2 R0.F1.B3 R0.F0.B3 R0.F1.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 2.OUT_CLB_Y
		1111: 2.SINGLE_H[1]
		1110: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B4 R0.F10.B4 R0.F11.B4 R0.F7.B3
		0110: 0.LONG_IO_N[1]
		0011: 0.SINGLE_HN[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
	INT:MUX.IMUX_CLB_E: R0.F21.B2 R0.F20.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 2.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F14.B4 R0.F15.B5 R0.F15.B4 R0.F15.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		0101: 0.SINGLE_HN[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B4 R0.F13.B4 R0.F16.B5 R0.F16.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F3.B2 R0.F2.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 2.LONG_H[1]
		11: 2.SINGLE_H[2]
	INT:MUX.IMUX_IO_N_IK[0]: R0.F14.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_IK[1]: R0.F7.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[0]: R0.F16.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[1]: R0.F5.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_O[0]: R0.F19.B8 R0.F20.B9 R0.F21.B8 R0.F21.B9 R0.F20.B8
		01110: 0.ACLK_V
		01001: 0.LONG_IO_N[0]
		00101: 0.LONG_V[0]
		00111: 0.SINGLE_HN[1]
		01011: 0.SINGLE_HN[3]
		11111: 0.SINGLE_V[0]
		01100: 0.SINGLE_V[3]
		11101: 0.SINGLE_V[4]
	INT:MUX.IMUX_IO_N_O[1]: R0.F0.B9 R0.F0.B8 R0.F1.B9 R0.F3.B8 R0.F1.B8
		10101: 0.LONG_IO_N[0]
		10011: 0.OUT_CLB_Y
		00011: 0.SINGLE_HN[0]
		01111: 0.SINGLE_HN[2]
		00101: 0.SINGLE_HN[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V[2]
	INT:MUX.IMUX_IO_N_T[0]: R0.F13.B9 R0.F13.B8 R0.F11.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[1]
		011: 0.SINGLE_HN[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F10.B9 R0.F9.B8 R0.F7.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[0]
		011: 0.SINGLE_HN[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B5 R0.F13.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B5 R0.F17.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_I[1]: R0.F1.B5 inv 1
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_Q[0]: R0.F0.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.LONG_V[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_I[0]: R0.F15.B7 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_Q[1]: R0.F14.B7 inv 1
	INT:PASS.SINGLE_HN[2].0.LONG_V[1]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_I[1]: R0.F2.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_Q[0]: R0.F3.B5 inv 1
	INT:PASS.SINGLE_HN[3].0.ACLK_V: R0.F3.B7 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_CLB_Y_E: R0.F3.B3 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_I[0]: R0.F2.B6 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_Q[1]: R0.F3.B6 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F21.B3 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_IO_N[0]: R0.F12.B7 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F21.B4 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_I[0]: R0.F15.B6 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_Q_E1: R0.F19.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F18.B3 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_I_E1: R0.F11.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_Q[0]: R0.F11.B5 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F9.B3 inv 1
	INT:PASS.SINGLE_V[3].0.LONG_IO_N[1]: R0.F8.B7 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F5.B4 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_I[0]: R0.F9.B6 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_Q_E1: R0.F10.B6 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F2.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_I_E1: R0.F10.B7 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_Q[0]: R0.F11.B6 inv 1
	IO_N[0]:IFF_LATCH: R0.F12.B9 inv 0
	IO_N[0]:INV.O: R0.F19.B9 inv 1
	IO_N[0]:INV.T: R0.F12.B8 inv 0
	IO_N[0]:MUX.O: R0.F18.B9
		1: O
		0: OFF
	IO_N[0]:READBACK_I: R0.F14.B8 inv 1
	IO_N[0]:READBACK_IFF: R0.F11.B9 inv 1
	IO_N[0]:SLEW: R0.F15.B9
		1: FAST
		0: SLOW
	IO_N[1]:IFF_LATCH: R0.F9.B9 inv 0
	IO_N[1]:INV.O: R0.F2.B9 inv 1
	IO_N[1]:INV.T: R0.F8.B8 inv 0
	IO_N[1]:MUX.O: R0.F3.B9
		1: O
		0: OFF
	IO_N[1]:READBACK_I: R0.F6.B8 inv 1
	IO_N[1]:READBACK_IFF: R0.F10.B8 inv 1
	IO_N[1]:SLEW: R0.F6.B9
		1: FAST
		0: SLOW
}

bstile CLB_N2_S {
	CLB:EC_ENABLE: R0.F12.B3 inv 1
	CLB:F: R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 inv 1111111111111111
	CLB:G: R0.F6.B0 R0.F7.B0 R0.F5.B0 R0.F4.B0 R0.F1.B0 R0.F0.B0 R0.F2.B0 R0.F3.B0 R0.F7.B1 R0.F6.B1 R0.F4.B1 R0.F5.B1 R0.F0.B1 R0.F1.B1 R0.F3.B1 R0.F2.B1 inv 1111111111111111
	CLB:INV.K: R0.F10.B3 inv 0
	CLB:MODE: R0.F10.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B2 R0.F12.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B2 R0.F10.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B0 R0.F12.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B2 R0.F13.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B0 R0.F9.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B2 R0.F8.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B0
		0: D
		1: E
	CLB:MUX.X: R0.F19.B3 R0.F16.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B3 R0.F2.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B3 inv 1
	CLB:READBACK_QX: R0.F11.B1 inv 1
	CLB:READBACK_QY: R0.F10.B1 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[0]: R0.F17.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[1]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[2]: R0.F12.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[0]: R0.F21.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[1]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[1]: R0.F12.B5 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[2]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[3]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[2]: R0.F7.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[3]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[2]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[3]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[4]: R0.F2.B8 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[2]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[3]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_HN_E[3]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_HN_E[4]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_V[4]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_HN_STUB[0]: R0.F16.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[0]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[1]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[4]: R0.F13.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_HN_STUB[0]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[0]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[1]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[2]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[3]: R0.F8.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[2]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[3]: R0.F6.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[4].SINGLE_V[4]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_HN_STUB[0].SINGLE_V[0]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_HN_STUB[0].SINGLE_V[1]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_HN_STUB[0].SINGLE_V[4]: R0.F14.B6 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_N[1]: R0.F4.B8 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HN[3]: R0.F2.B7 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_V[0]: R0.F18.B8 inv 1
	INT:BUF.LONG_IO_N[0].0.SINGLE_V[0]: R0.F13.B7 inv 1
	INT:BUF.LONG_IO_N[1].0.ACLK_V: R0.F4.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_V[1]: R0.F8.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.SINGLE_V[3]: R0.F6.B7 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_N[0]: R0.F17.B9 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HN[1]: R0.F13.B3 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_N[1]: R0.F5.B8 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HN[2]: R0.F8.B3 inv 1
	INT:BUF.SINGLE_HN[0].0.SINGLE_HN_STUB[0]: R0.F18.B4 inv 1
	INT:BUF.SINGLE_HN_STUB[0].0.SINGLE_HN[0]: R0.F17.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B2 R0.F16.B2 R0.F15.B2 R0.F14.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_IO_N_I[0]
		0011: 0.SINGLE_HN[0]
		1101: 0.SINGLE_HN[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B2 R0.F17.B2 R0.F20.B3 R0.F17.B3 R0.F18.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_HN[0]
		11111: 0.SINGLE_HN[1]
		00101: 0.SINGLE_HN[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F4.B2 R0.F6.B3 R0.F7.B2 R0.F6.B2 R0.F5.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_CLB_X_W
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 2.SINGLE_H[0]
		01110: 2.SINGLE_H[2]
		11101: 2.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B2 R0.F1.B3 R0.F0.B3 R0.F1.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 2.OUT_CLB_Y
		1111: 2.SINGLE_H[1]
		1110: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B4 R0.F10.B4 R0.F11.B4 R0.F7.B3
		0110: 0.LONG_IO_N[1]
		0011: 0.SINGLE_HN[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
	INT:MUX.IMUX_CLB_E: R0.F21.B2 R0.F20.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 2.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F14.B4 R0.F15.B5 R0.F15.B4 R0.F15.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		0101: 0.SINGLE_HN[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B4 R0.F13.B4 R0.F16.B5 R0.F16.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F3.B2 R0.F2.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 2.LONG_H[1]
		11: 2.SINGLE_H[2]
	INT:MUX.IMUX_IO_N_IK[0]: R0.F14.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_IK[1]: R0.F7.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[0]: R0.F16.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[1]: R0.F5.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_O[0]: R0.F19.B8 R0.F20.B9 R0.F21.B8 R0.F21.B9 R0.F20.B8
		01110: 0.ACLK_V
		01001: 0.LONG_IO_N[0]
		00101: 0.LONG_V[0]
		00111: 0.SINGLE_HN[1]
		01011: 0.SINGLE_HN[3]
		11111: 0.SINGLE_V[0]
		01100: 0.SINGLE_V[3]
		11101: 0.SINGLE_V[4]
	INT:MUX.IMUX_IO_N_O[1]: R0.F0.B9 R0.F0.B8 R0.F1.B9 R0.F3.B8 R0.F1.B8
		10101: 0.LONG_IO_N[0]
		10011: 0.OUT_CLB_Y
		00011: 0.SINGLE_HN[0]
		01111: 0.SINGLE_HN[2]
		00101: 0.SINGLE_HN[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V[2]
	INT:MUX.IMUX_IO_N_T[0]: R0.F13.B9 R0.F13.B8 R0.F11.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[1]
		011: 0.SINGLE_HN[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F10.B9 R0.F9.B8 R0.F7.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[0]
		011: 0.SINGLE_HN[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B5 R0.F13.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B5 R0.F17.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_I[1]: R0.F1.B5 inv 1
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_Q[0]: R0.F0.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.LONG_V[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_I[0]: R0.F15.B7 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_Q[1]: R0.F14.B7 inv 1
	INT:PASS.SINGLE_HN[2].0.LONG_V[1]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_I[1]: R0.F2.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_Q[0]: R0.F3.B5 inv 1
	INT:PASS.SINGLE_HN[3].0.ACLK_V: R0.F3.B7 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_CLB_Y_E: R0.F3.B3 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_I[0]: R0.F2.B6 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_Q[1]: R0.F3.B6 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F21.B3 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_IO_N[0]: R0.F12.B7 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F21.B4 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_I[0]: R0.F15.B6 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_Q_E1: R0.F19.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F18.B3 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_I_E1: R0.F11.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_Q[0]: R0.F11.B5 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F9.B3 inv 1
	INT:PASS.SINGLE_V[3].0.LONG_IO_N[1]: R0.F8.B7 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F5.B4 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_I[0]: R0.F9.B6 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_Q_E1: R0.F10.B6 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F2.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_I_E1: R0.F10.B7 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_Q[0]: R0.F11.B6 inv 1
	IO_N[0]:IFF_LATCH: R0.F12.B9 inv 0
	IO_N[0]:INV.O: R0.F19.B9 inv 1
	IO_N[0]:INV.T: R0.F12.B8 inv 0
	IO_N[0]:MUX.O: R0.F18.B9
		1: O
		0: OFF
	IO_N[0]:READBACK_I: R0.F14.B8 inv 1
	IO_N[0]:READBACK_IFF: R0.F11.B9 inv 1
	IO_N[0]:SLEW: R0.F15.B9
		1: FAST
		0: SLOW
	IO_N[1]:IFF_LATCH: R0.F9.B9 inv 0
	IO_N[1]:INV.O: R0.F2.B9 inv 1
	IO_N[1]:INV.T: R0.F8.B8 inv 0
	IO_N[1]:MUX.O: R0.F3.B9
		1: O
		0: OFF
	IO_N[1]:READBACK_I: R0.F6.B8 inv 1
	IO_N[1]:READBACK_IFF: R0.F10.B8 inv 1
	IO_N[1]:SLEW: R0.F6.B9
		1: FAST
		0: SLOW
}

bstile CLB_NE0_L {
	CLB:EC_ENABLE: R0.F26.B3 inv 1
	CLB:F: R0.F29.B0 R0.F28.B0 R0.F30.B0 R0.F31.B0 R0.F34.B0 R0.F35.B0 R0.F33.B0 R0.F32.B0 R0.F28.B1 R0.F29.B1 R0.F31.B1 R0.F30.B1 R0.F35.B1 R0.F34.B1 R0.F32.B1 R0.F33.B1 inv 1111111111111111
	CLB:G: R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 inv 1111111111111111
	CLB:INV.K: R0.F24.B3 inv 0
	CLB:MODE: R0.F24.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F25.B2 R0.F26.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F23.B2 R0.F24.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F26.B0 R0.F26.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F27.B2 R0.F27.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F27.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F23.B0 R0.F23.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F22.B2 R0.F22.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F22.B0
		0: D
		1: E
	CLB:MUX.X: R0.F33.B3 R0.F30.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F19.B3 R0.F16.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F18.B3 inv 1
	CLB:READBACK_QX: R0.F25.B1 inv 1
	CLB:READBACK_QY: R0.F24.B1 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[0]: R0.F30.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[1]: R0.F35.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_VE[4]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[0]: R0.F34.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[1]: R0.F31.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[4]: R0.F28.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[0]: R0.F31.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[1]: R0.F33.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[2]: R0.F26.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_VE[3]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[0]: R0.F35.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[1]: R0.F32.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_VE[2]: R0.F5.B4 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[2]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[3]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[4]: R0.F16.B8 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_VE[1]: R0.F9.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[2]: R0.F19.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[3]: R0.F18.B5 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_HN_E[3]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_HN_E[4]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_VE[0]: R0.F8.B5 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_V[4]: R0.F15.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[0]: R0.F32.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[1]: R0.F30.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[4]: R0.F27.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_HN_STUB[2]: R0.F26.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[0]: R0.F35.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[1]: R0.F34.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_HN_STUB[2]: R0.F23.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[2]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[3]: R0.F22.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_HN_STUB[2]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[2]: R0.F20.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[3]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[4].SINGLE_V[4]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_HN_STUB[2].SINGLE_V[2]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_HN_STUB[2].SINGLE_V[3]: R0.F19.B5 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_N[1]: R0.F18.B8 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HN[3]: R0.F16.B7 inv 1
	INT:BUF.GCLK_V.0.GCLK: R0.F31.B8 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_E[1]: R0.F13.B1 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_E[0]: R0.F11.B4 inv 1
	INT:BUF.LONG_IO_E[0].0.LONG_H[1]: R0.F12.B4 inv 1
	INT:BUF.LONG_IO_E[0].0.LONG_IO_N[0]: R0.F12.B6 inv 1
	INT:BUF.LONG_IO_E[1].0.LONG_H[0]: R0.F12.B2 inv 1
	INT:BUF.LONG_IO_E[1].0.LONG_IO_N[1]: R0.F9.B4 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_IO_E[0]: R0.F11.B6 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_V[0]: R0.F32.B8 inv 1
	INT:BUF.LONG_IO_N[0].0.SINGLE_V[0]: R0.F27.B7 inv 1
	INT:BUF.LONG_IO_N[1].0.ACLK_V: R0.F18.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_IO_E[1]: R0.F10.B4 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_V[1]: R0.F22.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.SINGLE_V[3]: R0.F20.B7 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_N[0]: R0.F31.B9 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HN[1]: R0.F27.B3 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_N[1]: R0.F19.B8 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HN[2]: R0.F22.B3 inv 1
	INT:BUF.SINGLE_HN[2].0.SINGLE_HN_STUB[2]: R0.F14.B4 inv 1
	INT:BUF.SINGLE_HN_STUB[2].0.SINGLE_HN[2]: R0.F15.B4 inv 1
	INT:INV.IOCLK_E[1]: R0.F1.B6 inv 1
	INT:INV.IOCLK_N[0]: R0.F8.B6 inv 1
	INT:MUX.IMUX_CLB_A: R0.F28.B2 R0.F30.B2 R0.F29.B2 R0.F28.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_IO_N_I[0]
		0011: 0.SINGLE_HN[0]
		1101: 0.SINGLE_HN[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F33.B2 R0.F31.B2 R0.F34.B3 R0.F31.B3 R0.F32.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_HN[0]
		11111: 0.SINGLE_HN[1]
		00101: 0.SINGLE_HN[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F18.B2 R0.F20.B3 R0.F21.B2 R0.F20.B2 R0.F19.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_IO_E_I[0]
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 1.SINGLE_H[0]
		01110: 1.SINGLE_H[2]
		11101: 1.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F14.B2 R0.F15.B3 R0.F14.B3 R0.F15.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 1.OUT_CLB_Y
		1111: 1.SINGLE_H[1]
		1110: 1.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F21.B4 R0.F24.B4 R0.F25.B4 R0.F21.B3
		0110: 0.LONG_IO_N[1]
		0011: 0.SINGLE_HN[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
	INT:MUX.IMUX_CLB_E: R0.F35.B2 R0.F34.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 1.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F28.B4 R0.F29.B5 R0.F29.B4 R0.F29.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		0101: 0.SINGLE_HN[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F26.B4 R0.F27.B4 R0.F30.B5 R0.F30.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 1.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F17.B2 R0.F16.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 1.LONG_H[1]
		11: 1.SINGLE_H[2]
	INT:MUX.IMUX_IOCLK[0]: R0.F9.B6 R0.F4.B6 R0.F7.B6 R0.F5.B5 R0.F7.B5
		00110: 0.LONG_IO_E[1]
		01111: 0.SINGLE_HN[2]
		00011: 0.SINGLE_HN[4]
		00101: 0.SINGLE_VE[4]
		11111: ACLK
	INT:MUX.IMUX_IOCLK[1]: R0.F2.B6 R0.F3.B6 R0.F3.B5 R0.F6.B6 R0.F5.B6
		00110: 0.LONG_IO_E[1]
		00011: 0.SINGLE_HN[3]
		00101: 0.SINGLE_HN[4]
		01111: 0.SINGLE_VE[3]
		11111: GCLK
	INT:MUX.IMUX_IO_E_IK[0]: R0.F1.B2
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_IK[1]: R0.F0.B1
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[0]: R0.F2.B3
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[1]: R0.F2.B1
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_O[0]: R0.F0.B4 R0.F1.B5 R0.F2.B4 R0.F1.B4
		0001: 0.LONG_H[1]
		0010: 0.LONG_IO_E[0]
		1010: 0.OUT_CLB_Y
		0111: 0.SINGLE_VE[0]
		1001: 0.SINGLE_VE[3]
		1111: NONE
	INT:MUX.IMUX_IO_E_O[1]: R0.F8.B1 R0.F4.B0 R0.F5.B0 R0.F6.B0 R0.F9.B0
		10011: 0.LONG_H[0]
		10101: 0.LONG_IO_E[0]
		00110: 0.OUT_CLB_X
		00011: 0.SINGLE_VE[1]
		01111: 0.SINGLE_VE[2]
		00101: 0.SINGLE_VE[4]
		11111: 1.SINGLE_H[1]
		10110: 1.SINGLE_H[3]
	INT:MUX.IMUX_IO_E_T[0]: R0.F8.B2 R0.F8.B3 R0.F6.B2
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[0]
		011: 0.SINGLE_VE[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_E_T[1]: R0.F11.B1 R0.F12.B1 R0.F10.B1
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[2]
		011: 0.SINGLE_VE[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_IK[0]: R0.F28.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_IK[1]: R0.F21.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[0]: R0.F30.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[1]: R0.F19.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_O[0]: R0.F33.B8 R0.F34.B9 R0.F35.B8 R0.F35.B9 R0.F34.B8
		01110: 0.ACLK_V
		01001: 0.LONG_IO_N[0]
		00101: 0.LONG_V[0]
		00111: 0.SINGLE_HN[1]
		01011: 0.SINGLE_HN[3]
		11111: 0.SINGLE_V[0]
		01100: 0.SINGLE_V[3]
		11101: 0.SINGLE_V[4]
	INT:MUX.IMUX_IO_N_O[1]: R0.F14.B9 R0.F14.B8 R0.F15.B9 R0.F17.B8 R0.F15.B8
		10110: 0.GCLK
		10101: 0.LONG_IO_N[0]
		10011: 0.OUT_CLB_Y
		00011: 0.SINGLE_HN[0]
		01111: 0.SINGLE_HN[2]
		00101: 0.SINGLE_HN[4]
		11111: NONE
	INT:MUX.IMUX_IO_N_T[0]: R0.F27.B9 R0.F27.B8 R0.F25.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[1]
		011: 0.SINGLE_HN[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F24.B9 R0.F23.B8 R0.F21.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[0]
		011: 0.SINGLE_HN[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F24.B5 R0.F27.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F34.B5 R0.F31.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[2]: R0.F10.B2 R0.F11.B2
		01: 0.LONG_IO_E[1]
		00: 0.SINGLE_VE[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[3]: R0.F12.B5 R0.F11.B5
		00: 0.LONG_IO_E[1]
		01: 0.SINGLE_VE[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_I[1]: R0.F15.B5 inv 1
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_Q[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.LONG_V[0]: R0.F28.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_I[0]: R0.F29.B7 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_Q[1]: R0.F28.B7 inv 1
	INT:PASS.SINGLE_HN[2].0.LONG_V[1]: R0.F23.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_I[1]: R0.F16.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_Q[0]: R0.F17.B5 inv 1
	INT:PASS.SINGLE_HN[3].0.ACLK_V: R0.F17.B7 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_CLB_Y_E: R0.F17.B3 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_I[0]: R0.F16.B6 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_Q[1]: R0.F17.B6 inv 1
	INT:PASS.SINGLE_HN[4].0.OUT_IO_N_I[1]: R0.F10.B6 inv 1
	INT:PASS.SINGLE_VE[0].0.LONG_H[1]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_CLB_X: R0.F13.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_I[0]: R0.F12.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_Q[1]: R0.F9.B1 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_CLB_Y: R0.F9.B3 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_I[1]: R0.F7.B1 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_Q[0]: R0.F9.B2 inv 1
	INT:PASS.SINGLE_VE[2].0.LONG_H[0]: R0.F5.B2 inv 1
	INT:PASS.SINGLE_VE[2].0.OUT_CLB_Y: R0.F7.B3 inv 1
	INT:PASS.SINGLE_VE[2].0.OUT_IO_E_I[0]: R0.F6.B4 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_CLB_X: R0.F5.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_I[0]: R0.F6.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_Q[1]: R0.F4.B1 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_X: R0.F4.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_Y: R0.F3.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_I[1]: R0.F3.B1 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_Q[0]: R0.F4.B2 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F35.B3 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_IO_N[0]: R0.F26.B7 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F35.B4 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_I[0]: R0.F29.B6 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_Q_E1: R0.F33.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F32.B3 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_I_E1: R0.F25.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_Q[0]: R0.F25.B5 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F25.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F23.B3 inv 1
	INT:PASS.SINGLE_V[3].0.LONG_IO_N[1]: R0.F22.B7 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F19.B4 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_I[0]: R0.F23.B6 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_Q_E1: R0.F24.B6 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F16.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_I_E1: R0.F24.B7 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_Q[0]: R0.F25.B6 inv 1
	IO_E[0]:IFF_LATCH: R0.F3.B2 inv 0
	IO_E[0]:INV.O: R0.F0.B3 inv 1
	IO_E[0]:INV.T: R0.F7.B2 inv 0
	IO_E[0]:MUX.O: R0.F1.B3
		1: O
		0: OFF
	IO_E[0]:READBACK_I: R0.F13.B2 inv 1
	IO_E[0]:READBACK_IFF: R0.F8.B4 inv 1
	IO_E[0]:SLEW: R0.F2.B2
		1: FAST
		0: SLOW
	IO_E[1]:IFF_LATCH: R0.F0.B2 inv 0
	IO_E[1]:INV.O: R0.F1.B0 inv 1
	IO_E[1]:INV.T: R0.F10.B0 inv 0
	IO_E[1]:MUX.O: R0.F2.B0
		1: O
		0: OFF
	IO_E[1]:READBACK_I: R0.F5.B1 inv 1
	IO_E[1]:READBACK_IFF: R0.F6.B1 inv 1
	IO_E[1]:SLEW: R0.F1.B1
		1: FAST
		0: SLOW
	IO_N[0]:IFF_LATCH: R0.F26.B9 inv 0
	IO_N[0]:INV.O: R0.F33.B9 inv 1
	IO_N[0]:INV.T: R0.F26.B8 inv 0
	IO_N[0]:MUX.O: R0.F32.B9
		1: O
		0: OFF
	IO_N[0]:READBACK_I: R0.F28.B8 inv 1
	IO_N[0]:READBACK_IFF: R0.F25.B9 inv 1
	IO_N[0]:SLEW: R0.F29.B9
		1: FAST
		0: SLOW
	IO_N[1]:IFF_LATCH: R0.F23.B9 inv 0
	IO_N[1]:INV.O: R0.F16.B9 inv 1
	IO_N[1]:INV.T: R0.F22.B8 inv 0
	IO_N[1]:MUX.O: R0.F17.B9
		1: O
		0: OFF
	IO_N[1]:READBACK_I: R0.F20.B8 inv 1
	IO_N[1]:READBACK_IFF: R0.F24.B8 inv 1
	IO_N[1]:SLEW: R0.F20.B9
		1: FAST
		0: SLOW
	MISC:POR: R0.F11.B9 inv 1
	MISC:TAC: R0.F0.B5 inv 1
	PULLUP_TBUF[0]:ENABLE: R0.F10.B3 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F7.B4 inv 1
}

bstile CLB_NE1_L {
	CLB:EC_ENABLE: R0.F26.B3 inv 1
	CLB:F: R0.F29.B0 R0.F28.B0 R0.F30.B0 R0.F31.B0 R0.F34.B0 R0.F35.B0 R0.F33.B0 R0.F32.B0 R0.F28.B1 R0.F29.B1 R0.F31.B1 R0.F30.B1 R0.F35.B1 R0.F34.B1 R0.F32.B1 R0.F33.B1 inv 1111111111111111
	CLB:G: R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 inv 1111111111111111
	CLB:INV.K: R0.F24.B3 inv 0
	CLB:MODE: R0.F24.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F25.B2 R0.F26.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F23.B2 R0.F24.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F26.B0 R0.F26.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F27.B2 R0.F27.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F27.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F23.B0 R0.F23.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F22.B2 R0.F22.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F22.B0
		0: D
		1: E
	CLB:MUX.X: R0.F33.B3 R0.F30.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F19.B3 R0.F16.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F18.B3 inv 1
	CLB:READBACK_QX: R0.F25.B1 inv 1
	CLB:READBACK_QY: R0.F24.B1 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[0]: R0.F30.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[1]: R0.F35.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_VE[4]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[0]: R0.F34.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[1]: R0.F31.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[4]: R0.F28.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[0]: R0.F31.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[1]: R0.F33.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[2]: R0.F26.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_VE[3]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[0]: R0.F35.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[1]: R0.F32.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[1]: R0.F26.B5 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[2]: R0.F23.B7 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[3]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_VE[2]: R0.F5.B4 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[2]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[3]: R0.F19.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[2]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[3]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[4]: R0.F16.B8 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_VE[1]: R0.F9.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[2]: R0.F19.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[3]: R0.F18.B5 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_VE[0]: R0.F8.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[0]: R0.F32.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[1]: R0.F30.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[4]: R0.F27.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[0]: R0.F35.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[1]: R0.F34.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[2]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[3]: R0.F22.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_HN_STUB[4]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[2]: R0.F20.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[3]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[4].SINGLE_HN_STUB[4]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[4].SINGLE_V[4]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_HN_STUB[4].SINGLE_V[4]: R0.F15.B6 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_N[1]: R0.F18.B8 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HN[3]: R0.F16.B7 inv 1
	INT:BUF.GCLK_V.0.GCLK: R0.F31.B8 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_E[1]: R0.F13.B1 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_E[0]: R0.F11.B4 inv 1
	INT:BUF.LONG_IO_E[0].0.LONG_H[1]: R0.F12.B4 inv 1
	INT:BUF.LONG_IO_E[0].0.LONG_IO_N[0]: R0.F12.B6 inv 1
	INT:BUF.LONG_IO_E[1].0.LONG_H[0]: R0.F12.B2 inv 1
	INT:BUF.LONG_IO_E[1].0.LONG_IO_N[1]: R0.F9.B4 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_IO_E[0]: R0.F11.B6 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_V[0]: R0.F32.B8 inv 1
	INT:BUF.LONG_IO_N[0].0.SINGLE_V[0]: R0.F27.B7 inv 1
	INT:BUF.LONG_IO_N[1].0.ACLK_V: R0.F18.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_IO_E[1]: R0.F10.B4 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_V[1]: R0.F22.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.SINGLE_V[3]: R0.F20.B7 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_N[0]: R0.F31.B9 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HN[1]: R0.F27.B3 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_N[1]: R0.F19.B8 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HN[2]: R0.F22.B3 inv 1
	INT:BUF.SINGLE_HN[4].0.SINGLE_HN_STUB[4]: R0.F14.B4 inv 1
	INT:BUF.SINGLE_HN_STUB[4].0.SINGLE_HN[4]: R0.F15.B4 inv 1
	INT:INV.IOCLK_E[1]: R0.F1.B6 inv 1
	INT:INV.IOCLK_N[0]: R0.F8.B6 inv 1
	INT:MUX.IMUX_CLB_A: R0.F28.B2 R0.F30.B2 R0.F29.B2 R0.F28.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_IO_N_I[0]
		0011: 0.SINGLE_HN[0]
		1101: 0.SINGLE_HN[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F33.B2 R0.F31.B2 R0.F34.B3 R0.F31.B3 R0.F32.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_HN[0]
		11111: 0.SINGLE_HN[1]
		00101: 0.SINGLE_HN[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F18.B2 R0.F20.B3 R0.F21.B2 R0.F20.B2 R0.F19.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_IO_E_I[0]
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 1.SINGLE_H[0]
		01110: 1.SINGLE_H[2]
		11101: 1.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F14.B2 R0.F15.B3 R0.F14.B3 R0.F15.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 1.OUT_CLB_Y
		1111: 1.SINGLE_H[1]
		1110: 1.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F21.B4 R0.F24.B4 R0.F25.B4 R0.F21.B3
		0110: 0.LONG_IO_N[1]
		0011: 0.SINGLE_HN[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
	INT:MUX.IMUX_CLB_E: R0.F35.B2 R0.F34.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 1.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F28.B4 R0.F29.B5 R0.F29.B4 R0.F29.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		0101: 0.SINGLE_HN[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F26.B4 R0.F27.B4 R0.F30.B5 R0.F30.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 1.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F17.B2 R0.F16.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 1.LONG_H[1]
		11: 1.SINGLE_H[2]
	INT:MUX.IMUX_IOCLK[0]: R0.F9.B6 R0.F4.B6 R0.F7.B6 R0.F5.B5 R0.F7.B5
		00110: 0.LONG_IO_E[1]
		01111: 0.SINGLE_HN[2]
		00011: 0.SINGLE_HN[4]
		00101: 0.SINGLE_VE[4]
		11111: ACLK
	INT:MUX.IMUX_IOCLK[1]: R0.F2.B6 R0.F3.B6 R0.F3.B5 R0.F6.B6 R0.F5.B6
		00110: 0.LONG_IO_E[1]
		00011: 0.SINGLE_HN[3]
		00101: 0.SINGLE_HN[4]
		01111: 0.SINGLE_VE[3]
		11111: GCLK
	INT:MUX.IMUX_IO_E_IK[0]: R0.F1.B2
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_IK[1]: R0.F0.B1
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[0]: R0.F2.B3
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[1]: R0.F2.B1
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_O[0]: R0.F0.B4 R0.F1.B5 R0.F2.B4 R0.F1.B4
		0001: 0.LONG_H[1]
		0010: 0.LONG_IO_E[0]
		1010: 0.OUT_CLB_Y
		0111: 0.SINGLE_VE[0]
		1001: 0.SINGLE_VE[3]
		1111: NONE
	INT:MUX.IMUX_IO_E_O[1]: R0.F8.B1 R0.F4.B0 R0.F5.B0 R0.F6.B0 R0.F9.B0
		10011: 0.LONG_H[0]
		10101: 0.LONG_IO_E[0]
		00110: 0.OUT_CLB_X
		00011: 0.SINGLE_VE[1]
		01111: 0.SINGLE_VE[2]
		00101: 0.SINGLE_VE[4]
		11111: 1.SINGLE_H[1]
		10110: 1.SINGLE_H[3]
	INT:MUX.IMUX_IO_E_T[0]: R0.F8.B2 R0.F8.B3 R0.F6.B2
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[0]
		011: 0.SINGLE_VE[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_E_T[1]: R0.F11.B1 R0.F12.B1 R0.F10.B1
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[2]
		011: 0.SINGLE_VE[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_IK[0]: R0.F28.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_IK[1]: R0.F21.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[0]: R0.F30.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[1]: R0.F19.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_O[0]: R0.F33.B8 R0.F34.B9 R0.F35.B8 R0.F35.B9 R0.F34.B8
		01110: 0.ACLK_V
		01001: 0.LONG_IO_N[0]
		00101: 0.LONG_V[0]
		00111: 0.SINGLE_HN[1]
		01011: 0.SINGLE_HN[3]
		11111: 0.SINGLE_V[0]
		01100: 0.SINGLE_V[3]
		11101: 0.SINGLE_V[4]
	INT:MUX.IMUX_IO_N_O[1]: R0.F14.B9 R0.F14.B8 R0.F15.B9 R0.F17.B8 R0.F15.B8
		10110: 0.GCLK
		10101: 0.LONG_IO_N[0]
		10011: 0.OUT_CLB_Y
		00011: 0.SINGLE_HN[0]
		01111: 0.SINGLE_HN[2]
		00101: 0.SINGLE_HN[4]
		11111: NONE
	INT:MUX.IMUX_IO_N_T[0]: R0.F27.B9 R0.F27.B8 R0.F25.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[1]
		011: 0.SINGLE_HN[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F24.B9 R0.F23.B8 R0.F21.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[0]
		011: 0.SINGLE_HN[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F24.B5 R0.F27.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F34.B5 R0.F31.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[2]: R0.F10.B2 R0.F11.B2
		01: 0.LONG_IO_E[1]
		00: 0.SINGLE_VE[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[3]: R0.F12.B5 R0.F11.B5
		00: 0.LONG_IO_E[1]
		01: 0.SINGLE_VE[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_I[1]: R0.F15.B5 inv 1
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_Q[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.LONG_V[0]: R0.F28.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_I[0]: R0.F29.B7 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_Q[1]: R0.F28.B7 inv 1
	INT:PASS.SINGLE_HN[2].0.LONG_V[1]: R0.F23.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_I[1]: R0.F16.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_Q[0]: R0.F17.B5 inv 1
	INT:PASS.SINGLE_HN[3].0.ACLK_V: R0.F17.B7 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_CLB_Y_E: R0.F17.B3 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_I[0]: R0.F16.B6 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_Q[1]: R0.F17.B6 inv 1
	INT:PASS.SINGLE_HN[4].0.OUT_IO_N_I[1]: R0.F10.B6 inv 1
	INT:PASS.SINGLE_VE[0].0.LONG_H[1]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_CLB_X: R0.F13.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_I[0]: R0.F12.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_Q[1]: R0.F9.B1 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_CLB_Y: R0.F9.B3 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_I[1]: R0.F7.B1 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_Q[0]: R0.F9.B2 inv 1
	INT:PASS.SINGLE_VE[2].0.LONG_H[0]: R0.F5.B2 inv 1
	INT:PASS.SINGLE_VE[2].0.OUT_CLB_Y: R0.F7.B3 inv 1
	INT:PASS.SINGLE_VE[2].0.OUT_IO_E_I[0]: R0.F6.B4 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_CLB_X: R0.F5.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_I[0]: R0.F6.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_Q[1]: R0.F4.B1 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_X: R0.F4.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_Y: R0.F3.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_I[1]: R0.F3.B1 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_Q[0]: R0.F4.B2 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F35.B3 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_IO_N[0]: R0.F26.B7 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F35.B4 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_I[0]: R0.F29.B6 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_Q_E1: R0.F33.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F32.B3 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_I_E1: R0.F25.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_Q[0]: R0.F25.B5 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F25.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F23.B3 inv 1
	INT:PASS.SINGLE_V[3].0.LONG_IO_N[1]: R0.F22.B7 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F19.B4 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_I[0]: R0.F23.B6 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_Q_E1: R0.F24.B6 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F16.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_I_E1: R0.F24.B7 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_Q[0]: R0.F25.B6 inv 1
	IO_E[0]:IFF_LATCH: R0.F3.B2 inv 0
	IO_E[0]:INV.O: R0.F0.B3 inv 1
	IO_E[0]:INV.T: R0.F7.B2 inv 0
	IO_E[0]:MUX.O: R0.F1.B3
		1: O
		0: OFF
	IO_E[0]:READBACK_I: R0.F13.B2 inv 1
	IO_E[0]:READBACK_IFF: R0.F8.B4 inv 1
	IO_E[0]:SLEW: R0.F2.B2
		1: FAST
		0: SLOW
	IO_E[1]:IFF_LATCH: R0.F0.B2 inv 0
	IO_E[1]:INV.O: R0.F1.B0 inv 1
	IO_E[1]:INV.T: R0.F10.B0 inv 0
	IO_E[1]:MUX.O: R0.F2.B0
		1: O
		0: OFF
	IO_E[1]:READBACK_I: R0.F5.B1 inv 1
	IO_E[1]:READBACK_IFF: R0.F6.B1 inv 1
	IO_E[1]:SLEW: R0.F1.B1
		1: FAST
		0: SLOW
	IO_N[0]:IFF_LATCH: R0.F26.B9 inv 0
	IO_N[0]:INV.O: R0.F33.B9 inv 1
	IO_N[0]:INV.T: R0.F26.B8 inv 0
	IO_N[0]:MUX.O: R0.F32.B9
		1: O
		0: OFF
	IO_N[0]:READBACK_I: R0.F28.B8 inv 1
	IO_N[0]:READBACK_IFF: R0.F25.B9 inv 1
	IO_N[0]:SLEW: R0.F29.B9
		1: FAST
		0: SLOW
	IO_N[1]:IFF_LATCH: R0.F23.B9 inv 0
	IO_N[1]:INV.O: R0.F16.B9 inv 1
	IO_N[1]:INV.T: R0.F22.B8 inv 0
	IO_N[1]:MUX.O: R0.F17.B9
		1: O
		0: OFF
	IO_N[1]:READBACK_I: R0.F20.B8 inv 1
	IO_N[1]:READBACK_IFF: R0.F24.B8 inv 1
	IO_N[1]:SLEW: R0.F20.B9
		1: FAST
		0: SLOW
	MISC:POR: R0.F11.B9 inv 1
	MISC:TAC: R0.F0.B5 inv 1
	PULLUP_TBUF[0]:ENABLE: R0.F10.B3 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F7.B4 inv 1
}

bstile CLB_NE1_S {
	CLB:EC_ENABLE: R0.F26.B3 inv 1
	CLB:F: R0.F29.B0 R0.F28.B0 R0.F30.B0 R0.F31.B0 R0.F34.B0 R0.F35.B0 R0.F33.B0 R0.F32.B0 R0.F28.B1 R0.F29.B1 R0.F31.B1 R0.F30.B1 R0.F35.B1 R0.F34.B1 R0.F32.B1 R0.F33.B1 inv 1111111111111111
	CLB:G: R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 inv 1111111111111111
	CLB:INV.K: R0.F24.B3 inv 0
	CLB:MODE: R0.F24.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F25.B2 R0.F26.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F23.B2 R0.F24.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F26.B0 R0.F26.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F27.B2 R0.F27.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F27.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F23.B0 R0.F23.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F22.B2 R0.F22.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F22.B0
		0: D
		1: E
	CLB:MUX.X: R0.F33.B3 R0.F30.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F19.B3 R0.F16.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F18.B3 inv 1
	CLB:READBACK_QX: R0.F25.B1 inv 1
	CLB:READBACK_QY: R0.F24.B1 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[0]: R0.F30.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_HN_E[1]: R0.F35.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_VE[4]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[0]: R0.F34.B6 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[1]: R0.F31.B7 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_V[4]: R0.F28.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[0]: R0.F31.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[1]: R0.F33.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[2]: R0.F26.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_VE[3]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[0]: R0.F35.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[1]: R0.F32.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[1]: R0.F26.B5 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[2]: R0.F23.B7 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[3]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_VE[2]: R0.F5.B4 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[2]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[3]: R0.F19.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[2]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[3]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[4]: R0.F16.B8 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_VE[1]: R0.F9.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[2]: R0.F19.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[3]: R0.F18.B5 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_VE[0]: R0.F8.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[0]: R0.F32.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[1]: R0.F30.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[4]: R0.F27.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[0]: R0.F35.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[1]: R0.F34.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[2]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[3]: R0.F22.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_HN_STUB[4]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[2]: R0.F20.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[3]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[4].SINGLE_HN_STUB[4]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[4].SINGLE_V[4]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_HN_STUB[4].SINGLE_V[4]: R0.F15.B6 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_N[1]: R0.F18.B8 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HN[3]: R0.F16.B7 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_E[1]: R0.F13.B1 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_E[0]: R0.F11.B4 inv 1
	INT:BUF.LONG_IO_E[0].0.LONG_H[1]: R0.F12.B4 inv 1
	INT:BUF.LONG_IO_E[0].0.LONG_IO_N[0]: R0.F12.B6 inv 1
	INT:BUF.LONG_IO_E[1].0.LONG_H[0]: R0.F12.B2 inv 1
	INT:BUF.LONG_IO_E[1].0.LONG_IO_N[1]: R0.F9.B4 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_IO_E[0]: R0.F11.B6 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_V[0]: R0.F32.B8 inv 1
	INT:BUF.LONG_IO_N[0].0.SINGLE_V[0]: R0.F27.B7 inv 1
	INT:BUF.LONG_IO_N[1].0.ACLK_V: R0.F18.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_IO_E[1]: R0.F10.B4 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_V[1]: R0.F22.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.SINGLE_V[3]: R0.F20.B7 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_N[0]: R0.F31.B9 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HN[1]: R0.F27.B3 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_N[1]: R0.F19.B8 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HN[2]: R0.F22.B3 inv 1
	INT:BUF.SINGLE_HN[4].0.SINGLE_HN_STUB[4]: R0.F14.B4 inv 1
	INT:BUF.SINGLE_HN_STUB[4].0.SINGLE_HN[4]: R0.F15.B4 inv 1
	INT:INV.IOCLK_E[1]: R0.F1.B6 inv 1
	INT:INV.IOCLK_N[0]: R0.F8.B6 inv 1
	INT:MUX.IMUX_CLB_A: R0.F28.B2 R0.F30.B2 R0.F29.B2 R0.F28.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_IO_N_I[0]
		0011: 0.SINGLE_HN[0]
		1101: 0.SINGLE_HN[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F33.B2 R0.F31.B2 R0.F34.B3 R0.F31.B3 R0.F32.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_HN[0]
		11111: 0.SINGLE_HN[1]
		00101: 0.SINGLE_HN[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F18.B2 R0.F20.B3 R0.F21.B2 R0.F20.B2 R0.F19.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_IO_E_I[0]
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 1.SINGLE_H[0]
		01110: 1.SINGLE_H[2]
		11101: 1.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F14.B2 R0.F15.B3 R0.F14.B3 R0.F15.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 1.OUT_CLB_Y
		1111: 1.SINGLE_H[1]
		1110: 1.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F21.B4 R0.F24.B4 R0.F25.B4 R0.F21.B3
		0110: 0.LONG_IO_N[1]
		0011: 0.SINGLE_HN[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
	INT:MUX.IMUX_CLB_E: R0.F35.B2 R0.F34.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 1.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F28.B4 R0.F29.B5 R0.F29.B4 R0.F29.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		0101: 0.SINGLE_HN[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F26.B4 R0.F27.B4 R0.F30.B5 R0.F30.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 1.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F17.B2 R0.F16.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 1.LONG_H[1]
		11: 1.SINGLE_H[2]
	INT:MUX.IMUX_IOCLK[0]: R0.F9.B6 R0.F4.B6 R0.F7.B6 R0.F5.B5 R0.F7.B5
		00110: 0.LONG_IO_E[1]
		01111: 0.SINGLE_HN[2]
		00011: 0.SINGLE_HN[4]
		00101: 0.SINGLE_VE[4]
		11111: ACLK
	INT:MUX.IMUX_IOCLK[1]: R0.F2.B6 R0.F3.B6 R0.F3.B5 R0.F6.B6 R0.F5.B6
		00110: 0.LONG_IO_E[1]
		00011: 0.SINGLE_HN[3]
		00101: 0.SINGLE_HN[4]
		01111: 0.SINGLE_VE[3]
		11111: GCLK
	INT:MUX.IMUX_IO_E_IK[0]: R0.F1.B2
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_IK[1]: R0.F0.B1
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[0]: R0.F2.B3
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[1]: R0.F2.B1
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_O[0]: R0.F0.B4 R0.F1.B5 R0.F2.B4 R0.F1.B4
		0001: 0.LONG_H[1]
		0010: 0.LONG_IO_E[0]
		1010: 0.OUT_CLB_Y
		0111: 0.SINGLE_VE[0]
		1001: 0.SINGLE_VE[3]
		1111: NONE
	INT:MUX.IMUX_IO_E_O[1]: R0.F8.B1 R0.F4.B0 R0.F5.B0 R0.F6.B0 R0.F9.B0
		10011: 0.LONG_H[0]
		10101: 0.LONG_IO_E[0]
		00110: 0.OUT_CLB_X
		00011: 0.SINGLE_VE[1]
		01111: 0.SINGLE_VE[2]
		00101: 0.SINGLE_VE[4]
		11111: 1.SINGLE_H[1]
		10110: 1.SINGLE_H[3]
	INT:MUX.IMUX_IO_E_T[0]: R0.F8.B2 R0.F8.B3 R0.F6.B2
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[0]
		011: 0.SINGLE_VE[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_E_T[1]: R0.F11.B1 R0.F12.B1 R0.F10.B1
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[2]
		011: 0.SINGLE_VE[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_IK[0]: R0.F28.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_IK[1]: R0.F21.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[0]: R0.F30.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[1]: R0.F19.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_O[0]: R0.F33.B8 R0.F34.B9 R0.F35.B8 R0.F35.B9 R0.F34.B8
		01110: 0.ACLK_V
		01001: 0.LONG_IO_N[0]
		00101: 0.LONG_V[0]
		00111: 0.SINGLE_HN[1]
		01011: 0.SINGLE_HN[3]
		11111: 0.SINGLE_V[0]
		01100: 0.SINGLE_V[3]
		11101: 0.SINGLE_V[4]
	INT:MUX.IMUX_IO_N_O[1]: R0.F14.B9 R0.F14.B8 R0.F15.B9 R0.F17.B8 R0.F15.B8
		10110: 0.GCLK
		10101: 0.LONG_IO_N[0]
		10011: 0.OUT_CLB_Y
		00011: 0.SINGLE_HN[0]
		01111: 0.SINGLE_HN[2]
		00101: 0.SINGLE_HN[4]
		11111: NONE
	INT:MUX.IMUX_IO_N_T[0]: R0.F27.B9 R0.F27.B8 R0.F25.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[1]
		011: 0.SINGLE_HN[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F24.B9 R0.F23.B8 R0.F21.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[0]
		011: 0.SINGLE_HN[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F24.B5 R0.F27.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F34.B5 R0.F31.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[2]: R0.F10.B2 R0.F11.B2
		01: 0.LONG_IO_E[1]
		00: 0.SINGLE_VE[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[3]: R0.F12.B5 R0.F11.B5
		00: 0.LONG_IO_E[1]
		01: 0.SINGLE_VE[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_I[1]: R0.F15.B5 inv 1
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_Q[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.LONG_V[0]: R0.F28.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_I[0]: R0.F29.B7 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_Q[1]: R0.F28.B7 inv 1
	INT:PASS.SINGLE_HN[2].0.LONG_V[1]: R0.F23.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_I[1]: R0.F16.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_Q[0]: R0.F17.B5 inv 1
	INT:PASS.SINGLE_HN[3].0.ACLK_V: R0.F17.B7 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_CLB_Y_E: R0.F17.B3 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_I[0]: R0.F16.B6 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_Q[1]: R0.F17.B6 inv 1
	INT:PASS.SINGLE_HN[4].0.OUT_IO_N_I[1]: R0.F10.B6 inv 1
	INT:PASS.SINGLE_VE[0].0.LONG_H[1]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_CLB_X: R0.F13.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_I[0]: R0.F12.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_Q[1]: R0.F9.B1 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_CLB_Y: R0.F9.B3 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_I[1]: R0.F7.B1 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_Q[0]: R0.F9.B2 inv 1
	INT:PASS.SINGLE_VE[2].0.LONG_H[0]: R0.F5.B2 inv 1
	INT:PASS.SINGLE_VE[2].0.OUT_CLB_Y: R0.F7.B3 inv 1
	INT:PASS.SINGLE_VE[2].0.OUT_IO_E_I[0]: R0.F6.B4 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_CLB_X: R0.F5.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_I[0]: R0.F6.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_Q[1]: R0.F4.B1 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_X: R0.F4.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_Y: R0.F3.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_I[1]: R0.F3.B1 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_Q[0]: R0.F4.B2 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F35.B3 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_IO_N[0]: R0.F26.B7 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F35.B4 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_I[0]: R0.F29.B6 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_Q_E1: R0.F33.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F32.B3 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_I_E1: R0.F25.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_Q[0]: R0.F25.B5 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F25.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F23.B3 inv 1
	INT:PASS.SINGLE_V[3].0.LONG_IO_N[1]: R0.F22.B7 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F19.B4 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_I[0]: R0.F23.B6 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_Q_E1: R0.F24.B6 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F16.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_I_E1: R0.F24.B7 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_Q[0]: R0.F25.B6 inv 1
	IO_E[0]:IFF_LATCH: R0.F3.B2 inv 0
	IO_E[0]:INV.O: R0.F0.B3 inv 1
	IO_E[0]:INV.T: R0.F7.B2 inv 0
	IO_E[0]:MUX.O: R0.F1.B3
		1: O
		0: OFF
	IO_E[0]:READBACK_I: R0.F13.B2 inv 1
	IO_E[0]:READBACK_IFF: R0.F8.B4 inv 1
	IO_E[0]:SLEW: R0.F2.B2
		1: FAST
		0: SLOW
	IO_E[1]:IFF_LATCH: R0.F0.B2 inv 0
	IO_E[1]:INV.O: R0.F1.B0 inv 1
	IO_E[1]:INV.T: R0.F10.B0 inv 0
	IO_E[1]:MUX.O: R0.F2.B0
		1: O
		0: OFF
	IO_E[1]:READBACK_I: R0.F5.B1 inv 1
	IO_E[1]:READBACK_IFF: R0.F6.B1 inv 1
	IO_E[1]:SLEW: R0.F1.B1
		1: FAST
		0: SLOW
	IO_N[0]:IFF_LATCH: R0.F26.B9 inv 0
	IO_N[0]:INV.O: R0.F33.B9 inv 1
	IO_N[0]:INV.T: R0.F26.B8 inv 0
	IO_N[0]:MUX.O: R0.F32.B9
		1: O
		0: OFF
	IO_N[0]:READBACK_I: R0.F28.B8 inv 1
	IO_N[0]:READBACK_IFF: R0.F25.B9 inv 1
	IO_N[0]:SLEW: R0.F29.B9
		1: FAST
		0: SLOW
	IO_N[1]:IFF_LATCH: R0.F23.B9 inv 0
	IO_N[1]:INV.O: R0.F16.B9 inv 1
	IO_N[1]:INV.T: R0.F22.B8 inv 0
	IO_N[1]:MUX.O: R0.F17.B9
		1: O
		0: OFF
	IO_N[1]:READBACK_I: R0.F20.B8 inv 1
	IO_N[1]:READBACK_IFF: R0.F24.B8 inv 1
	IO_N[1]:SLEW: R0.F20.B9
		1: FAST
		0: SLOW
	MISC:POR: R0.F11.B9 inv 1
	MISC:TAC: R0.F0.B5 inv 1
	PULLUP_TBUF[0]:ENABLE: R0.F10.B3 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F7.B4 inv 1
}

bstile CLB_NE2_L {
	CLB:EC_ENABLE: R0.F26.B3 inv 1
	CLB:F: R0.F29.B0 R0.F28.B0 R0.F30.B0 R0.F31.B0 R0.F34.B0 R0.F35.B0 R0.F33.B0 R0.F32.B0 R0.F28.B1 R0.F29.B1 R0.F31.B1 R0.F30.B1 R0.F35.B1 R0.F34.B1 R0.F32.B1 R0.F33.B1 inv 1111111111111111
	CLB:G: R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 inv 1111111111111111
	CLB:INV.K: R0.F24.B3 inv 0
	CLB:MODE: R0.F24.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F25.B2 R0.F26.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F23.B2 R0.F24.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F26.B0 R0.F26.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F27.B2 R0.F27.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F27.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F23.B0 R0.F23.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F22.B2 R0.F22.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F22.B0
		0: D
		1: E
	CLB:MUX.X: R0.F33.B3 R0.F30.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F19.B3 R0.F16.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F18.B3 inv 1
	CLB:READBACK_QX: R0.F25.B1 inv 1
	CLB:READBACK_QY: R0.F24.B1 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_VE[4]: R0.F6.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[0]: R0.F31.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[1]: R0.F33.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_HN_E[2]: R0.F26.B6 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_VE[3]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[0]: R0.F35.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_V[1]: R0.F32.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[1]: R0.F26.B5 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[2]: R0.F23.B7 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_HN_E[3]: R0.F19.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_VE[2]: R0.F5.B4 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[2]: R0.F21.B6 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_V[3]: R0.F19.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[2]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[3]: R0.F18.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_HN_E[4]: R0.F16.B8 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_VE[1]: R0.F9.B5 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[2]: R0.F19.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_V[3]: R0.F18.B5 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_HN_E[3]: R0.F14.B6 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_HN_E[4]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_VE[0]: R0.F8.B5 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_V[4]: R0.F15.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_HN_STUB[0]: R0.F30.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[0]: R0.F32.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[1]: R0.F30.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[0].SINGLE_V[4]: R0.F27.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_HN_STUB[0]: R0.F35.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[0]: R0.F35.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[1].SINGLE_V[1]: R0.F34.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[2]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_HN_E[2].SINGLE_V[3]: R0.F22.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[2]: R0.F20.B5 inv 1
	INT:BIPASS.SINGLE_HN_E[3].SINGLE_V[3]: R0.F20.B6 inv 1
	INT:BIPASS.SINGLE_HN_E[4].SINGLE_V[4]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_HN_STUB[0].SINGLE_V[0]: R0.F34.B6 inv 1
	INT:BIPASS.SINGLE_HN_STUB[0].SINGLE_V[1]: R0.F31.B7 inv 1
	INT:BIPASS.SINGLE_HN_STUB[0].SINGLE_V[4]: R0.F28.B6 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_N[1]: R0.F18.B8 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HN[3]: R0.F16.B7 inv 1
	INT:BUF.GCLK_V.0.GCLK: R0.F31.B8 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_E[1]: R0.F13.B1 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_E[0]: R0.F11.B4 inv 1
	INT:BUF.LONG_IO_E[0].0.LONG_H[1]: R0.F12.B4 inv 1
	INT:BUF.LONG_IO_E[0].0.LONG_IO_N[0]: R0.F12.B6 inv 1
	INT:BUF.LONG_IO_E[1].0.LONG_H[0]: R0.F12.B2 inv 1
	INT:BUF.LONG_IO_E[1].0.LONG_IO_N[1]: R0.F9.B4 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_IO_E[0]: R0.F11.B6 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_V[0]: R0.F32.B8 inv 1
	INT:BUF.LONG_IO_N[0].0.SINGLE_V[0]: R0.F27.B7 inv 1
	INT:BUF.LONG_IO_N[1].0.ACLK_V: R0.F18.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_IO_E[1]: R0.F10.B4 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_V[1]: R0.F22.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.SINGLE_V[3]: R0.F20.B7 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_N[0]: R0.F31.B9 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HN[1]: R0.F27.B3 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_N[1]: R0.F19.B8 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HN[2]: R0.F22.B3 inv 1
	INT:BUF.SINGLE_HN[0].0.SINGLE_HN_STUB[0]: R0.F32.B4 inv 1
	INT:BUF.SINGLE_HN_STUB[0].0.SINGLE_HN[0]: R0.F31.B4 inv 1
	INT:INV.IOCLK_E[1]: R0.F1.B6 inv 1
	INT:INV.IOCLK_N[0]: R0.F8.B6 inv 1
	INT:MUX.IMUX_CLB_A: R0.F28.B2 R0.F30.B2 R0.F29.B2 R0.F28.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_IO_N_I[0]
		0011: 0.SINGLE_HN[0]
		1101: 0.SINGLE_HN[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F33.B2 R0.F31.B2 R0.F34.B3 R0.F31.B3 R0.F32.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_HN[0]
		11111: 0.SINGLE_HN[1]
		00101: 0.SINGLE_HN[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F18.B2 R0.F20.B3 R0.F21.B2 R0.F20.B2 R0.F19.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_IO_E_I[0]
		11111: 0.SINGLE_V[1]
		00111: 0.SINGLE_V[3]
		01011: 0.SINGLE_V[4]
		00101: 1.SINGLE_H[0]
		01110: 1.SINGLE_H[2]
		11101: 1.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F14.B2 R0.F15.B3 R0.F14.B3 R0.F15.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_V[1]
		0101: 0.SINGLE_V[3]
		0010: 1.OUT_CLB_Y
		1111: 1.SINGLE_H[1]
		1110: 1.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F21.B4 R0.F24.B4 R0.F25.B4 R0.F21.B3
		0110: 0.LONG_IO_N[1]
		0011: 0.SINGLE_HN[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
	INT:MUX.IMUX_CLB_E: R0.F35.B2 R0.F34.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
		10: 1.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F28.B4 R0.F29.B5 R0.F29.B4 R0.F29.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		0101: 0.SINGLE_HN[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F26.B4 R0.F27.B4 R0.F30.B5 R0.F30.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_V[1]
		1111: 1.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F17.B2 R0.F16.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_V[3]
		00: 1.LONG_H[1]
		11: 1.SINGLE_H[2]
	INT:MUX.IMUX_IOCLK[0]: R0.F9.B6 R0.F4.B6 R0.F7.B6 R0.F5.B5 R0.F7.B5
		00110: 0.LONG_IO_E[1]
		01111: 0.SINGLE_HN[2]
		00011: 0.SINGLE_HN[4]
		00101: 0.SINGLE_VE[4]
		11111: ACLK
	INT:MUX.IMUX_IOCLK[1]: R0.F2.B6 R0.F3.B6 R0.F3.B5 R0.F6.B6 R0.F5.B6
		00110: 0.LONG_IO_E[1]
		00011: 0.SINGLE_HN[3]
		00101: 0.SINGLE_HN[4]
		01111: 0.SINGLE_VE[3]
		11111: GCLK
	INT:MUX.IMUX_IO_E_IK[0]: R0.F1.B2
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_IK[1]: R0.F0.B1
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[0]: R0.F2.B3
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[1]: R0.F2.B1
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_O[0]: R0.F0.B4 R0.F1.B5 R0.F2.B4 R0.F1.B4
		0001: 0.LONG_H[1]
		0010: 0.LONG_IO_E[0]
		1010: 0.OUT_CLB_Y
		0111: 0.SINGLE_VE[0]
		1001: 0.SINGLE_VE[3]
		1111: NONE
	INT:MUX.IMUX_IO_E_O[1]: R0.F8.B1 R0.F4.B0 R0.F5.B0 R0.F6.B0 R0.F9.B0
		10011: 0.LONG_H[0]
		10101: 0.LONG_IO_E[0]
		00110: 0.OUT_CLB_X
		00011: 0.SINGLE_VE[1]
		01111: 0.SINGLE_VE[2]
		00101: 0.SINGLE_VE[4]
		11111: 1.SINGLE_H[1]
		10110: 1.SINGLE_H[3]
	INT:MUX.IMUX_IO_E_T[0]: R0.F8.B2 R0.F8.B3 R0.F6.B2
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[0]
		011: 0.SINGLE_VE[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_E_T[1]: R0.F11.B1 R0.F12.B1 R0.F10.B1
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[2]
		011: 0.SINGLE_VE[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_IK[0]: R0.F28.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_IK[1]: R0.F21.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[0]: R0.F30.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[1]: R0.F19.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_O[0]: R0.F33.B8 R0.F34.B9 R0.F35.B8 R0.F35.B9 R0.F34.B8
		01110: 0.ACLK_V
		01001: 0.LONG_IO_N[0]
		00101: 0.LONG_V[0]
		00111: 0.SINGLE_HN[1]
		01011: 0.SINGLE_HN[3]
		11111: 0.SINGLE_V[0]
		01100: 0.SINGLE_V[3]
		11101: 0.SINGLE_V[4]
	INT:MUX.IMUX_IO_N_O[1]: R0.F14.B9 R0.F14.B8 R0.F15.B9 R0.F17.B8 R0.F15.B8
		10110: 0.GCLK
		10101: 0.LONG_IO_N[0]
		10011: 0.OUT_CLB_Y
		00011: 0.SINGLE_HN[0]
		01111: 0.SINGLE_HN[2]
		00101: 0.SINGLE_HN[4]
		11111: NONE
	INT:MUX.IMUX_IO_N_T[0]: R0.F27.B9 R0.F27.B8 R0.F25.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[1]
		011: 0.SINGLE_HN[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F24.B9 R0.F23.B8 R0.F21.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[0]
		011: 0.SINGLE_HN[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F24.B5 R0.F27.B5
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F34.B5 R0.F31.B5
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[2]: R0.F10.B2 R0.F11.B2
		01: 0.LONG_IO_E[1]
		00: 0.SINGLE_VE[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[3]: R0.F12.B5 R0.F11.B5
		00: 0.LONG_IO_E[1]
		01: 0.SINGLE_VE[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_I[1]: R0.F15.B5 inv 1
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_Q[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.LONG_V[0]: R0.F28.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_I[0]: R0.F29.B7 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_Q[1]: R0.F28.B7 inv 1
	INT:PASS.SINGLE_HN[2].0.LONG_V[1]: R0.F23.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_I[1]: R0.F16.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_Q[0]: R0.F17.B5 inv 1
	INT:PASS.SINGLE_HN[3].0.ACLK_V: R0.F17.B7 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_CLB_Y_E: R0.F17.B3 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_I[0]: R0.F16.B6 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_Q[1]: R0.F17.B6 inv 1
	INT:PASS.SINGLE_HN[4].0.OUT_IO_N_I[1]: R0.F10.B6 inv 1
	INT:PASS.SINGLE_VE[0].0.LONG_H[1]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_CLB_X: R0.F13.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_I[0]: R0.F12.B3 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_Q[1]: R0.F9.B1 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_CLB_Y: R0.F9.B3 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_I[1]: R0.F7.B1 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_Q[0]: R0.F9.B2 inv 1
	INT:PASS.SINGLE_VE[2].0.LONG_H[0]: R0.F5.B2 inv 1
	INT:PASS.SINGLE_VE[2].0.OUT_CLB_Y: R0.F7.B3 inv 1
	INT:PASS.SINGLE_VE[2].0.OUT_IO_E_I[0]: R0.F6.B4 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_CLB_X: R0.F5.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_I[0]: R0.F6.B3 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_Q[1]: R0.F4.B1 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_X: R0.F4.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_Y: R0.F3.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_I[1]: R0.F3.B1 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_Q[0]: R0.F4.B2 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F35.B3 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_IO_N[0]: R0.F26.B7 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F35.B4 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_I[0]: R0.F29.B6 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_N_Q_E1: R0.F33.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F32.B3 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_I_E1: R0.F25.B7 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_N_Q[0]: R0.F25.B5 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F25.B3 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F23.B3 inv 1
	INT:PASS.SINGLE_V[3].0.LONG_IO_N[1]: R0.F22.B7 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F19.B4 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_I[0]: R0.F23.B6 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_N_Q_E1: R0.F24.B6 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F16.B4 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_I_E1: R0.F24.B7 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_N_Q[0]: R0.F25.B6 inv 1
	IO_E[0]:IFF_LATCH: R0.F3.B2 inv 0
	IO_E[0]:INV.O: R0.F0.B3 inv 1
	IO_E[0]:INV.T: R0.F7.B2 inv 0
	IO_E[0]:MUX.O: R0.F1.B3
		1: O
		0: OFF
	IO_E[0]:READBACK_I: R0.F13.B2 inv 1
	IO_E[0]:READBACK_IFF: R0.F8.B4 inv 1
	IO_E[0]:SLEW: R0.F2.B2
		1: FAST
		0: SLOW
	IO_E[1]:IFF_LATCH: R0.F0.B2 inv 0
	IO_E[1]:INV.O: R0.F1.B0 inv 1
	IO_E[1]:INV.T: R0.F10.B0 inv 0
	IO_E[1]:MUX.O: R0.F2.B0
		1: O
		0: OFF
	IO_E[1]:READBACK_I: R0.F5.B1 inv 1
	IO_E[1]:READBACK_IFF: R0.F6.B1 inv 1
	IO_E[1]:SLEW: R0.F1.B1
		1: FAST
		0: SLOW
	IO_N[0]:IFF_LATCH: R0.F26.B9 inv 0
	IO_N[0]:INV.O: R0.F33.B9 inv 1
	IO_N[0]:INV.T: R0.F26.B8 inv 0
	IO_N[0]:MUX.O: R0.F32.B9
		1: O
		0: OFF
	IO_N[0]:READBACK_I: R0.F28.B8 inv 1
	IO_N[0]:READBACK_IFF: R0.F25.B9 inv 1
	IO_N[0]:SLEW: R0.F29.B9
		1: FAST
		0: SLOW
	IO_N[1]:IFF_LATCH: R0.F23.B9 inv 0
	IO_N[1]:INV.O: R0.F16.B9 inv 1
	IO_N[1]:INV.T: R0.F22.B8 inv 0
	IO_N[1]:MUX.O: R0.F17.B9
		1: O
		0: OFF
	IO_N[1]:READBACK_I: R0.F20.B8 inv 1
	IO_N[1]:READBACK_IFF: R0.F24.B8 inv 1
	IO_N[1]:SLEW: R0.F20.B9
		1: FAST
		0: SLOW
	MISC:POR: R0.F11.B9 inv 1
	MISC:TAC: R0.F0.B5 inv 1
	PULLUP_TBUF[0]:ENABLE: R0.F10.B3 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F7.B4 inv 1
}

bstile CLB_NW0_L {
	CLB:EC_ENABLE: R0.F12.B3 inv 1
	CLB:F: R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 inv 1111111111111111
	CLB:G: R0.F6.B0 R0.F7.B0 R0.F5.B0 R0.F4.B0 R0.F1.B0 R0.F0.B0 R0.F2.B0 R0.F3.B0 R0.F7.B1 R0.F6.B1 R0.F4.B1 R0.F5.B1 R0.F0.B1 R0.F1.B1 R0.F3.B1 R0.F2.B1 inv 1111111111111111
	CLB:INV.K: R0.F10.B3 inv 0
	CLB:MODE: R0.F10.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B2 R0.F12.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B2 R0.F10.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B0 R0.F12.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B2 R0.F13.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B0 R0.F9.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B2 R0.F8.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B0
		0: D
		1: E
	CLB:MUX.X: R0.F19.B3 R0.F16.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B3 R0.F2.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B3 inv 1
	CLB:READBACK_QX: R0.F11.B1 inv 1
	CLB:READBACK_QY: R0.F10.B1 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_VW[0]: R0.F11.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_VW[1]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_VW[3]: R0.F2.B6 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_VW[4]: R0.F3.B4 inv 1
	INT:BIPASS.SINGLE_HN_STUB[2].SINGLE_VW[2]: R0.F3.B6 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_N[1]: R0.F4.B8 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HN[3]: R0.F2.B7 inv 1
	INT:BUF.GCLK_V.0.GCLK: R0.F17.B8 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_W[1]: R0.F24.B1 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_W[0]: R0.F22.B3 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_IO_W[0]: R0.F13.B7 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_V[0]: R0.F18.B8 inv 1
	INT:BUF.LONG_IO_N[1].0.ACLK_V: R0.F4.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_IO_W[1]: R0.F6.B7 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_V[1]: R0.F8.B9 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_H[1]: R0.F23.B2 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_IO_N[0]: R0.F14.B7 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_H[0]: R0.F23.B1 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_IO_N[1]: R0.F8.B7 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_N[0]: R0.F17.B9 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HN[1]: R0.F13.B3 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_N[1]: R0.F5.B8 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HN[2]: R0.F8.B3 inv 1
	INT:BUF.SINGLE_HN[2].0.SINGLE_HN_STUB[2]: R0.F0.B4 inv 1
	INT:BUF.SINGLE_HN_STUB[2].0.SINGLE_HN[2]: R0.F1.B4 inv 1
	INT:INV.IOCLK_N[1]: R0.F24.B7 inv 1
	INT:INV.IOCLK_W[0]: R0.F28.B7 inv 1
	INT:MUX.IMUX_BUFG: R0.F12.B6 R0.F21.B6 R0.F21.B5 R0.F19.B6 R0.F21.B7 R0.F16.B6 R0.F13.B6 R0.F25.B4
		01011111: 0.LONG_H[1]
		01101111: 0.LONG_IO_N[1]
		01110111: 0.LONG_IO_W[0]
		11111110: 0.OUT_CLKIOB
		01111101: 0.OUT_IO_N_I[0]
		01111011: 0.OUT_IO_W_I[0]
		11111111: 0.SINGLE_HN[1]
		00111111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_A: R0.F14.B2 R0.F16.B2 R0.F15.B2 R0.F14.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_IO_N_I[0]
		0011: 0.SINGLE_HN[0]
		1101: 0.SINGLE_HN[2]
		0110: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B2 R0.F17.B2 R0.F20.B3 R0.F17.B3 R0.F18.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_IO_W_I[0]
		00011: 0.SINGLE_HN[0]
		11111: 0.SINGLE_HN[1]
		00101: 0.SINGLE_HN[3]
		01111: 0.SINGLE_VW[0]
		10101: 0.SINGLE_VW[2]
		10011: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_C: R0.F4.B2 R0.F6.B3 R0.F7.B2 R0.F6.B2 R0.F5.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_CLB_X_W
		11111: 0.SINGLE_VW[1]
		00111: 0.SINGLE_VW[3]
		01011: 0.SINGLE_VW[4]
		00101: 2.SINGLE_H[0]
		01110: 2.SINGLE_H[2]
		11101: 2.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B2 R0.F1.B3 R0.F0.B3 R0.F1.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_VW[1]
		0101: 0.SINGLE_VW[3]
		0010: 2.OUT_CLB_Y
		1111: 2.SINGLE_H[1]
		1110: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B4 R0.F10.B4 R0.F11.B4 R0.F7.B3
		0110: 0.LONG_IO_N[1]
		0011: 0.SINGLE_HN[4]
		0101: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_E: R0.F21.B2 R0.F20.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_VW[2]
		11: 0.SINGLE_VW[4]
		10: 2.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F14.B4 R0.F15.B5 R0.F15.B4 R0.F15.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		0101: 0.SINGLE_HN[4]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B4 R0.F13.B4 R0.F16.B5 R0.F16.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_VW[1]
		1111: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F3.B2 R0.F2.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_VW[3]
		00: 2.LONG_H[1]
		11: 2.SINGLE_H[2]
	INT:MUX.IMUX_IOCLK[0]: R0.F25.B7 R0.F15.B6 R0.F18.B7 R0.F18.B6 R0.F20.B7
		00110: 0.LONG_IO_N[1]
		01111: 0.SINGLE_HN[0]
		00011: 0.SINGLE_VW[2]
		00101: 0.SINGLE_VW[4]
		11111: GCLK
	INT:MUX.IMUX_IOCLK[1]: R0.F23.B7 R0.F14.B6 R0.F20.B9 R0.F17.B6 R0.F20.B6
		00110: 0.LONG_IO_N[1]
		01111: 0.SINGLE_HN[1]
		00011: 0.SINGLE_VW[3]
		00101: 0.SINGLE_VW[4]
		11111: GCLK
	INT:MUX.IMUX_IO_N_IK[0]: R0.F14.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_IK[1]: R0.F7.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[0]: R0.F16.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[1]: R0.F5.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_O[0]: R0.F21.B9 R0.F19.B8 R0.F21.B8 R0.F20.B8
		1010: 0.ACLK_V
		0010: 0.GCLK
		0001: 0.LONG_IO_N[0]
		1001: 0.LONG_V[0]
		1111: 0.SINGLE_HN[1]
		0111: 0.SINGLE_HN[3]
	INT:MUX.IMUX_IO_N_O[1]: R0.F0.B9 R0.F0.B8 R0.F1.B9 R0.F3.B8 R0.F1.B8
		10101: 0.LONG_IO_N[0]
		10011: 0.OUT_CLB_Y
		00011: 0.SINGLE_HN[0]
		01111: 0.SINGLE_HN[2]
		00101: 0.SINGLE_HN[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V[2]
	INT:MUX.IMUX_IO_N_T[0]: R0.F13.B9 R0.F13.B8 R0.F11.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[1]
		011: 0.SINGLE_HN[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F10.B9 R0.F9.B8 R0.F7.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[0]
		011: 0.SINGLE_HN[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_IK[0]: R0.F27.B3
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_IK[1]: R0.F27.B2
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[0]: R0.F26.B5
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[1]: R0.F28.B1
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_O[0]: R0.F27.B6 R0.F24.B6 R0.F25.B6 R0.F26.B7
		0010: 0.GCLK
		1001: 0.LONG_H[1]
		0001: 0.LONG_IO_W[0]
		1010: 0.LONG_V[1]
		0111: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IO_W_O[1]: R0.F22.B0 R0.F24.B2 R0.F23.B0 R0.F22.B2 R0.F25.B0
		00011: 0.LONG_H[0]
		01110: 0.LONG_IO_W[0]
		01101: 0.OUT_CLB_X
		00111: 0.SINGLE_VW[1]
		11111: 0.SINGLE_VW[2]
		01001: 0.SINGLE_VW[4]
		01010: 2.SINGLE_H[1]
		11011: 2.SINGLE_H[3]
	INT:MUX.IMUX_IO_W_T[0]: R0.F26.B2 R0.F25.B3 R0.F23.B3
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[0]
		111: 0.SINGLE_VW[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_T[1]: R0.F27.B0 R0.F26.B1 R0.F24.B0
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[1]
		111: 0.SINGLE_VW[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B5 R0.F13.B5
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B5 R0.F17.B5
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_I[1]: R0.F0.B5 inv 1
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_Q[0]: R0.F3.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.LONG_V[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_I[0]: R0.F9.B6 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_Q[1]: R0.F8.B6 inv 1
	INT:PASS.SINGLE_HN[2].0.LONG_V[1]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_I[1]: R0.F1.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_Q[0]: R0.F2.B5 inv 1
	INT:PASS.SINGLE_HN[3].0.ACLK_V: R0.F3.B7 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_I[0]: R0.F0.B6 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_Q[1]: R0.F0.B7 inv 1
	INT:PASS.SINGLE_HN[4].0.OUT_IO_N_I[0]: R0.F4.B5 inv 1
	INT:PASS.SINGLE_VW[0].0.LONG_H[1]: R0.F21.B3 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_I[0]: R0.F19.B7 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_Q[1]: R0.F21.B4 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_I[1]: R0.F18.B3 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_Q[0]: R0.F11.B6 inv 1
	INT:PASS.SINGLE_VW[2].0.LONG_H[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_VW[2].0.OUT_IO_W_I[0]: R0.F4.B6 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_I[0]: R0.F4.B7 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_Q[1]: R0.F5.B4 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_I[1]: R0.F2.B4 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_Q[0]: R0.F10.B6 inv 1
	IO_N[0]:IFF_LATCH: R0.F12.B9 inv 0
	IO_N[0]:INV.O: R0.F19.B9 inv 1
	IO_N[0]:INV.T: R0.F12.B8 inv 0
	IO_N[0]:MUX.O: R0.F18.B9
		1: O
		0: OFF
	IO_N[0]:READBACK_I: R0.F14.B8 inv 1
	IO_N[0]:READBACK_IFF: R0.F11.B9 inv 1
	IO_N[0]:SLEW: R0.F15.B9
		1: FAST
		0: SLOW
	IO_N[1]:IFF_LATCH: R0.F9.B9 inv 0
	IO_N[1]:INV.O: R0.F2.B9 inv 1
	IO_N[1]:INV.T: R0.F8.B8 inv 0
	IO_N[1]:MUX.O: R0.F3.B9
		1: O
		0: OFF
	IO_N[1]:READBACK_I: R0.F6.B8 inv 1
	IO_N[1]:READBACK_IFF: R0.F10.B8 inv 1
	IO_N[1]:SLEW: R0.F6.B9
		1: FAST
		0: SLOW
	IO_W[0]:IFF_LATCH: R0.F26.B3 inv 0
	IO_W[0]:INV.O: R0.F28.B5 inv 1
	IO_W[0]:INV.T: R0.F24.B3 inv 0
	IO_W[0]:MUX.O: R0.F27.B5
		1: O
		0: OFF
	IO_W[0]:READBACK_I: R0.F10.B7 inv 1
	IO_W[0]:READBACK_IFF: R0.F12.B5 inv 1
	IO_W[0]:SLEW: R0.F26.B6
		1: FAST
		0: SLOW
	IO_W[1]:IFF_LATCH: R0.F25.B2 inv 0
	IO_W[1]:INV.O: R0.F26.B0 inv 1
	IO_W[1]:INV.T: R0.F25.B1 inv 0
	IO_W[1]:MUX.O: R0.F28.B0
		1: O
		0: OFF
	IO_W[1]:READBACK_I: R0.F9.B3 inv 1
	IO_W[1]:READBACK_IFF: R0.F22.B1 inv 1
	IO_W[1]:SLEW: R0.F27.B1
		1: FAST
		0: SLOW
	MISC:INPUT: R0.F27.B7
		0: CMOS
		1: TTL
	PULLUP_TBUF[0]:ENABLE: R0.F27.B4 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F26.B4 inv 1
}

bstile CLB_NW0_S {
	CLB:EC_ENABLE: R0.F12.B3 inv 1
	CLB:F: R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 inv 1111111111111111
	CLB:G: R0.F6.B0 R0.F7.B0 R0.F5.B0 R0.F4.B0 R0.F1.B0 R0.F0.B0 R0.F2.B0 R0.F3.B0 R0.F7.B1 R0.F6.B1 R0.F4.B1 R0.F5.B1 R0.F0.B1 R0.F1.B1 R0.F3.B1 R0.F2.B1 inv 1111111111111111
	CLB:INV.K: R0.F10.B3 inv 0
	CLB:MODE: R0.F10.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B2 R0.F12.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B2 R0.F10.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B0 R0.F12.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B2 R0.F13.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B0 R0.F9.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B2 R0.F8.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B0
		0: D
		1: E
	CLB:MUX.X: R0.F19.B3 R0.F16.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B3 R0.F2.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B3 inv 1
	CLB:READBACK_QX: R0.F11.B1 inv 1
	CLB:READBACK_QY: R0.F10.B1 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_VW[0]: R0.F11.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_VW[1]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_VW[3]: R0.F2.B6 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_VW[4]: R0.F3.B4 inv 1
	INT:BIPASS.SINGLE_HN_STUB[2].SINGLE_VW[2]: R0.F3.B6 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_N[1]: R0.F4.B8 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HN[3]: R0.F2.B7 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_W[1]: R0.F24.B1 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_W[0]: R0.F22.B3 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_IO_W[0]: R0.F13.B7 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_V[0]: R0.F18.B8 inv 1
	INT:BUF.LONG_IO_N[1].0.ACLK_V: R0.F4.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_IO_W[1]: R0.F6.B7 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_V[1]: R0.F8.B9 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_H[1]: R0.F23.B2 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_IO_N[0]: R0.F14.B7 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_H[0]: R0.F23.B1 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_IO_N[1]: R0.F8.B7 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_N[0]: R0.F17.B9 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HN[1]: R0.F13.B3 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_N[1]: R0.F5.B8 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HN[2]: R0.F8.B3 inv 1
	INT:BUF.SINGLE_HN[2].0.SINGLE_HN_STUB[2]: R0.F0.B4 inv 1
	INT:BUF.SINGLE_HN_STUB[2].0.SINGLE_HN[2]: R0.F1.B4 inv 1
	INT:INV.IOCLK_N[1]: R0.F24.B7 inv 1
	INT:INV.IOCLK_W[0]: R0.F28.B7 inv 1
	INT:MUX.IMUX_BUFG: R0.F12.B6 R0.F21.B6 R0.F21.B5 R0.F19.B6 R0.F21.B7 R0.F16.B6 R0.F13.B6 R0.F25.B4
		01011111: 0.LONG_H[1]
		01101111: 0.LONG_IO_N[1]
		01110111: 0.LONG_IO_W[0]
		11111110: 0.OUT_CLKIOB
		01111101: 0.OUT_IO_N_I[0]
		01111011: 0.OUT_IO_W_I[0]
		11111111: 0.SINGLE_HN[1]
		00111111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_A: R0.F14.B2 R0.F16.B2 R0.F15.B2 R0.F14.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_IO_N_I[0]
		0011: 0.SINGLE_HN[0]
		1101: 0.SINGLE_HN[2]
		0110: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B2 R0.F17.B2 R0.F20.B3 R0.F17.B3 R0.F18.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_IO_W_I[0]
		00011: 0.SINGLE_HN[0]
		11111: 0.SINGLE_HN[1]
		00101: 0.SINGLE_HN[3]
		01111: 0.SINGLE_VW[0]
		10101: 0.SINGLE_VW[2]
		10011: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_C: R0.F4.B2 R0.F6.B3 R0.F7.B2 R0.F6.B2 R0.F5.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_CLB_X_W
		11111: 0.SINGLE_VW[1]
		00111: 0.SINGLE_VW[3]
		01011: 0.SINGLE_VW[4]
		00101: 2.SINGLE_H[0]
		01110: 2.SINGLE_H[2]
		11101: 2.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B2 R0.F1.B3 R0.F0.B3 R0.F1.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_VW[1]
		0101: 0.SINGLE_VW[3]
		0010: 2.OUT_CLB_Y
		1111: 2.SINGLE_H[1]
		1110: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B4 R0.F10.B4 R0.F11.B4 R0.F7.B3
		0110: 0.LONG_IO_N[1]
		0011: 0.SINGLE_HN[4]
		0101: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_E: R0.F21.B2 R0.F20.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_VW[2]
		11: 0.SINGLE_VW[4]
		10: 2.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F14.B4 R0.F15.B5 R0.F15.B4 R0.F15.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		0101: 0.SINGLE_HN[4]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B4 R0.F13.B4 R0.F16.B5 R0.F16.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_VW[1]
		1111: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F3.B2 R0.F2.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_VW[3]
		00: 2.LONG_H[1]
		11: 2.SINGLE_H[2]
	INT:MUX.IMUX_IOCLK[0]: R0.F25.B7 R0.F15.B6 R0.F18.B7 R0.F18.B6 R0.F20.B7
		00110: 0.LONG_IO_N[1]
		01111: 0.SINGLE_HN[0]
		00011: 0.SINGLE_VW[2]
		00101: 0.SINGLE_VW[4]
		11111: ACLK
	INT:MUX.IMUX_IOCLK[1]: R0.F23.B7 R0.F14.B6 R0.F20.B9 R0.F17.B6 R0.F20.B6
		00110: 0.LONG_IO_N[1]
		01111: 0.SINGLE_HN[1]
		00011: 0.SINGLE_VW[3]
		00101: 0.SINGLE_VW[4]
		11111: GCLK
	INT:MUX.IMUX_IO_N_IK[0]: R0.F14.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_IK[1]: R0.F7.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[0]: R0.F16.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[1]: R0.F5.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_O[0]: R0.F21.B9 R0.F19.B8 R0.F21.B8 R0.F20.B8
		1010: 0.ACLK_V
		0010: 0.GCLK
		0001: 0.LONG_IO_N[0]
		1001: 0.LONG_V[0]
		1111: 0.SINGLE_HN[1]
		0111: 0.SINGLE_HN[3]
	INT:MUX.IMUX_IO_N_O[1]: R0.F0.B9 R0.F0.B8 R0.F1.B9 R0.F3.B8 R0.F1.B8
		10101: 0.LONG_IO_N[0]
		10011: 0.OUT_CLB_Y
		00011: 0.SINGLE_HN[0]
		01111: 0.SINGLE_HN[2]
		00101: 0.SINGLE_HN[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V[2]
	INT:MUX.IMUX_IO_N_T[0]: R0.F13.B9 R0.F13.B8 R0.F11.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[1]
		011: 0.SINGLE_HN[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F10.B9 R0.F9.B8 R0.F7.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[0]
		011: 0.SINGLE_HN[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_IK[0]: R0.F27.B3
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_IK[1]: R0.F27.B2
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[0]: R0.F26.B5
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[1]: R0.F28.B1
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_O[0]: R0.F27.B6 R0.F24.B6 R0.F25.B6 R0.F26.B7
		0010: 0.GCLK
		1001: 0.LONG_H[1]
		0001: 0.LONG_IO_W[0]
		1010: 0.LONG_V[1]
		0111: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IO_W_O[1]: R0.F22.B0 R0.F24.B2 R0.F23.B0 R0.F22.B2 R0.F25.B0
		00011: 0.LONG_H[0]
		01110: 0.LONG_IO_W[0]
		01101: 0.OUT_CLB_X
		00111: 0.SINGLE_VW[1]
		11111: 0.SINGLE_VW[2]
		01001: 0.SINGLE_VW[4]
		01010: 2.SINGLE_H[1]
		11011: 2.SINGLE_H[3]
	INT:MUX.IMUX_IO_W_T[0]: R0.F26.B2 R0.F25.B3 R0.F23.B3
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[0]
		111: 0.SINGLE_VW[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_T[1]: R0.F27.B0 R0.F26.B1 R0.F24.B0
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[1]
		111: 0.SINGLE_VW[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B5 R0.F13.B5
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B5 R0.F17.B5
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_I[1]: R0.F0.B5 inv 1
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_Q[0]: R0.F3.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.LONG_V[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_I[0]: R0.F9.B6 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_Q[1]: R0.F8.B6 inv 1
	INT:PASS.SINGLE_HN[2].0.LONG_V[1]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_I[1]: R0.F1.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_Q[0]: R0.F2.B5 inv 1
	INT:PASS.SINGLE_HN[3].0.ACLK_V: R0.F3.B7 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_I[0]: R0.F0.B6 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_Q[1]: R0.F0.B7 inv 1
	INT:PASS.SINGLE_HN[4].0.OUT_IO_N_I[0]: R0.F4.B5 inv 1
	INT:PASS.SINGLE_VW[0].0.LONG_H[1]: R0.F21.B3 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_I[0]: R0.F19.B7 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_Q[1]: R0.F21.B4 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_I[1]: R0.F18.B3 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_Q[0]: R0.F11.B6 inv 1
	INT:PASS.SINGLE_VW[2].0.LONG_H[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_VW[2].0.OUT_IO_W_I[0]: R0.F4.B6 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_I[0]: R0.F4.B7 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_Q[1]: R0.F5.B4 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_I[1]: R0.F2.B4 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_Q[0]: R0.F10.B6 inv 1
	IO_N[0]:IFF_LATCH: R0.F12.B9 inv 0
	IO_N[0]:INV.O: R0.F19.B9 inv 1
	IO_N[0]:INV.T: R0.F12.B8 inv 0
	IO_N[0]:MUX.O: R0.F18.B9
		1: O
		0: OFF
	IO_N[0]:READBACK_I: R0.F14.B8 inv 1
	IO_N[0]:READBACK_IFF: R0.F11.B9 inv 1
	IO_N[0]:SLEW: R0.F15.B9
		1: FAST
		0: SLOW
	IO_N[1]:IFF_LATCH: R0.F9.B9 inv 0
	IO_N[1]:INV.O: R0.F2.B9 inv 1
	IO_N[1]:INV.T: R0.F8.B8 inv 0
	IO_N[1]:MUX.O: R0.F3.B9
		1: O
		0: OFF
	IO_N[1]:READBACK_I: R0.F6.B8 inv 1
	IO_N[1]:READBACK_IFF: R0.F10.B8 inv 1
	IO_N[1]:SLEW: R0.F6.B9
		1: FAST
		0: SLOW
	IO_W[0]:IFF_LATCH: R0.F26.B3 inv 0
	IO_W[0]:INV.O: R0.F28.B5 inv 1
	IO_W[0]:INV.T: R0.F24.B3 inv 0
	IO_W[0]:MUX.O: R0.F27.B5
		1: O
		0: OFF
	IO_W[0]:READBACK_I: R0.F10.B7 inv 1
	IO_W[0]:READBACK_IFF: R0.F12.B5 inv 1
	IO_W[0]:SLEW: R0.F26.B6
		1: FAST
		0: SLOW
	IO_W[1]:IFF_LATCH: R0.F25.B2 inv 0
	IO_W[1]:INV.O: R0.F26.B0 inv 1
	IO_W[1]:INV.T: R0.F25.B1 inv 0
	IO_W[1]:MUX.O: R0.F28.B0
		1: O
		0: OFF
	IO_W[1]:READBACK_I: R0.F9.B3 inv 1
	IO_W[1]:READBACK_IFF: R0.F22.B1 inv 1
	IO_W[1]:SLEW: R0.F27.B1
		1: FAST
		0: SLOW
	MISC:INPUT: R0.F27.B7
		0: CMOS
		1: TTL
	PULLUP_TBUF[0]:ENABLE: R0.F27.B4 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F26.B4 inv 1
}

bstile CLB_NW1_L {
	CLB:EC_ENABLE: R0.F12.B3 inv 1
	CLB:F: R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 inv 1111111111111111
	CLB:G: R0.F6.B0 R0.F7.B0 R0.F5.B0 R0.F4.B0 R0.F1.B0 R0.F0.B0 R0.F2.B0 R0.F3.B0 R0.F7.B1 R0.F6.B1 R0.F4.B1 R0.F5.B1 R0.F0.B1 R0.F1.B1 R0.F3.B1 R0.F2.B1 inv 1111111111111111
	CLB:INV.K: R0.F10.B3 inv 0
	CLB:MODE: R0.F10.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B2 R0.F12.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B2 R0.F10.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B0 R0.F12.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B2 R0.F13.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B0 R0.F9.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B2 R0.F8.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B0
		0: D
		1: E
	CLB:MUX.X: R0.F19.B3 R0.F16.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B3 R0.F2.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B3 inv 1
	CLB:READBACK_QX: R0.F11.B1 inv 1
	CLB:READBACK_QY: R0.F10.B1 inv 1
	INT:BIPASS.SINGLE_HN[0].SINGLE_VW[0]: R0.F11.B5 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_VW[1]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_VW[2]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_VW[3]: R0.F2.B6 inv 1
	INT:BIPASS.SINGLE_HN_STUB[4].SINGLE_VW[4]: R0.F3.B4 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_N[1]: R0.F4.B8 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HN[3]: R0.F2.B7 inv 1
	INT:BUF.GCLK_V.0.GCLK: R0.F17.B8 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_W[1]: R0.F24.B1 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_W[0]: R0.F22.B3 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_IO_W[0]: R0.F13.B7 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_V[0]: R0.F18.B8 inv 1
	INT:BUF.LONG_IO_N[1].0.ACLK_V: R0.F4.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_IO_W[1]: R0.F6.B7 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_V[1]: R0.F8.B9 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_H[1]: R0.F23.B2 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_IO_N[0]: R0.F14.B7 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_H[0]: R0.F23.B1 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_IO_N[1]: R0.F8.B7 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_N[0]: R0.F17.B9 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HN[1]: R0.F13.B3 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_N[1]: R0.F5.B8 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HN[2]: R0.F8.B3 inv 1
	INT:BUF.SINGLE_HN[4].0.SINGLE_HN_STUB[4]: R0.F0.B4 inv 1
	INT:BUF.SINGLE_HN_STUB[4].0.SINGLE_HN[4]: R0.F1.B4 inv 1
	INT:INV.IOCLK_N[1]: R0.F24.B7 inv 1
	INT:INV.IOCLK_W[0]: R0.F28.B7 inv 1
	INT:MUX.IMUX_BUFG: R0.F12.B6 R0.F21.B6 R0.F21.B5 R0.F19.B6 R0.F21.B7 R0.F16.B6 R0.F13.B6 R0.F25.B4
		01011111: 0.LONG_H[1]
		01101111: 0.LONG_IO_N[1]
		01110111: 0.LONG_IO_W[0]
		11111110: 0.OUT_CLKIOB
		01111101: 0.OUT_IO_N_I[0]
		01111011: 0.OUT_IO_W_I[0]
		11111111: 0.SINGLE_HN[1]
		00111111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_A: R0.F14.B2 R0.F16.B2 R0.F15.B2 R0.F14.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_IO_N_I[0]
		0011: 0.SINGLE_HN[0]
		1101: 0.SINGLE_HN[2]
		0110: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B2 R0.F17.B2 R0.F20.B3 R0.F17.B3 R0.F18.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_IO_W_I[0]
		00011: 0.SINGLE_HN[0]
		11111: 0.SINGLE_HN[1]
		00101: 0.SINGLE_HN[3]
		01111: 0.SINGLE_VW[0]
		10101: 0.SINGLE_VW[2]
		10011: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_C: R0.F4.B2 R0.F6.B3 R0.F7.B2 R0.F6.B2 R0.F5.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_CLB_X_W
		11111: 0.SINGLE_VW[1]
		00111: 0.SINGLE_VW[3]
		01011: 0.SINGLE_VW[4]
		00101: 2.SINGLE_H[0]
		01110: 2.SINGLE_H[2]
		11101: 2.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B2 R0.F1.B3 R0.F0.B3 R0.F1.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_VW[1]
		0101: 0.SINGLE_VW[3]
		0010: 2.OUT_CLB_Y
		1111: 2.SINGLE_H[1]
		1110: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B4 R0.F10.B4 R0.F11.B4 R0.F7.B3
		0110: 0.LONG_IO_N[1]
		0011: 0.SINGLE_HN[4]
		0101: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_E: R0.F21.B2 R0.F20.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_VW[2]
		11: 0.SINGLE_VW[4]
		10: 2.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F14.B4 R0.F15.B5 R0.F15.B4 R0.F15.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		0101: 0.SINGLE_HN[4]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B4 R0.F13.B4 R0.F16.B5 R0.F16.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_VW[1]
		1111: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F3.B2 R0.F2.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_VW[3]
		00: 2.LONG_H[1]
		11: 2.SINGLE_H[2]
	INT:MUX.IMUX_IOCLK[0]: R0.F25.B7 R0.F15.B6 R0.F18.B7 R0.F18.B6 R0.F20.B7
		00110: 0.LONG_IO_N[1]
		01111: 0.SINGLE_HN[0]
		00011: 0.SINGLE_VW[2]
		00101: 0.SINGLE_VW[4]
		11111: GCLK
	INT:MUX.IMUX_IOCLK[1]: R0.F23.B7 R0.F14.B6 R0.F20.B9 R0.F17.B6 R0.F20.B6
		00110: 0.LONG_IO_N[1]
		01111: 0.SINGLE_HN[1]
		00011: 0.SINGLE_VW[3]
		00101: 0.SINGLE_VW[4]
		11111: GCLK
	INT:MUX.IMUX_IO_N_IK[0]: R0.F14.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_IK[1]: R0.F7.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[0]: R0.F16.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[1]: R0.F5.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_O[0]: R0.F21.B9 R0.F19.B8 R0.F21.B8 R0.F20.B8
		1010: 0.ACLK_V
		0010: 0.GCLK
		0001: 0.LONG_IO_N[0]
		1001: 0.LONG_V[0]
		1111: 0.SINGLE_HN[1]
		0111: 0.SINGLE_HN[3]
	INT:MUX.IMUX_IO_N_O[1]: R0.F0.B9 R0.F0.B8 R0.F1.B9 R0.F3.B8 R0.F1.B8
		10101: 0.LONG_IO_N[0]
		10011: 0.OUT_CLB_Y
		00011: 0.SINGLE_HN[0]
		01111: 0.SINGLE_HN[2]
		00101: 0.SINGLE_HN[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V[2]
	INT:MUX.IMUX_IO_N_T[0]: R0.F13.B9 R0.F13.B8 R0.F11.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[1]
		011: 0.SINGLE_HN[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F10.B9 R0.F9.B8 R0.F7.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[0]
		011: 0.SINGLE_HN[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_IK[0]: R0.F27.B3
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_IK[1]: R0.F27.B2
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[0]: R0.F26.B5
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[1]: R0.F28.B1
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_O[0]: R0.F27.B6 R0.F24.B6 R0.F25.B6 R0.F26.B7
		0010: 0.GCLK
		1001: 0.LONG_H[1]
		0001: 0.LONG_IO_W[0]
		1010: 0.LONG_V[1]
		0111: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IO_W_O[1]: R0.F22.B0 R0.F24.B2 R0.F23.B0 R0.F22.B2 R0.F25.B0
		00011: 0.LONG_H[0]
		01110: 0.LONG_IO_W[0]
		01101: 0.OUT_CLB_X
		00111: 0.SINGLE_VW[1]
		11111: 0.SINGLE_VW[2]
		01001: 0.SINGLE_VW[4]
		01010: 2.SINGLE_H[1]
		11011: 2.SINGLE_H[3]
	INT:MUX.IMUX_IO_W_T[0]: R0.F26.B2 R0.F25.B3 R0.F23.B3
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[0]
		111: 0.SINGLE_VW[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_T[1]: R0.F27.B0 R0.F26.B1 R0.F24.B0
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[1]
		111: 0.SINGLE_VW[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B5 R0.F13.B5
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B5 R0.F17.B5
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_I[1]: R0.F0.B5 inv 1
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_Q[0]: R0.F3.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.LONG_V[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_I[0]: R0.F9.B6 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_Q[1]: R0.F8.B6 inv 1
	INT:PASS.SINGLE_HN[2].0.LONG_V[1]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_I[1]: R0.F1.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_Q[0]: R0.F2.B5 inv 1
	INT:PASS.SINGLE_HN[3].0.ACLK_V: R0.F3.B7 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_I[0]: R0.F0.B6 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_Q[1]: R0.F0.B7 inv 1
	INT:PASS.SINGLE_HN[4].0.OUT_IO_N_I[0]: R0.F4.B5 inv 1
	INT:PASS.SINGLE_VW[0].0.LONG_H[1]: R0.F21.B3 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_I[0]: R0.F19.B7 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_Q[1]: R0.F21.B4 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_I[1]: R0.F18.B3 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_Q[0]: R0.F11.B6 inv 1
	INT:PASS.SINGLE_VW[2].0.LONG_H[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_VW[2].0.OUT_IO_W_I[0]: R0.F4.B6 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_I[0]: R0.F4.B7 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_Q[1]: R0.F5.B4 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_I[1]: R0.F2.B4 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_Q[0]: R0.F10.B6 inv 1
	IO_N[0]:IFF_LATCH: R0.F12.B9 inv 0
	IO_N[0]:INV.O: R0.F19.B9 inv 1
	IO_N[0]:INV.T: R0.F12.B8 inv 0
	IO_N[0]:MUX.O: R0.F18.B9
		1: O
		0: OFF
	IO_N[0]:READBACK_I: R0.F14.B8 inv 1
	IO_N[0]:READBACK_IFF: R0.F11.B9 inv 1
	IO_N[0]:SLEW: R0.F15.B9
		1: FAST
		0: SLOW
	IO_N[1]:IFF_LATCH: R0.F9.B9 inv 0
	IO_N[1]:INV.O: R0.F2.B9 inv 1
	IO_N[1]:INV.T: R0.F8.B8 inv 0
	IO_N[1]:MUX.O: R0.F3.B9
		1: O
		0: OFF
	IO_N[1]:READBACK_I: R0.F6.B8 inv 1
	IO_N[1]:READBACK_IFF: R0.F10.B8 inv 1
	IO_N[1]:SLEW: R0.F6.B9
		1: FAST
		0: SLOW
	IO_W[0]:IFF_LATCH: R0.F26.B3 inv 0
	IO_W[0]:INV.O: R0.F28.B5 inv 1
	IO_W[0]:INV.T: R0.F24.B3 inv 0
	IO_W[0]:MUX.O: R0.F27.B5
		1: O
		0: OFF
	IO_W[0]:READBACK_I: R0.F10.B7 inv 1
	IO_W[0]:READBACK_IFF: R0.F12.B5 inv 1
	IO_W[0]:SLEW: R0.F26.B6
		1: FAST
		0: SLOW
	IO_W[1]:IFF_LATCH: R0.F25.B2 inv 0
	IO_W[1]:INV.O: R0.F26.B0 inv 1
	IO_W[1]:INV.T: R0.F25.B1 inv 0
	IO_W[1]:MUX.O: R0.F28.B0
		1: O
		0: OFF
	IO_W[1]:READBACK_I: R0.F9.B3 inv 1
	IO_W[1]:READBACK_IFF: R0.F22.B1 inv 1
	IO_W[1]:SLEW: R0.F27.B1
		1: FAST
		0: SLOW
	MISC:INPUT: R0.F27.B7
		0: CMOS
		1: TTL
	PULLUP_TBUF[0]:ENABLE: R0.F27.B4 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F26.B4 inv 1
}

bstile CLB_NW2_L {
	CLB:EC_ENABLE: R0.F12.B3 inv 1
	CLB:F: R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 inv 1111111111111111
	CLB:G: R0.F6.B0 R0.F7.B0 R0.F5.B0 R0.F4.B0 R0.F1.B0 R0.F0.B0 R0.F2.B0 R0.F3.B0 R0.F7.B1 R0.F6.B1 R0.F4.B1 R0.F5.B1 R0.F0.B1 R0.F1.B1 R0.F3.B1 R0.F2.B1 inv 1111111111111111
	CLB:INV.K: R0.F10.B3 inv 0
	CLB:MODE: R0.F10.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B2 R0.F12.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B2 R0.F10.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B0 R0.F12.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B2 R0.F13.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B0 R0.F9.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B2 R0.F8.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B0
		0: D
		1: E
	CLB:MUX.X: R0.F19.B3 R0.F16.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B3 R0.F2.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B3 inv 1
	CLB:READBACK_QX: R0.F11.B1 inv 1
	CLB:READBACK_QY: R0.F10.B1 inv 1
	INT:BIPASS.SINGLE_HN[1].SINGLE_VW[1]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_HN[2].SINGLE_VW[2]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_HN[3].SINGLE_VW[3]: R0.F2.B6 inv 1
	INT:BIPASS.SINGLE_HN[4].SINGLE_VW[4]: R0.F3.B4 inv 1
	INT:BIPASS.SINGLE_HN_STUB[0].SINGLE_VW[0]: R0.F11.B5 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_N[1]: R0.F4.B8 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HN[3]: R0.F2.B7 inv 1
	INT:BUF.GCLK_V.0.GCLK: R0.F17.B8 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_W[1]: R0.F24.B1 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_W[0]: R0.F22.B3 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_IO_W[0]: R0.F13.B7 inv 1
	INT:BUF.LONG_IO_N[0].0.LONG_V[0]: R0.F18.B8 inv 1
	INT:BUF.LONG_IO_N[1].0.ACLK_V: R0.F4.B9 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_IO_W[1]: R0.F6.B7 inv 1
	INT:BUF.LONG_IO_N[1].0.LONG_V[1]: R0.F8.B9 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_H[1]: R0.F23.B2 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_IO_N[0]: R0.F14.B7 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_H[0]: R0.F23.B1 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_IO_N[1]: R0.F8.B7 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_N[0]: R0.F17.B9 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HN[1]: R0.F13.B3 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_N[1]: R0.F5.B8 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HN[2]: R0.F8.B3 inv 1
	INT:BUF.SINGLE_HN[0].0.SINGLE_HN_STUB[0]: R0.F18.B4 inv 1
	INT:BUF.SINGLE_HN_STUB[0].0.SINGLE_HN[0]: R0.F17.B4 inv 1
	INT:INV.IOCLK_N[1]: R0.F24.B7 inv 1
	INT:INV.IOCLK_W[0]: R0.F28.B7 inv 1
	INT:MUX.IMUX_BUFG: R0.F12.B6 R0.F21.B6 R0.F21.B5 R0.F19.B6 R0.F21.B7 R0.F16.B6 R0.F13.B6 R0.F25.B4
		01011111: 0.LONG_H[1]
		01101111: 0.LONG_IO_N[1]
		01110111: 0.LONG_IO_W[0]
		11111110: 0.OUT_CLKIOB
		01111101: 0.OUT_IO_N_I[0]
		01111011: 0.OUT_IO_W_I[0]
		11111111: 0.SINGLE_HN[1]
		00111111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_A: R0.F14.B2 R0.F16.B2 R0.F15.B2 R0.F14.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_IO_N_I[0]
		0011: 0.SINGLE_HN[0]
		1101: 0.SINGLE_HN[2]
		0110: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B2 R0.F17.B2 R0.F20.B3 R0.F17.B3 R0.F18.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_IO_W_I[0]
		00011: 0.SINGLE_HN[0]
		11111: 0.SINGLE_HN[1]
		00101: 0.SINGLE_HN[3]
		01111: 0.SINGLE_VW[0]
		10101: 0.SINGLE_VW[2]
		10011: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_C: R0.F4.B2 R0.F6.B3 R0.F7.B2 R0.F6.B2 R0.F5.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_CLB_X_W
		11111: 0.SINGLE_VW[1]
		00111: 0.SINGLE_VW[3]
		01011: 0.SINGLE_VW[4]
		00101: 2.SINGLE_H[0]
		01110: 2.SINGLE_H[2]
		11101: 2.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B2 R0.F1.B3 R0.F0.B3 R0.F1.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_VW[1]
		0101: 0.SINGLE_VW[3]
		0010: 2.OUT_CLB_Y
		1111: 2.SINGLE_H[1]
		1110: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B4 R0.F10.B4 R0.F11.B4 R0.F7.B3
		0110: 0.LONG_IO_N[1]
		0011: 0.SINGLE_HN[4]
		0101: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_E: R0.F21.B2 R0.F20.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_VW[2]
		11: 0.SINGLE_VW[4]
		10: 2.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F14.B4 R0.F15.B5 R0.F15.B4 R0.F15.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_HN[1]
		0101: 0.SINGLE_HN[4]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B4 R0.F13.B4 R0.F16.B5 R0.F16.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_VW[1]
		1111: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F3.B2 R0.F2.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_VW[3]
		00: 2.LONG_H[1]
		11: 2.SINGLE_H[2]
	INT:MUX.IMUX_IOCLK[0]: R0.F25.B7 R0.F15.B6 R0.F18.B7 R0.F18.B6 R0.F20.B7
		00110: 0.LONG_IO_N[1]
		01111: 0.SINGLE_HN[0]
		00011: 0.SINGLE_VW[2]
		00101: 0.SINGLE_VW[4]
		11111: GCLK
	INT:MUX.IMUX_IOCLK[1]: R0.F23.B7 R0.F14.B6 R0.F20.B9 R0.F17.B6 R0.F20.B6
		00110: 0.LONG_IO_N[1]
		01111: 0.SINGLE_HN[1]
		00011: 0.SINGLE_VW[3]
		00101: 0.SINGLE_VW[4]
		11111: GCLK
	INT:MUX.IMUX_IO_N_IK[0]: R0.F14.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_IK[1]: R0.F7.B9
		0: 0.IOCLK_N[0]
		1: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[0]: R0.F16.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_OK[1]: R0.F5.B9
		1: 0.IOCLK_N[0]
		0: 0.IOCLK_N[1]
	INT:MUX.IMUX_IO_N_O[0]: R0.F21.B9 R0.F19.B8 R0.F21.B8 R0.F20.B8
		1010: 0.ACLK_V
		0010: 0.GCLK
		0001: 0.LONG_IO_N[0]
		1001: 0.LONG_V[0]
		1111: 0.SINGLE_HN[1]
		0111: 0.SINGLE_HN[3]
	INT:MUX.IMUX_IO_N_O[1]: R0.F0.B9 R0.F0.B8 R0.F1.B9 R0.F3.B8 R0.F1.B8
		10101: 0.LONG_IO_N[0]
		10011: 0.OUT_CLB_Y
		00011: 0.SINGLE_HN[0]
		01111: 0.SINGLE_HN[2]
		00101: 0.SINGLE_HN[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V[2]
	INT:MUX.IMUX_IO_N_T[0]: R0.F13.B9 R0.F13.B8 R0.F11.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[1]
		011: 0.SINGLE_HN[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_N_T[1]: R0.F10.B9 R0.F9.B8 R0.F7.B8
		101: 0.LONG_IO_N[0]
		001: 0.LONG_IO_N[1]
		111: 0.SINGLE_HN[0]
		011: 0.SINGLE_HN[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_IK[0]: R0.F27.B3
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_IK[1]: R0.F27.B2
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[0]: R0.F26.B5
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[1]: R0.F28.B1
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_O[0]: R0.F27.B6 R0.F24.B6 R0.F25.B6 R0.F26.B7
		0010: 0.GCLK
		1001: 0.LONG_H[1]
		0001: 0.LONG_IO_W[0]
		1010: 0.LONG_V[1]
		0111: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IO_W_O[1]: R0.F22.B0 R0.F24.B2 R0.F23.B0 R0.F22.B2 R0.F25.B0
		00011: 0.LONG_H[0]
		01110: 0.LONG_IO_W[0]
		01101: 0.OUT_CLB_X
		00111: 0.SINGLE_VW[1]
		11111: 0.SINGLE_VW[2]
		01001: 0.SINGLE_VW[4]
		01010: 2.SINGLE_H[1]
		11011: 2.SINGLE_H[3]
	INT:MUX.IMUX_IO_W_T[0]: R0.F26.B2 R0.F25.B3 R0.F23.B3
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[0]
		111: 0.SINGLE_VW[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_T[1]: R0.F27.B0 R0.F26.B1 R0.F24.B0
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[1]
		111: 0.SINGLE_VW[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B5 R0.F13.B5
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B5 R0.F17.B5
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_I[1]: R0.F0.B5 inv 1
	INT:PASS.SINGLE_HN[0].0.OUT_IO_N_Q[0]: R0.F3.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.LONG_V[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_I[0]: R0.F9.B6 inv 1
	INT:PASS.SINGLE_HN[1].0.OUT_IO_N_Q[1]: R0.F8.B6 inv 1
	INT:PASS.SINGLE_HN[2].0.LONG_V[1]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_I[1]: R0.F1.B5 inv 1
	INT:PASS.SINGLE_HN[2].0.OUT_IO_N_Q[0]: R0.F2.B5 inv 1
	INT:PASS.SINGLE_HN[3].0.ACLK_V: R0.F3.B7 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_I[0]: R0.F0.B6 inv 1
	INT:PASS.SINGLE_HN[3].0.OUT_IO_N_Q[1]: R0.F0.B7 inv 1
	INT:PASS.SINGLE_HN[4].0.OUT_IO_N_I[0]: R0.F4.B5 inv 1
	INT:PASS.SINGLE_VW[0].0.LONG_H[1]: R0.F21.B3 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_I[0]: R0.F19.B7 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_Q[1]: R0.F21.B4 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_I[1]: R0.F18.B3 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_Q[0]: R0.F11.B6 inv 1
	INT:PASS.SINGLE_VW[2].0.LONG_H[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_VW[2].0.OUT_IO_W_I[0]: R0.F4.B6 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_I[0]: R0.F4.B7 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_Q[1]: R0.F5.B4 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_I[1]: R0.F2.B4 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_Q[0]: R0.F10.B6 inv 1
	IO_N[0]:IFF_LATCH: R0.F12.B9 inv 0
	IO_N[0]:INV.O: R0.F19.B9 inv 1
	IO_N[0]:INV.T: R0.F12.B8 inv 0
	IO_N[0]:MUX.O: R0.F18.B9
		1: O
		0: OFF
	IO_N[0]:READBACK_I: R0.F14.B8 inv 1
	IO_N[0]:READBACK_IFF: R0.F11.B9 inv 1
	IO_N[0]:SLEW: R0.F15.B9
		1: FAST
		0: SLOW
	IO_N[1]:IFF_LATCH: R0.F9.B9 inv 0
	IO_N[1]:INV.O: R0.F2.B9 inv 1
	IO_N[1]:INV.T: R0.F8.B8 inv 0
	IO_N[1]:MUX.O: R0.F3.B9
		1: O
		0: OFF
	IO_N[1]:READBACK_I: R0.F6.B8 inv 1
	IO_N[1]:READBACK_IFF: R0.F10.B8 inv 1
	IO_N[1]:SLEW: R0.F6.B9
		1: FAST
		0: SLOW
	IO_W[0]:IFF_LATCH: R0.F26.B3 inv 0
	IO_W[0]:INV.O: R0.F28.B5 inv 1
	IO_W[0]:INV.T: R0.F24.B3 inv 0
	IO_W[0]:MUX.O: R0.F27.B5
		1: O
		0: OFF
	IO_W[0]:READBACK_I: R0.F10.B7 inv 1
	IO_W[0]:READBACK_IFF: R0.F12.B5 inv 1
	IO_W[0]:SLEW: R0.F26.B6
		1: FAST
		0: SLOW
	IO_W[1]:IFF_LATCH: R0.F25.B2 inv 0
	IO_W[1]:INV.O: R0.F26.B0 inv 1
	IO_W[1]:INV.T: R0.F25.B1 inv 0
	IO_W[1]:MUX.O: R0.F28.B0
		1: O
		0: OFF
	IO_W[1]:READBACK_I: R0.F9.B3 inv 1
	IO_W[1]:READBACK_IFF: R0.F22.B1 inv 1
	IO_W[1]:SLEW: R0.F27.B1
		1: FAST
		0: SLOW
	MISC:INPUT: R0.F27.B7
		0: CMOS
		1: TTL
	PULLUP_TBUF[0]:ENABLE: R0.F27.B4 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F26.B4 inv 1
}

bstile CLB_S0 {
	CLB:EC_ENABLE: R0.F12.B8 inv 1
	CLB:F: R0.F15.B5 R0.F14.B5 R0.F16.B5 R0.F17.B5 R0.F20.B5 R0.F21.B5 R0.F19.B5 R0.F18.B5 R0.F14.B6 R0.F15.B6 R0.F17.B6 R0.F16.B6 R0.F21.B6 R0.F20.B6 R0.F18.B6 R0.F19.B6 inv 1111111111111111
	CLB:G: R0.F6.B5 R0.F7.B5 R0.F5.B5 R0.F4.B5 R0.F1.B5 R0.F0.B5 R0.F2.B5 R0.F3.B5 R0.F7.B6 R0.F6.B6 R0.F4.B6 R0.F5.B6 R0.F0.B6 R0.F1.B6 R0.F3.B6 R0.F2.B6 inv 1111111111111111
	CLB:INV.K: R0.F10.B8 inv 0
	CLB:MODE: R0.F10.B5
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B7 R0.F12.B7
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B7 R0.F10.B7
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B5 R0.F12.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B7 R0.F13.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B5
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B5 R0.F9.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B7 R0.F8.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B5
		0: D
		1: E
	CLB:MUX.X: R0.F19.B8 R0.F16.B8
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B8 R0.F2.B8
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B8 inv 1
	CLB:READBACK_QX: R0.F11.B6 inv 1
	CLB:READBACK_QY: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_HS_E[0]: R0.F0.B2 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_HS_E[1]: R0.F0.B3 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_V[4]: R0.F1.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[0]: R0.F2.B1 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[1]: R0.F4.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[2]: R0.F4.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_V[2]: R0.F5.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_V[3]: R0.F4.B4 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[2]: R0.F12.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[3]: R0.F19.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[4]: R0.F17.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_V[0]: R0.F21.B4 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_V[1]: R0.F18.B3 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_HS_E[3]: R0.F21.B2 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_HS_E[4]: R0.F16.B3 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_V[0]: R0.F20.B3 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_V[1]: R0.F17.B2 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_V[4]: R0.F14.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[0].SINGLE_V[4]: R0.F1.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_HS_STUB[2]: R0.F5.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_V[2]: R0.F7.B4 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_V[3]: R0.F6.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_HS_STUB[2]: R0.F9.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_V[2]: R0.F7.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_V[3]: R0.F8.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_HS_STUB[2]: R0.F12.B4 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_V[0]: R0.F21.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_V[1]: R0.F20.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[4].SINGLE_V[0]: R0.F18.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[4].SINGLE_V[1]: R0.F16.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[4].SINGLE_V[4]: R0.F13.B3 inv 1
	INT:BIPASS.SINGLE_HS_STUB[2].SINGLE_V[2]: R0.F7.B3 inv 1
	INT:BIPASS.SINGLE_HS_STUB[2].SINGLE_V[3]: R0.F13.B4 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[0]: R0.F19.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[1]: R0.F15.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V[1]: R0.F17.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[1]: R0.F18.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S_STUB[0]: R0.F21.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F17.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F15.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[2]: R0.F12.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F16.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F12.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F13.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[1]: R0.F11.B12 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[2]: R0.F10.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[3]: R0.F5.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[3]: R0.F2.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[2]: R0.F10.B12 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[3]: R0.F5.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F4.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F3.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[4]: R0.F1.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F7.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F3.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F3.B10 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F21.B11 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F21.B12 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S_STUB[0]: R0.F20.B12 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F14.B12 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F14.B11 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S_STUB[0]: R0.F16.B11 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F9.B12 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[2]: R0.F11.B10 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F6.B12 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_H_STUB[4]: R0.F0.B12 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F9.B11 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F2.B12 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S[2]: R0.F7.B11 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_H_STUB[4]: R0.F0.B11 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V[4]: R0.F2.B10 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V_S[4]: R0.F0.B10 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_V[4]: R0.F1.B12 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_V_S[4]: R0.F5.B10 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F18.B12 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S_STUB[0]: R0.F20.B11 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F13.B12 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[2]: R0.F11.B11 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S_STUB[0]: R0.F19.B12 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[1]: R0.F12.B11 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[2]: R0.F8.B11 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F8.B12 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[2]: R0.F6.B11 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F4.B12 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[4]: R0.F6.B10 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[3]: R0.F1.B11 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F4.B10 inv 1
	INT:BUF.ACLK_V.0.ACLK: R0.F17.B1 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_S[1]: R0.F4.B1 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HS[1]: R0.F2.B2 inv 1
	INT:BUF.LONG_IO_S[0].0.LONG_V[0]: R0.F18.B1 inv 1
	INT:BUF.LONG_IO_S[0].0.SINGLE_V[0]: R0.F13.B2 inv 1
	INT:BUF.LONG_IO_S[1].0.ACLK_V: R0.F4.B0 inv 1
	INT:BUF.LONG_IO_S[1].0.LONG_V[1]: R0.F8.B0 inv 1
	INT:BUF.LONG_IO_S[1].0.SINGLE_V[3]: R0.F6.B2 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_S[0]: R0.F17.B0 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HS[3]: R0.F15.B4 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F13.B8 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_S[1]: R0.F5.B1 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HS[2]: R0.F10.B4 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F8.B8 inv 1
	INT:BUF.SINGLE_HS[2].0.SINGLE_HS_STUB[2]: R0.F6.B4 inv 1
	INT:BUF.SINGLE_HS_STUB[2].0.SINGLE_HS[2]: R0.F5.B4 inv 1
	INT:BUF.SINGLE_H[4].0.SINGLE_H_STUB[4]: R0.F0.B9 inv 1
	INT:BUF.SINGLE_H_STUB[4].0.SINGLE_H[4]: R0.F1.B9 inv 1
	INT:BUF.SINGLE_V_S[0].0.SINGLE_V_S_STUB[0]: R1.F20.B4 inv 1
	INT:BUF.SINGLE_V_S_STUB[0].0.SINGLE_V_S[0]: R1.F19.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B7 R0.F16.B7 R0.F15.B7 R0.F14.B8
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B7 R0.F17.B7 R0.F20.B8 R0.F17.B8 R0.F18.B7
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F6.B7 R0.F4.B7 R0.F5.B7 R0.F6.B8 R0.F7.B7
		00110: 0.LONG_V[1]
		00011: 0.OUT_CLB_X_W
		01111: 0.SINGLE_HS[0]
		10011: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		11111: 0.SINGLE_V[1]
		10101: 0.SINGLE_V[3]
		10110: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_D: R0.F1.B7 R0.F0.B7 R0.F1.B8 R0.F0.B8
		0010: 0.LONG_H[0]
		0001: 0.OUT_IO_S_I[0]
		0111: 0.SINGLE_HS[1]
		1111: 0.SINGLE_HS[3]
		1001: 0.SINGLE_V[1]
		1010: 0.SINGLE_V[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B9 R0.F10.B9 R0.F11.B9 R0.F7.B8
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
		0110: 2.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F20.B7 R0.F21.B7
		00: 0.LONG_V[1]
		01: 0.SINGLE_HS[4]
		10: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_EC: R0.F14.B9 R0.F15.B10 R0.F15.B9 R0.F15.B8
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B9 R0.F13.B9 R0.F16.B10 R0.F16.B9
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		1111: 0.SINGLE_HS[1]
		0011: 0.SINGLE_V[1]
	INT:MUX.IMUX_CLB_RD: R0.F3.B7 R0.F2.B7
		00: 0.LONG_IO_S[1]
		10: 0.LONG_V[0]
		11: 0.SINGLE_HS[2]
		01: 0.SINGLE_V[3]
	INT:MUX.IMUX_IO_S_IK[0]: R0.F14.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_IK[1]: R0.F7.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[0]: R0.F16.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[1]: R0.F5.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_O[0]: R0.F19.B1 R0.F21.B1 R0.F20.B0 R0.F21.B0 R0.F20.B1
		01110: 0.ACLK_V
		00101: 0.LONG_IO_S[0]
		01001: 0.LONG_V[0]
		00111: 0.SINGLE_HS[1]
		01011: 0.SINGLE_HS[3]
		11111: 0.SINGLE_V[0]
		01100: 0.SINGLE_V[3]
		11101: 0.SINGLE_V[4]
	INT:MUX.IMUX_IO_S_O[1]: R0.F0.B0 R0.F0.B1 R0.F3.B1 R0.F1.B0 R0.F1.B1
		10011: 0.LONG_IO_S[0]
		10101: 0.OUT_CLB_Y
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V[2]
	INT:MUX.IMUX_IO_S_T[0]: R0.F13.B0 R0.F13.B1 R0.F11.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[1]
		111: 0.SINGLE_HS[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_S_T[1]: R0.F10.B0 R0.F9.B1 R0.F7.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[2]
		111: 0.SINGLE_HS[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B10 R0.F13.B10
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B10 R0.F17.B10
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HS[0].0.OUT_CLB_X_E: R0.F8.B4 inv 1
	INT:PASS.SINGLE_HS[1].0.ACLK_V: R0.F3.B2 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_I[0]: R0.F2.B3 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_Q[1]: R0.F3.B3 inv 1
	INT:PASS.SINGLE_HS[2].0.LONG_V[1]: R0.F9.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_I[1]: R0.F2.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_Q[0]: R0.F3.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.LONG_V[0]: R0.F16.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_I[0]: R0.F15.B2 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_Q[1]: R0.F14.B2 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_CLB_X_E: R0.F14.B4 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_I[1]: R0.F1.B4 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_Q[0]: R0.F0.B4 inv 1
	INT:PASS.SINGLE_H[0].0.OUT_CLB_X_ES: R0.F3.B8 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F14.B10 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F9.B10 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_CLB_Y_E: R0.F3.B9 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_CLB_X_ES: R0.F2.B9 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F21.B8 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_IO_S[0]: R0.F12.B2 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F21.B9 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_S_I[0]: R0.F15.B3 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_S_Q_E1: R0.F19.B2 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F18.B8 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_S_I_E1: R0.F11.B2 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_S_Q[0]: R0.F11.B4 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F11.B8 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F9.B8 inv 1
	INT:PASS.SINGLE_V[3].0.LONG_IO_S[1]: R0.F8.B2 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F5.B9 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_S_I[0]: R0.F9.B3 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_S_Q_E1: R0.F10.B3 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F4.B9 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_S_I_E1: R0.F10.B2 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_S_Q[0]: R0.F11.B3 inv 1
	IO_S[0]:IFF_LATCH: R0.F12.B0 inv 0
	IO_S[0]:INV.O: R0.F19.B0 inv 1
	IO_S[0]:INV.T: R0.F12.B1 inv 0
	IO_S[0]:MUX.O: R0.F18.B0
		1: O
		0: OFF
	IO_S[0]:READBACK_I: R0.F14.B1 inv 1
	IO_S[0]:READBACK_IFF: R0.F11.B0 inv 1
	IO_S[0]:SLEW: R0.F15.B0
		1: FAST
		0: SLOW
	IO_S[1]:IFF_LATCH: R0.F9.B0 inv 0
	IO_S[1]:INV.O: R0.F2.B0 inv 1
	IO_S[1]:INV.T: R0.F8.B1 inv 0
	IO_S[1]:MUX.O: R0.F3.B0
		1: O
		0: OFF
	IO_S[1]:READBACK_I: R0.F6.B1 inv 1
	IO_S[1]:READBACK_IFF: R0.F10.B1 inv 1
	IO_S[1]:SLEW: R0.F6.B0
		1: FAST
		0: SLOW
}

bstile CLB_S1 {
	CLB:EC_ENABLE: R0.F12.B8 inv 1
	CLB:F: R0.F15.B5 R0.F14.B5 R0.F16.B5 R0.F17.B5 R0.F20.B5 R0.F21.B5 R0.F19.B5 R0.F18.B5 R0.F14.B6 R0.F15.B6 R0.F17.B6 R0.F16.B6 R0.F21.B6 R0.F20.B6 R0.F18.B6 R0.F19.B6 inv 1111111111111111
	CLB:G: R0.F6.B5 R0.F7.B5 R0.F5.B5 R0.F4.B5 R0.F1.B5 R0.F0.B5 R0.F2.B5 R0.F3.B5 R0.F7.B6 R0.F6.B6 R0.F4.B6 R0.F5.B6 R0.F0.B6 R0.F1.B6 R0.F3.B6 R0.F2.B6 inv 1111111111111111
	CLB:INV.K: R0.F10.B8 inv 0
	CLB:MODE: R0.F10.B5
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B7 R0.F12.B7
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B7 R0.F10.B7
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B5 R0.F12.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B7 R0.F13.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B5
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B5 R0.F9.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B7 R0.F8.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B5
		0: D
		1: E
	CLB:MUX.X: R0.F19.B8 R0.F16.B8
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B8 R0.F2.B8
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B8 inv 1
	CLB:READBACK_QX: R0.F11.B6 inv 1
	CLB:READBACK_QY: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[0]: R0.F2.B1 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[1]: R0.F4.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[2]: R0.F4.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_V[2]: R0.F5.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_V[3]: R0.F4.B4 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_HS_E[1]: R0.F5.B3 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_HS_E[2]: R0.F9.B2 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_HS_E[3]: R0.F12.B4 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_V[2]: R0.F7.B3 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_V[3]: R0.F13.B4 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[2]: R0.F12.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[3]: R0.F19.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[4]: R0.F17.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_V[1]: R0.F18.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_V_STUB[0]: R0.F21.B4 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_HS_E[3]: R0.F21.B2 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_HS_E[4]: R0.F16.B3 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_V[1]: R0.F17.B2 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_V[4]: R0.F14.B3 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_V_STUB[0]: R0.F20.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[0].SINGLE_HS_STUB[0]: R0.F0.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[0].SINGLE_V[4]: R0.F1.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_HS_STUB[0]: R0.F0.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_V[2]: R0.F7.B4 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_V[3]: R0.F6.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_V[2]: R0.F7.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_V[3]: R0.F8.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_V[1]: R0.F20.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_V_STUB[0]: R0.F21.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[4].SINGLE_V[1]: R0.F16.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[4].SINGLE_V[4]: R0.F13.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[4].SINGLE_V_STUB[0]: R0.F18.B2 inv 1
	INT:BIPASS.SINGLE_HS_STUB[0].SINGLE_V[4]: R0.F1.B3 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F17.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F15.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[2]: R0.F12.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F16.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F12.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F13.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[1]: R0.F11.B12 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[2]: R0.F10.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[3]: R0.F5.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[3]: R0.F2.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[3]: R0.F5.B12 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S_STUB[2]: R0.F10.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F4.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F3.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[4]: R0.F1.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F7.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F3.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F3.B10 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_H_E[3]: R0.F0.B12 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_H_E[4]: R0.F0.B11 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_V[4]: R0.F1.B12 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_V_S[4]: R0.F5.B10 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_H_STUB[0]: R0.F19.B11 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F21.B11 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[0]: R0.F20.B12 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F21.B12 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_H_STUB[0]: R0.F15.B11 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F14.B12 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F14.B11 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S[0]: R0.F16.B11 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F9.B12 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F6.B12 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S_STUB[2]: R0.F11.B10 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F9.B11 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F2.B12 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S_STUB[2]: R0.F7.B11 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V[4]: R0.F2.B10 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V_S[4]: R0.F0.B10 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_V[1]: R0.F17.B11 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_V_S[0]: R0.F21.B10 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_V_S[1]: R0.F18.B11 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[0]: R0.F20.B11 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F18.B12 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[0]: R0.F19.B12 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F13.B12 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S_STUB[2]: R0.F11.B11 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[1]: R0.F12.B11 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F8.B12 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S_STUB[2]: R0.F8.B11 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F4.B12 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[4]: R0.F6.B10 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S_STUB[2]: R0.F6.B11 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[3]: R0.F1.B11 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F4.B10 inv 1
	INT:BUF.ACLK_V.0.ACLK: R0.F17.B1 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_S[1]: R0.F4.B1 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HS[1]: R0.F2.B2 inv 1
	INT:BUF.LONG_IO_S[0].0.LONG_V[0]: R0.F18.B1 inv 1
	INT:BUF.LONG_IO_S[0].0.SINGLE_V_STUB[0]: R0.F13.B2 inv 1
	INT:BUF.LONG_IO_S[1].0.ACLK_V: R0.F4.B0 inv 1
	INT:BUF.LONG_IO_S[1].0.LONG_V[1]: R0.F8.B0 inv 1
	INT:BUF.LONG_IO_S[1].0.SINGLE_V[3]: R0.F6.B2 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_S[0]: R0.F17.B0 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HS[3]: R0.F15.B4 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F13.B8 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_S[1]: R0.F5.B1 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HS[2]: R0.F10.B4 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F8.B8 inv 1
	INT:BUF.SINGLE_HS[0].0.SINGLE_HS_STUB[0]: R0.F6.B4 inv 1
	INT:BUF.SINGLE_HS_STUB[0].0.SINGLE_HS[0]: R0.F5.B4 inv 1
	INT:BUF.SINGLE_H[0].0.SINGLE_H_STUB[0]: R0.F18.B9 inv 1
	INT:BUF.SINGLE_H_STUB[0].0.SINGLE_H[0]: R0.F17.B9 inv 1
	INT:BUF.SINGLE_V[0].0.SINGLE_V_STUB[0]: R0.F20.B9 inv 1
	INT:BUF.SINGLE_V_STUB[0].0.SINGLE_V[0]: R0.F19.B9 inv 1
	INT:BUF.SINGLE_V_S[2].0.SINGLE_V_S_STUB[2]: R1.F8.B4 inv 1
	INT:BUF.SINGLE_V_S_STUB[2].0.SINGLE_V_S[2]: R1.F9.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B7 R0.F16.B7 R0.F15.B7 R0.F14.B8
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B7 R0.F17.B7 R0.F20.B8 R0.F17.B8 R0.F18.B7
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F6.B7 R0.F4.B7 R0.F5.B7 R0.F6.B8 R0.F7.B7
		00110: 0.LONG_V[1]
		00011: 0.OUT_CLB_X_W
		01111: 0.SINGLE_HS[0]
		10011: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		11111: 0.SINGLE_V[1]
		10101: 0.SINGLE_V[3]
		10110: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_D: R0.F1.B7 R0.F0.B7 R0.F1.B8 R0.F0.B8
		0010: 0.LONG_H[0]
		0001: 0.OUT_IO_S_I[0]
		0111: 0.SINGLE_HS[1]
		1111: 0.SINGLE_HS[3]
		1001: 0.SINGLE_V[1]
		1010: 0.SINGLE_V[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B9 R0.F10.B9 R0.F11.B9 R0.F7.B8
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
		0110: 2.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F20.B7 R0.F21.B7
		00: 0.LONG_V[1]
		01: 0.SINGLE_HS[4]
		10: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_EC: R0.F14.B9 R0.F15.B10 R0.F15.B9 R0.F15.B8
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B9 R0.F13.B9 R0.F16.B10 R0.F16.B9
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		1111: 0.SINGLE_HS[1]
		0011: 0.SINGLE_V[1]
	INT:MUX.IMUX_CLB_RD: R0.F3.B7 R0.F2.B7
		00: 0.LONG_IO_S[1]
		10: 0.LONG_V[0]
		11: 0.SINGLE_HS[2]
		01: 0.SINGLE_V[3]
	INT:MUX.IMUX_IO_S_IK[0]: R0.F14.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_IK[1]: R0.F7.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[0]: R0.F16.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[1]: R0.F5.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_O[0]: R0.F19.B1 R0.F21.B1 R0.F20.B0 R0.F21.B0 R0.F20.B1
		01110: 0.ACLK_V
		00101: 0.LONG_IO_S[0]
		01001: 0.LONG_V[0]
		00111: 0.SINGLE_HS[1]
		01011: 0.SINGLE_HS[3]
		01100: 0.SINGLE_V[3]
		11101: 0.SINGLE_V[4]
		11111: 0.SINGLE_V_STUB[0]
	INT:MUX.IMUX_IO_S_O[1]: R0.F0.B0 R0.F0.B1 R0.F3.B1 R0.F1.B0 R0.F1.B1
		10011: 0.LONG_IO_S[0]
		10101: 0.OUT_CLB_Y
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V_STUB[2]
	INT:MUX.IMUX_IO_S_T[0]: R0.F13.B0 R0.F13.B1 R0.F11.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[1]
		111: 0.SINGLE_HS[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_S_T[1]: R0.F10.B0 R0.F9.B1 R0.F7.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[2]
		111: 0.SINGLE_HS[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B10 R0.F13.B10
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B10 R0.F17.B10
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HS[0].0.OUT_CLB_X_E: R0.F8.B4 inv 1
	INT:PASS.SINGLE_HS[1].0.ACLK_V: R0.F3.B2 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_I[0]: R0.F2.B3 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_Q[1]: R0.F3.B3 inv 1
	INT:PASS.SINGLE_HS[2].0.LONG_V[1]: R0.F9.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_I[1]: R0.F2.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_Q[0]: R0.F3.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.LONG_V[0]: R0.F16.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_I[0]: R0.F15.B2 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_Q[1]: R0.F14.B2 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_CLB_X_E: R0.F14.B4 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_I[1]: R0.F1.B4 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_Q[0]: R0.F0.B4 inv 1
	INT:PASS.SINGLE_H[0].0.OUT_CLB_X_ES: R0.F3.B8 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F14.B10 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F9.B10 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_CLB_Y_E: R0.F3.B9 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_CLB_X_ES: R0.F2.B9 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F21.B8 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F21.B9 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F18.B8 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_S_I_E1: R0.F11.B2 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_S_Q[0]: R0.F11.B4 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F11.B8 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F9.B8 inv 1
	INT:PASS.SINGLE_V[3].0.LONG_IO_S[1]: R0.F8.B2 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F5.B9 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_S_I[0]: R0.F9.B3 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_S_Q_E1: R0.F10.B3 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F4.B9 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_S_I_E1: R0.F10.B2 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_S_Q[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_V_STUB[0].0.LONG_IO_S[0]: R0.F12.B2 inv 1
	INT:PASS.SINGLE_V_STUB[0].0.OUT_IO_S_I[0]: R0.F15.B3 inv 1
	INT:PASS.SINGLE_V_STUB[0].0.OUT_IO_S_Q_E1: R0.F19.B2 inv 1
	IO_S[0]:IFF_LATCH: R0.F12.B0 inv 0
	IO_S[0]:INV.O: R0.F19.B0 inv 1
	IO_S[0]:INV.T: R0.F12.B1 inv 0
	IO_S[0]:MUX.O: R0.F18.B0
		1: O
		0: OFF
	IO_S[0]:READBACK_I: R0.F14.B1 inv 1
	IO_S[0]:READBACK_IFF: R0.F11.B0 inv 1
	IO_S[0]:SLEW: R0.F15.B0
		1: FAST
		0: SLOW
	IO_S[1]:IFF_LATCH: R0.F9.B0 inv 0
	IO_S[1]:INV.O: R0.F2.B0 inv 1
	IO_S[1]:INV.T: R0.F8.B1 inv 0
	IO_S[1]:MUX.O: R0.F3.B0
		1: O
		0: OFF
	IO_S[1]:READBACK_I: R0.F6.B1 inv 1
	IO_S[1]:READBACK_IFF: R0.F10.B1 inv 1
	IO_S[1]:SLEW: R0.F6.B0
		1: FAST
		0: SLOW
}

bstile CLB_S2 {
	CLB:EC_ENABLE: R0.F12.B8 inv 1
	CLB:F: R0.F15.B5 R0.F14.B5 R0.F16.B5 R0.F17.B5 R0.F20.B5 R0.F21.B5 R0.F19.B5 R0.F18.B5 R0.F14.B6 R0.F15.B6 R0.F17.B6 R0.F16.B6 R0.F21.B6 R0.F20.B6 R0.F18.B6 R0.F19.B6 inv 1111111111111111
	CLB:G: R0.F6.B5 R0.F7.B5 R0.F5.B5 R0.F4.B5 R0.F1.B5 R0.F0.B5 R0.F2.B5 R0.F3.B5 R0.F7.B6 R0.F6.B6 R0.F4.B6 R0.F5.B6 R0.F0.B6 R0.F1.B6 R0.F3.B6 R0.F2.B6 inv 1111111111111111
	CLB:INV.K: R0.F10.B8 inv 0
	CLB:MODE: R0.F10.B5
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B7 R0.F12.B7
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B7 R0.F10.B7
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B5 R0.F12.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B7 R0.F13.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B5
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B5 R0.F9.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B7 R0.F8.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B5
		0: D
		1: E
	CLB:MUX.X: R0.F19.B8 R0.F16.B8
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B8 R0.F2.B8
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B8 inv 1
	CLB:READBACK_QX: R0.F11.B6 inv 1
	CLB:READBACK_QY: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_HS_E[0]: R0.F0.B2 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_HS_E[1]: R0.F0.B3 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_V[4]: R0.F1.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[0]: R0.F2.B1 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[1]: R0.F4.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[2]: R0.F4.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_V[3]: R0.F4.B4 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_V_STUB[2]: R0.F5.B2 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_HS_E[1]: R0.F5.B3 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_HS_E[2]: R0.F9.B2 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_HS_E[3]: R0.F12.B4 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_V[3]: R0.F13.B4 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_V_STUB[2]: R0.F7.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[2]: R0.F12.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[3]: R0.F19.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[4]: R0.F17.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_V[0]: R0.F21.B4 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_V[1]: R0.F18.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[0].SINGLE_V[4]: R0.F1.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_V[3]: R0.F6.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_V_STUB[2]: R0.F7.B4 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_V[3]: R0.F8.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_V_STUB[2]: R0.F7.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_HS_STUB[4]: R0.F21.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_V[0]: R0.F21.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_V[1]: R0.F20.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[4].SINGLE_HS_STUB[4]: R0.F16.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[4].SINGLE_V[0]: R0.F18.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[4].SINGLE_V[1]: R0.F16.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[4].SINGLE_V[4]: R0.F13.B3 inv 1
	INT:BIPASS.SINGLE_HS_STUB[4].SINGLE_V[0]: R0.F20.B3 inv 1
	INT:BIPASS.SINGLE_HS_STUB[4].SINGLE_V[1]: R0.F17.B2 inv 1
	INT:BIPASS.SINGLE_HS_STUB[4].SINGLE_V[4]: R0.F14.B3 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[0]: R0.F19.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[1]: R0.F15.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V[1]: R0.F17.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[0]: R0.F21.B10 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[1]: R0.F18.B11 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F17.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F15.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[2]: R0.F12.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F16.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F12.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F13.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F4.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F3.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[4]: R0.F1.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F7.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F3.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F3.B10 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_H_E[3]: R0.F0.B12 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_H_E[4]: R0.F0.B11 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_V[4]: R0.F1.B12 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_V_S[4]: R0.F5.B10 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F21.B11 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[0]: R0.F20.B12 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F21.B12 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_H_STUB[2]: R0.F11.B12 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F14.B12 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F14.B11 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S[0]: R0.F16.B11 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_H_STUB[2]: R0.F10.B11 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F9.B12 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[2]: R0.F11.B10 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F6.B12 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_H_STUB[2]: R0.F5.B11 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F9.B11 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F2.B12 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S[2]: R0.F7.B11 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V[4]: R0.F2.B10 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V_S[4]: R0.F0.B10 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_V[3]: R0.F2.B11 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_V_S[2]: R0.F10.B12 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_V_S[3]: R0.F5.B12 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[0]: R0.F20.B11 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F18.B12 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[0]: R0.F19.B12 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F13.B12 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[2]: R0.F11.B11 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[1]: R0.F12.B11 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[2]: R0.F8.B11 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F8.B12 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[2]: R0.F6.B11 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F4.B12 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[4]: R0.F6.B10 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[3]: R0.F1.B11 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F4.B10 inv 1
	INT:BUF.ACLK_V.0.ACLK: R0.F17.B1 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_S[1]: R0.F4.B1 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HS[1]: R0.F2.B2 inv 1
	INT:BUF.LONG_IO_S[0].0.LONG_V[0]: R0.F18.B1 inv 1
	INT:BUF.LONG_IO_S[0].0.SINGLE_V[0]: R0.F13.B2 inv 1
	INT:BUF.LONG_IO_S[1].0.ACLK_V: R0.F4.B0 inv 1
	INT:BUF.LONG_IO_S[1].0.LONG_V[1]: R0.F8.B0 inv 1
	INT:BUF.LONG_IO_S[1].0.SINGLE_V[3]: R0.F6.B2 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_S[0]: R0.F17.B0 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HS[3]: R0.F15.B4 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F13.B8 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_S[1]: R0.F5.B1 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HS[2]: R0.F10.B4 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F8.B8 inv 1
	INT:BUF.SINGLE_HS[4].0.SINGLE_HS_STUB[4]: R0.F20.B4 inv 1
	INT:BUF.SINGLE_HS_STUB[4].0.SINGLE_HS[4]: R0.F17.B4 inv 1
	INT:BUF.SINGLE_H[2].0.SINGLE_H_STUB[2]: R0.F0.B9 inv 1
	INT:BUF.SINGLE_H_STUB[2].0.SINGLE_H[2]: R0.F1.B9 inv 1
	INT:BUF.SINGLE_V[2].0.SINGLE_V_STUB[2]: R0.F8.B9 inv 1
	INT:BUF.SINGLE_V_STUB[2].0.SINGLE_V[2]: R0.F9.B9 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B7 R0.F16.B7 R0.F15.B7 R0.F14.B8
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B7 R0.F17.B7 R0.F20.B8 R0.F17.B8 R0.F18.B7
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F6.B7 R0.F4.B7 R0.F5.B7 R0.F6.B8 R0.F7.B7
		00110: 0.LONG_V[1]
		00011: 0.OUT_CLB_X_W
		01111: 0.SINGLE_HS[0]
		10011: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		11111: 0.SINGLE_V[1]
		10101: 0.SINGLE_V[3]
		10110: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_D: R0.F1.B7 R0.F0.B7 R0.F1.B8 R0.F0.B8
		0010: 0.LONG_H[0]
		0001: 0.OUT_IO_S_I[0]
		0111: 0.SINGLE_HS[1]
		1111: 0.SINGLE_HS[3]
		1001: 0.SINGLE_V[1]
		1010: 0.SINGLE_V[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B9 R0.F10.B9 R0.F11.B9 R0.F7.B8
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
		0110: 2.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F20.B7 R0.F21.B7
		00: 0.LONG_V[1]
		01: 0.SINGLE_HS[4]
		10: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_EC: R0.F14.B9 R0.F15.B10 R0.F15.B9 R0.F15.B8
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B9 R0.F13.B9 R0.F16.B10 R0.F16.B9
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		1111: 0.SINGLE_HS[1]
		0011: 0.SINGLE_V[1]
	INT:MUX.IMUX_CLB_RD: R0.F3.B7 R0.F2.B7
		00: 0.LONG_IO_S[1]
		10: 0.LONG_V[0]
		11: 0.SINGLE_HS[2]
		01: 0.SINGLE_V[3]
	INT:MUX.IMUX_IO_S_IK[0]: R0.F14.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_IK[1]: R0.F7.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[0]: R0.F16.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[1]: R0.F5.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_O[0]: R0.F19.B1 R0.F21.B1 R0.F20.B0 R0.F21.B0 R0.F20.B1
		01110: 0.ACLK_V
		00101: 0.LONG_IO_S[0]
		01001: 0.LONG_V[0]
		00111: 0.SINGLE_HS[1]
		01011: 0.SINGLE_HS[3]
		11111: 0.SINGLE_V[0]
		01100: 0.SINGLE_V[3]
		11101: 0.SINGLE_V[4]
	INT:MUX.IMUX_IO_S_O[1]: R0.F0.B0 R0.F0.B1 R0.F3.B1 R0.F1.B0 R0.F1.B1
		10011: 0.LONG_IO_S[0]
		10101: 0.OUT_CLB_Y
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V[2]
	INT:MUX.IMUX_IO_S_T[0]: R0.F13.B0 R0.F13.B1 R0.F11.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[1]
		111: 0.SINGLE_HS[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_S_T[1]: R0.F10.B0 R0.F9.B1 R0.F7.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[2]
		111: 0.SINGLE_HS[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B10 R0.F13.B10
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B10 R0.F17.B10
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HS[0].0.OUT_CLB_X_E: R0.F8.B4 inv 1
	INT:PASS.SINGLE_HS[1].0.ACLK_V: R0.F3.B2 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_I[0]: R0.F2.B3 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_Q[1]: R0.F3.B3 inv 1
	INT:PASS.SINGLE_HS[2].0.LONG_V[1]: R0.F9.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_I[1]: R0.F2.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_Q[0]: R0.F3.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.LONG_V[0]: R0.F16.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_I[0]: R0.F15.B2 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_Q[1]: R0.F14.B2 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_CLB_X_E: R0.F14.B4 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_I[1]: R0.F1.B4 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_Q[0]: R0.F0.B4 inv 1
	INT:PASS.SINGLE_H[0].0.OUT_CLB_X_ES: R0.F3.B8 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F14.B10 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F9.B10 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_CLB_Y_E: R0.F3.B9 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_CLB_X_ES: R0.F2.B9 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F21.B8 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_IO_S[0]: R0.F12.B2 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F21.B9 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_S_I[0]: R0.F15.B3 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_S_Q_E1: R0.F19.B2 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F18.B8 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_S_I_E1: R0.F11.B2 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_S_Q[0]: R0.F11.B4 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F11.B8 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F9.B8 inv 1
	INT:PASS.SINGLE_V[3].0.LONG_IO_S[1]: R0.F8.B2 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F5.B9 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_S_I[0]: R0.F9.B3 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_S_Q_E1: R0.F10.B3 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F4.B9 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_S_I_E1: R0.F10.B2 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_S_Q[0]: R0.F11.B3 inv 1
	IO_S[0]:IFF_LATCH: R0.F12.B0 inv 0
	IO_S[0]:INV.O: R0.F19.B0 inv 1
	IO_S[0]:INV.T: R0.F12.B1 inv 0
	IO_S[0]:MUX.O: R0.F18.B0
		1: O
		0: OFF
	IO_S[0]:READBACK_I: R0.F14.B1 inv 1
	IO_S[0]:READBACK_IFF: R0.F11.B0 inv 1
	IO_S[0]:SLEW: R0.F15.B0
		1: FAST
		0: SLOW
	IO_S[1]:IFF_LATCH: R0.F9.B0 inv 0
	IO_S[1]:INV.O: R0.F2.B0 inv 1
	IO_S[1]:INV.T: R0.F8.B1 inv 0
	IO_S[1]:MUX.O: R0.F3.B0
		1: O
		0: OFF
	IO_S[1]:READBACK_I: R0.F6.B1 inv 1
	IO_S[1]:READBACK_IFF: R0.F10.B1 inv 1
	IO_S[1]:SLEW: R0.F6.B0
		1: FAST
		0: SLOW
}

bstile CLB_SE0_L {
	CLB:EC_ENABLE: R0.F26.B8 inv 1
	CLB:F: R0.F29.B5 R0.F28.B5 R0.F30.B5 R0.F31.B5 R0.F34.B5 R0.F35.B5 R0.F33.B5 R0.F32.B5 R0.F28.B6 R0.F29.B6 R0.F31.B6 R0.F30.B6 R0.F35.B6 R0.F34.B6 R0.F32.B6 R0.F33.B6 inv 1111111111111111
	CLB:G: R0.F20.B5 R0.F21.B5 R0.F19.B5 R0.F18.B5 R0.F15.B5 R0.F14.B5 R0.F16.B5 R0.F17.B5 R0.F21.B6 R0.F20.B6 R0.F18.B6 R0.F19.B6 R0.F14.B6 R0.F15.B6 R0.F17.B6 R0.F16.B6 inv 1111111111111111
	CLB:INV.K: R0.F24.B8 inv 0
	CLB:MODE: R0.F24.B5
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F25.B7 R0.F26.B7
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F23.B7 R0.F24.B7
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F26.B5 R0.F26.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F27.B7 R0.F27.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F27.B5
		0: D
		1: E
	CLB:MUX.G2: R0.F23.B5 R0.F23.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F22.B7 R0.F22.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F22.B5
		0: D
		1: E
	CLB:MUX.X: R0.F33.B8 R0.F30.B8
		00: F
		11: QX
	CLB:MUX.Y: R0.F19.B8 R0.F16.B8
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F18.B8 inv 1
	CLB:READBACK_QX: R0.F25.B6 inv 1
	CLB:READBACK_QY: R0.F24.B6 inv 1
	DONE:PULL: R0.F0.B0
		1: PULLNONE
		0: PULLUP
	INT:BIPASS.SINGLE_HS[0].SINGLE_HS_E[0]: R0.F14.B2 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_HS_E[1]: R0.F14.B3 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_VE[0]: R0.F13.B4 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_V[4]: R0.F15.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[0]: R0.F16.B1 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[1]: R0.F18.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[2]: R0.F18.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_VE[1]: R0.F11.B4 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_V[2]: R0.F19.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_V[3]: R0.F18.B4 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_VE[2]: R0.F10.B4 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[2]: R0.F26.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[3]: R0.F33.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[4]: R0.F31.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_VE[3]: R0.F5.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_V[0]: R0.F35.B4 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_V[1]: R0.F32.B3 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_HS_E[3]: R0.F35.B2 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_HS_E[4]: R0.F30.B3 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_VE[4]: R0.F2.B4 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_V[0]: R0.F34.B3 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_V[1]: R0.F31.B2 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_V[4]: R0.F28.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[0].SINGLE_V[4]: R0.F15.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_HS_STUB[2]: R0.F19.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_V[2]: R0.F21.B4 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_V[3]: R0.F20.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_HS_STUB[2]: R0.F23.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_V[2]: R0.F21.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_V[3]: R0.F22.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_HS_STUB[2]: R0.F26.B4 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_V[0]: R0.F35.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_V[1]: R0.F34.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[4].SINGLE_V[0]: R0.F32.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[4].SINGLE_V[1]: R0.F30.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[4].SINGLE_V[4]: R0.F27.B3 inv 1
	INT:BIPASS.SINGLE_HS_STUB[2].SINGLE_V[2]: R0.F21.B3 inv 1
	INT:BIPASS.SINGLE_HS_STUB[2].SINGLE_V[3]: R0.F27.B4 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[0]: R0.F33.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[1]: R0.F29.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE[0]: R0.F13.B12 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE[1]: R0.F9.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[0]: R0.F10.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[1]: R0.F6.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V[1]: R0.F31.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[1]: R0.F32.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S_STUB[0]: R0.F35.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F31.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F29.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[2]: R0.F26.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[0]: R0.F13.B11 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[1]: R0.F8.B11 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE_S[0]: R0.F10.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE_S[1]: R0.F7.B11 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F30.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F26.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F27.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[1]: R0.F25.B12 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[2]: R0.F24.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[3]: R0.F19.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE[2]: R0.F5.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE[3]: R0.F2.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S[3]: R0.F0.B10 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S_STUB[2]: R0.F3.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[3]: R0.F16.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[2]: R0.F24.B12 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[3]: R0.F19.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F18.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F17.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[4]: R0.F15.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[2]: R0.F5.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[3]: R0.F1.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE_S[3]: R0.F0.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE_S_STUB[2]: R0.F3.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F21.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F17.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F17.B10 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE[0]: R0.F12.B11 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE[4]: R0.F6.B10 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE_S[0]: R0.F11.B11 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE_S[4]: R0.F5.B10 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F35.B11 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F35.B12 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S_STUB[0]: R0.F34.B12 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F28.B12 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F28.B11 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S_STUB[0]: R0.F30.B11 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F23.B12 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[2]: R0.F25.B10 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F20.B12 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_H_STUB[4]: R0.F14.B12 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F23.B11 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F16.B12 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S[2]: R0.F21.B11 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_H_STUB[4]: R0.F14.B11 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V[4]: R0.F16.B10 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V_S[4]: R0.F14.B10 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_V[4]: R0.F15.B12 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_V_S[4]: R0.F19.B10 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[0]: R0.F11.B12 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[1]: R0.F12.B12 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[0]: R0.F9.B12 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[1]: R0.F7.B12 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S_STUB[2]: R0.F8.B12 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[1]: R0.F6.B12 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[3]: R0.F4.B11 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S_STUB[2]: R0.F4.B12 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[3]: R0.F0.B12 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[4]: R0.F1.B11 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S_STUB[2]: R0.F2.B12 inv 1
	INT:BIPASS.SINGLE_VE[4].SINGLE_VE_S[3]: R0.F3.B10 inv 1
	INT:BIPASS.SINGLE_VE[4].SINGLE_VE_S[4]: R0.F4.B10 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F32.B12 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S_STUB[0]: R0.F34.B11 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F27.B12 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[2]: R0.F25.B11 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S_STUB[0]: R0.F33.B12 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[1]: R0.F26.B11 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[2]: R0.F22.B11 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F22.B12 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[2]: R0.F20.B11 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F18.B12 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[4]: R0.F20.B10 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[3]: R0.F15.B11 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F18.B10 inv 1
	INT:BUF.ACLK_V.0.ACLK: R0.F31.B1 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_S[1]: R0.F18.B1 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HS[1]: R0.F16.B2 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_E[1]: R0.F13.B6 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_E[0]: R0.F11.B9 inv 1
	INT:BUF.LONG_IO_E[0].0.LONG_H[1]: R0.F12.B9 inv 1
	INT:BUF.LONG_IO_E[0].0.LONG_IO_S[0]: R0.F10.B3 inv 1
	INT:BUF.LONG_IO_E[0].0.SINGLE_H[0]: R0.F13.B9 inv 1
	INT:BUF.LONG_IO_E[1].0.LONG_H[0]: R0.F12.B7 inv 1
	INT:BUF.LONG_IO_E[1].0.LONG_IO_S[1]: R0.F9.B3 inv 1
	INT:BUF.LONG_IO_E[1].0.SINGLE_H[3]: R0.F10.B9 inv 1
	INT:BUF.LONG_IO_S[0].0.LONG_IO_E[0]: R0.F10.B2 inv 1
	INT:BUF.LONG_IO_S[0].0.LONG_V[0]: R0.F32.B1 inv 1
	INT:BUF.LONG_IO_S[0].0.SINGLE_V[0]: R0.F27.B2 inv 1
	INT:BUF.LONG_IO_S[1].0.ACLK_V: R0.F18.B0 inv 1
	INT:BUF.LONG_IO_S[1].0.LONG_IO_E[1]: R0.F9.B2 inv 1
	INT:BUF.LONG_IO_S[1].0.LONG_V[1]: R0.F22.B0 inv 1
	INT:BUF.LONG_IO_S[1].0.SINGLE_V[3]: R0.F20.B2 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_S[0]: R0.F31.B0 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HS[3]: R0.F29.B4 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F27.B8 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_S[1]: R0.F19.B1 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HS[2]: R0.F24.B4 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F22.B8 inv 1
	INT:BUF.SINGLE_HS[2].0.SINGLE_HS_STUB[2]: R0.F20.B4 inv 1
	INT:BUF.SINGLE_HS_STUB[2].0.SINGLE_HS[2]: R0.F19.B4 inv 1
	INT:BUF.SINGLE_H[4].0.SINGLE_H_STUB[4]: R0.F14.B9 inv 1
	INT:BUF.SINGLE_H_STUB[4].0.SINGLE_H[4]: R0.F15.B9 inv 1
	INT:BUF.SINGLE_VE_S[2].0.SINGLE_VE_S_STUB[2]: R1.F8.B0 inv 1
	INT:BUF.SINGLE_VE_S_STUB[2].0.SINGLE_VE_S[2]: R1.F7.B0 inv 1
	INT:BUF.SINGLE_V_S[0].0.SINGLE_V_S_STUB[0]: R1.F34.B4 inv 1
	INT:BUF.SINGLE_V_S_STUB[0].0.SINGLE_V_S[0]: R1.F33.B4 inv 1
	INT:INV.IOCLK_E[0]: R0.F0.B4 inv 1
	INT:INV.IOCLK_S[1]: R0.F11.B0 inv 1
	INT:MUX.IMUX_BUFG: R0.F2.B2 R0.F4.B1 R0.F3.B2 R0.F7.B2 R0.F6.B2 R0.F5.B2 R0.F4.B2 R0.F1.B3 R0.F3.B1
		010111111: 0.LONG_H[0]
		011101111: 0.LONG_IO_E[0]
		011011111: 0.LONG_IO_S[1]
		111111101: 0.OUT_CLKIOB
		011110111: 0.OUT_IO_E_I[1]
		011111011: 0.OUT_IO_S_I[1]
		011111110: 0.OUT_OSC
		111111111: 0.SINGLE_HS[1]
		001111111: 0.SINGLE_VE[3]
	INT:MUX.IMUX_CLB_A: R0.F28.B7 R0.F30.B7 R0.F29.B7 R0.F28.B8
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F33.B7 R0.F31.B7 R0.F34.B8 R0.F31.B8 R0.F32.B7
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F20.B7 R0.F18.B7 R0.F19.B7 R0.F20.B8 R0.F21.B7
		00110: 0.LONG_V[1]
		00011: 0.OUT_IO_E_I[0]
		01111: 0.SINGLE_HS[0]
		10011: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		11111: 0.SINGLE_V[1]
		10101: 0.SINGLE_V[3]
		10110: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_D: R0.F15.B7 R0.F14.B7 R0.F15.B8 R0.F14.B8
		0010: 0.LONG_H[0]
		0001: 0.OUT_IO_S_I[0]
		0111: 0.SINGLE_HS[1]
		1111: 0.SINGLE_HS[3]
		1001: 0.SINGLE_V[1]
		1010: 0.SINGLE_V[3]
	INT:MUX.IMUX_CLB_DI: R0.F21.B9 R0.F24.B9 R0.F25.B9 R0.F21.B8
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
		0110: 1.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F34.B7 R0.F35.B7
		00: 0.LONG_V[1]
		01: 0.SINGLE_HS[4]
		10: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_EC: R0.F28.B9 R0.F29.B10 R0.F29.B9 R0.F29.B8
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F26.B9 R0.F27.B9 R0.F30.B10 R0.F30.B9
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		1111: 0.SINGLE_HS[1]
		0011: 0.SINGLE_V[1]
	INT:MUX.IMUX_CLB_RD: R0.F17.B7 R0.F16.B7
		00: 0.LONG_IO_S[1]
		10: 0.LONG_V[0]
		11: 0.SINGLE_HS[2]
		01: 0.SINGLE_V[3]
	INT:MUX.IMUX_IOCLK[0]: R0.F1.B4 R0.F3.B4 R0.F6.B4 R0.F5.B4 R0.F4.B4
		00110: 0.LONG_IO_S[1]
		00011: 0.SINGLE_HS[4]
		00101: 0.SINGLE_VE[0]
		01111: 0.SINGLE_VE[2]
		11111: ACLK
	INT:MUX.IMUX_IOCLK[1]: R0.F9.B1 R0.F5.B1 R0.F6.B1 R0.F7.B1 R0.F8.B1
		00110: 0.LONG_IO_S[1]
		00011: 0.SINGLE_HS[3]
		00101: 0.SINGLE_VE[0]
		01111: 0.SINGLE_VE[1]
		11111: ACLK
	INT:MUX.IMUX_IO_E_IK[0]: R0.F1.B7
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_IK[1]: R0.F0.B6
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[0]: R0.F2.B8
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[1]: R0.F2.B6
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_O[0]: R0.F1.B10 R0.F2.B10 R0.F0.B9 R0.F2.B9 R0.F1.B9
		01001: 0.LONG_H[1]
		01010: 0.LONG_IO_E[0]
		01110: 0.OUT_CLB_Y
		11111: 0.SINGLE_H[0]
		00011: 0.SINGLE_H[2]
		00111: 0.SINGLE_H[4]
		11011: 0.SINGLE_VE[0]
		01101: 0.SINGLE_VE[3]
	INT:MUX.IMUX_IO_E_O[1]: R0.F8.B6 R0.F4.B5 R0.F5.B5 R0.F6.B5 R0.F9.B5
		10110: 0.ACLK
		10011: 0.LONG_H[0]
		10101: 0.LONG_IO_E[0]
		00110: 0.OUT_CLB_X
		00011: 0.SINGLE_VE[1]
		01111: 0.SINGLE_VE[2]
		00101: 0.SINGLE_VE[4]
		11111: NONE
	INT:MUX.IMUX_IO_E_T[0]: R0.F8.B7 R0.F8.B8 R0.F6.B7
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[0]
		011: 0.SINGLE_VE[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_E_T[1]: R0.F11.B6 R0.F12.B6 R0.F10.B6
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[2]
		011: 0.SINGLE_VE[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_S_IK[0]: R0.F28.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_IK[1]: R0.F21.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[0]: R0.F30.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[1]: R0.F19.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_O[0]: R0.F33.B1 R0.F35.B1 R0.F34.B0 R0.F35.B0 R0.F34.B1
		01110: 0.ACLK_V
		00101: 0.LONG_IO_S[0]
		01001: 0.LONG_V[0]
		00111: 0.SINGLE_HS[1]
		01011: 0.SINGLE_HS[3]
		11111: 0.SINGLE_V[0]
		01100: 0.SINGLE_V[3]
		11101: 0.SINGLE_V[4]
	INT:MUX.IMUX_IO_S_O[1]: R0.F14.B0 R0.F14.B1 R0.F17.B1 R0.F15.B0 R0.F15.B1
		00110: 0.ACLK
		10011: 0.LONG_IO_S[0]
		10101: 0.OUT_CLB_Y
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		11111: NONE
	INT:MUX.IMUX_IO_S_T[0]: R0.F27.B0 R0.F27.B1 R0.F25.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[1]
		111: 0.SINGLE_HS[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_S_T[1]: R0.F24.B0 R0.F23.B1 R0.F21.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[2]
		111: 0.SINGLE_HS[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F24.B10 R0.F27.B10
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F34.B10 R0.F31.B10
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[2]: R0.F10.B7 R0.F11.B7
		01: 0.LONG_IO_E[1]
		00: 0.SINGLE_VE[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[3]: R0.F12.B10 R0.F11.B10
		00: 0.LONG_IO_E[1]
		01: 0.SINGLE_VE[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HS[0].0.OUT_CLB_X_E: R0.F22.B4 inv 1
	INT:PASS.SINGLE_HS[0].0.OUT_IO_S_I[1]: R0.F12.B4 inv 1
	INT:PASS.SINGLE_HS[1].0.ACLK_V: R0.F17.B2 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_I[0]: R0.F16.B3 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_Q[1]: R0.F17.B3 inv 1
	INT:PASS.SINGLE_HS[2].0.LONG_V[1]: R0.F23.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_I[1]: R0.F16.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_Q[0]: R0.F17.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.LONG_V[0]: R0.F30.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_I[0]: R0.F29.B2 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_Q[1]: R0.F28.B2 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_OSC: R0.F3.B3 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_CLB_X_E: R0.F28.B4 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_I[1]: R0.F15.B4 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_Q[0]: R0.F14.B4 inv 1
	INT:PASS.SINGLE_H[0].0.LONG_IO_E[0]: R0.F13.B10 inv 1
	INT:PASS.SINGLE_H[0].0.OUT_CLB_X_ES: R0.F17.B8 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F28.B10 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_E_I_S1: R0.F8.B9 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_E_Q[0]: R0.F7.B10 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F23.B10 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_E_I[0]: R0.F6.B9 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_E_Q_S1: R0.F5.B9 inv 1
	INT:PASS.SINGLE_H[3].0.LONG_IO_E[1]: R0.F10.B10 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_CLB_Y_E: R0.F17.B9 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_E_I_S1: R0.F9.B9 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_E_Q[0]: R0.F8.B10 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_CLB_X_ES: R0.F16.B9 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_E_I[0]: R0.F3.B9 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_E_Q_S1: R0.F4.B9 inv 1
	INT:PASS.SINGLE_VE[0].0.LONG_H[1]: R0.F11.B8 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_CLB_X: R0.F13.B8 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_I[0]: R0.F12.B8 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_Q[1]: R0.F9.B6 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_CLB_Y: R0.F9.B8 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_I[1]: R0.F7.B6 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_Q[0]: R0.F9.B7 inv 1
	INT:PASS.SINGLE_VE[2].0.LONG_H[0]: R0.F5.B7 inv 1
	INT:PASS.SINGLE_VE[2].0.OUT_CLB_Y: R0.F7.B8 inv 1
	INT:PASS.SINGLE_VE[2].0.OUT_IO_E_I[1]: R0.F9.B4 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_CLB_X: R0.F5.B8 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_I[0]: R0.F6.B8 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_Q[1]: R0.F4.B6 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_OSC: R0.F4.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_X: R0.F4.B8 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_Y: R0.F3.B8 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_I[1]: R0.F3.B6 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_Q[0]: R0.F4.B7 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F35.B8 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_IO_S[0]: R0.F26.B2 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F35.B9 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_S_I[0]: R0.F29.B3 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_S_Q_E1: R0.F33.B2 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F32.B8 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_S_I_E1: R0.F25.B2 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_S_Q[0]: R0.F25.B4 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F25.B8 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F23.B8 inv 1
	INT:PASS.SINGLE_V[3].0.LONG_IO_S[1]: R0.F22.B2 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F19.B9 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_S_I[0]: R0.F23.B3 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_S_Q_E1: R0.F24.B3 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F18.B9 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_S_I_E1: R0.F24.B2 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_S_Q[0]: R0.F25.B3 inv 1
	IO_E[0]:IFF_LATCH: R0.F3.B7 inv 0
	IO_E[0]:INV.O: R0.F0.B8 inv 1
	IO_E[0]:INV.T: R0.F7.B7 inv 0
	IO_E[0]:MUX.O: R0.F1.B8
		1: O
		0: OFF
	IO_E[0]:PULLUP: R0.F2.B3 inv 0
	IO_E[0]:READBACK_I: R0.F13.B7 inv 1
	IO_E[0]:READBACK_IFF: R0.F9.B10 inv 1
	IO_E[0]:SLEW: R0.F2.B7
		1: FAST
		0: SLOW
	IO_E[1]:IFF_LATCH: R0.F0.B7 inv 0
	IO_E[1]:INV.O: R0.F1.B5 inv 1
	IO_E[1]:INV.T: R0.F10.B5 inv 0
	IO_E[1]:MUX.O: R0.F2.B5
		1: O
		0: OFF
	IO_E[1]:READBACK_I: R0.F5.B6 inv 1
	IO_E[1]:READBACK_IFF: R0.F6.B6 inv 1
	IO_E[1]:SLEW: R0.F1.B6
		1: FAST
		0: SLOW
	IO_S[0]:IFF_LATCH: R0.F26.B0 inv 0
	IO_S[0]:INV.O: R0.F33.B0 inv 1
	IO_S[0]:INV.T: R0.F26.B1 inv 0
	IO_S[0]:MUX.O: R0.F32.B0
		1: O
		0: OFF
	IO_S[0]:READBACK_I: R0.F28.B1 inv 1
	IO_S[0]:READBACK_IFF: R0.F25.B0 inv 1
	IO_S[0]:SLEW: R0.F29.B0
		1: FAST
		0: SLOW
	IO_S[1]:IFF_LATCH: R0.F23.B0 inv 0
	IO_S[1]:INV.O: R0.F16.B0 inv 1
	IO_S[1]:INV.T: R0.F22.B1 inv 0
	IO_S[1]:MUX.O: R0.F17.B0
		1: O
		0: OFF
	IO_S[1]:PULLUP: R0.F0.B3 inv 0
	IO_S[1]:READBACK_I: R0.F20.B1 inv 1
	IO_S[1]:READBACK_IFF: R0.F24.B1 inv 1
	IO_S[1]:SLEW: R0.F20.B0
		1: FAST
		0: SLOW
	MISC:DONETIME: R0.F4.B0
		0: AFTER
		1: BEFORE
	MISC:REPROGRAM: R0.F10.B0 R0.F8.B0 R0.F2.B1 R0.F2.B0 R0.F1.B1 R0.F9.B0 R0.F7.B0 inv 0000011
	MISC:RESETTIME: R0.F3.B0
		0: AFTER
		1: BEFORE
	MISC:SLOWOSC_HALT: R0.F5.B0 inv 0
	MISC:TLC: R0.F1.B0 inv 1
	OSC:MODE: R0.F1.B2 R0.F0.B2 R0.F0.B1
		111: DISABLE
		000: DIV2
		001: ENABLE
	PULLUP_TBUF[0]:ENABLE: R0.F10.B8 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F7.B9 inv 1
}

bstile CLB_SE0_S {
	CLB:EC_ENABLE: R0.F26.B8 inv 1
	CLB:F: R0.F29.B5 R0.F28.B5 R0.F30.B5 R0.F31.B5 R0.F34.B5 R0.F35.B5 R0.F33.B5 R0.F32.B5 R0.F28.B6 R0.F29.B6 R0.F31.B6 R0.F30.B6 R0.F35.B6 R0.F34.B6 R0.F32.B6 R0.F33.B6 inv 1111111111111111
	CLB:G: R0.F20.B5 R0.F21.B5 R0.F19.B5 R0.F18.B5 R0.F15.B5 R0.F14.B5 R0.F16.B5 R0.F17.B5 R0.F21.B6 R0.F20.B6 R0.F18.B6 R0.F19.B6 R0.F14.B6 R0.F15.B6 R0.F17.B6 R0.F16.B6 inv 1111111111111111
	CLB:INV.K: R0.F24.B8 inv 0
	CLB:MODE: R0.F24.B5
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F25.B7 R0.F26.B7
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F23.B7 R0.F24.B7
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F26.B5 R0.F26.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F27.B7 R0.F27.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F27.B5
		0: D
		1: E
	CLB:MUX.G2: R0.F23.B5 R0.F23.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F22.B7 R0.F22.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F22.B5
		0: D
		1: E
	CLB:MUX.X: R0.F33.B8 R0.F30.B8
		00: F
		11: QX
	CLB:MUX.Y: R0.F19.B8 R0.F16.B8
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F18.B8 inv 1
	CLB:READBACK_QX: R0.F25.B6 inv 1
	CLB:READBACK_QY: R0.F24.B6 inv 1
	DONE:PULL: R0.F0.B0
		1: PULLNONE
		0: PULLUP
	INT:BIPASS.SINGLE_HS[0].SINGLE_HS_E[0]: R0.F14.B2 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_HS_E[1]: R0.F14.B3 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_VE[0]: R0.F13.B4 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_V[4]: R0.F15.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[0]: R0.F16.B1 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[1]: R0.F18.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_HS_E[2]: R0.F18.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_VE[1]: R0.F11.B4 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_V[2]: R0.F19.B2 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_V[3]: R0.F18.B4 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_VE[2]: R0.F10.B4 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[2]: R0.F26.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[3]: R0.F33.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_HS_E[4]: R0.F31.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_VE[3]: R0.F5.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_V[0]: R0.F35.B4 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_V[1]: R0.F32.B3 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_HS_E[3]: R0.F35.B2 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_HS_E[4]: R0.F30.B3 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_VE[4]: R0.F2.B4 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_V[0]: R0.F34.B3 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_V[1]: R0.F31.B2 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_V[4]: R0.F28.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[0].SINGLE_V[4]: R0.F15.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_HS_STUB[2]: R0.F19.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_V[2]: R0.F21.B4 inv 1
	INT:BIPASS.SINGLE_HS_E[1].SINGLE_V[3]: R0.F20.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_HS_STUB[2]: R0.F23.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_V[2]: R0.F21.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[2].SINGLE_V[3]: R0.F22.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_HS_STUB[2]: R0.F26.B4 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_V[0]: R0.F35.B3 inv 1
	INT:BIPASS.SINGLE_HS_E[3].SINGLE_V[1]: R0.F34.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[4].SINGLE_V[0]: R0.F32.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[4].SINGLE_V[1]: R0.F30.B2 inv 1
	INT:BIPASS.SINGLE_HS_E[4].SINGLE_V[4]: R0.F27.B3 inv 1
	INT:BIPASS.SINGLE_HS_STUB[2].SINGLE_V[2]: R0.F21.B3 inv 1
	INT:BIPASS.SINGLE_HS_STUB[2].SINGLE_V[3]: R0.F27.B4 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[0]: R0.F33.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_H_E[1]: R0.F29.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE[0]: R0.F13.B12 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE[1]: R0.F9.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[0]: R0.F10.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VE_S[1]: R0.F6.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V[1]: R0.F31.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S[1]: R0.F32.B11 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_V_S_STUB[0]: R0.F35.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[0]: R0.F31.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[1]: R0.F29.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_H_E[2]: R0.F26.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[0]: R0.F13.B11 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE[1]: R0.F8.B11 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE_S[0]: R0.F10.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VE_S[1]: R0.F7.B11 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[0]: R0.F30.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V[1]: R0.F26.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_V_S[1]: R0.F27.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[1]: R0.F25.B12 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[2]: R0.F24.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_H_E[3]: R0.F19.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE[2]: R0.F5.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE[3]: R0.F2.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S[3]: R0.F0.B10 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VE_S_STUB[2]: R0.F3.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V[3]: R0.F16.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[2]: R0.F24.B12 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_V_S[3]: R0.F19.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[2]: R0.F18.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[3]: R0.F17.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_H_E[4]: R0.F15.B10 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[2]: R0.F5.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE[3]: R0.F1.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE_S[3]: R0.F0.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VE_S_STUB[2]: R0.F3.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[2]: R0.F21.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V[3]: R0.F17.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_V_S[3]: R0.F17.B10 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE[0]: R0.F12.B11 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE[4]: R0.F6.B10 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE_S[0]: R0.F11.B11 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VE_S[4]: R0.F5.B10 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V[0]: R0.F35.B11 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S[1]: R0.F35.B12 inv 1
	INT:BIPASS.SINGLE_H_E[0].SINGLE_V_S_STUB[0]: R0.F34.B12 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[0]: R0.F28.B12 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V[1]: R0.F28.B11 inv 1
	INT:BIPASS.SINGLE_H_E[1].SINGLE_V_S_STUB[0]: R0.F30.B11 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V[2]: R0.F23.B12 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[2]: R0.F25.B10 inv 1
	INT:BIPASS.SINGLE_H_E[2].SINGLE_V_S[3]: R0.F20.B12 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_H_STUB[4]: R0.F14.B12 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[2]: R0.F23.B11 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V[3]: R0.F16.B12 inv 1
	INT:BIPASS.SINGLE_H_E[3].SINGLE_V_S[2]: R0.F21.B11 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_H_STUB[4]: R0.F14.B11 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V[4]: R0.F16.B10 inv 1
	INT:BIPASS.SINGLE_H_E[4].SINGLE_V_S[4]: R0.F14.B10 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_V[4]: R0.F15.B12 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_V_S[4]: R0.F19.B10 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[0]: R0.F11.B12 inv 1
	INT:BIPASS.SINGLE_VE[0].SINGLE_VE_S[1]: R0.F12.B12 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[0]: R0.F9.B12 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S[1]: R0.F7.B12 inv 1
	INT:BIPASS.SINGLE_VE[1].SINGLE_VE_S_STUB[2]: R0.F8.B12 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[1]: R0.F6.B12 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S[3]: R0.F4.B11 inv 1
	INT:BIPASS.SINGLE_VE[2].SINGLE_VE_S_STUB[2]: R0.F4.B12 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[3]: R0.F0.B12 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S[4]: R0.F1.B11 inv 1
	INT:BIPASS.SINGLE_VE[3].SINGLE_VE_S_STUB[2]: R0.F2.B12 inv 1
	INT:BIPASS.SINGLE_VE[4].SINGLE_VE_S[3]: R0.F3.B10 inv 1
	INT:BIPASS.SINGLE_VE[4].SINGLE_VE_S[4]: R0.F4.B10 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S[1]: R0.F32.B12 inv 1
	INT:BIPASS.SINGLE_V[0].SINGLE_V_S_STUB[0]: R0.F34.B11 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[1]: R0.F27.B12 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S[2]: R0.F25.B11 inv 1
	INT:BIPASS.SINGLE_V[1].SINGLE_V_S_STUB[0]: R0.F33.B12 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[1]: R0.F26.B11 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[2]: R0.F22.B11 inv 1
	INT:BIPASS.SINGLE_V[2].SINGLE_V_S[3]: R0.F22.B12 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[2]: R0.F20.B11 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[3]: R0.F18.B12 inv 1
	INT:BIPASS.SINGLE_V[3].SINGLE_V_S[4]: R0.F20.B10 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[3]: R0.F15.B11 inv 1
	INT:BIPASS.SINGLE_V[4].SINGLE_V_S[4]: R0.F18.B10 inv 1
	INT:BUF.ACLK_V.0.ACLK: R0.F31.B1 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_S[1]: R0.F18.B1 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HS[1]: R0.F16.B2 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_E[1]: R0.F13.B6 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_E[0]: R0.F11.B9 inv 1
	INT:BUF.LONG_IO_E[0].0.LONG_H[1]: R0.F12.B9 inv 1
	INT:BUF.LONG_IO_E[0].0.LONG_IO_S[0]: R0.F10.B3 inv 1
	INT:BUF.LONG_IO_E[0].0.SINGLE_H[0]: R0.F13.B9 inv 1
	INT:BUF.LONG_IO_E[1].0.LONG_H[0]: R0.F12.B7 inv 1
	INT:BUF.LONG_IO_E[1].0.LONG_IO_S[1]: R0.F9.B3 inv 1
	INT:BUF.LONG_IO_E[1].0.SINGLE_H[3]: R0.F10.B9 inv 1
	INT:BUF.LONG_IO_S[0].0.LONG_IO_E[0]: R0.F10.B2 inv 1
	INT:BUF.LONG_IO_S[0].0.LONG_V[0]: R0.F32.B1 inv 1
	INT:BUF.LONG_IO_S[0].0.SINGLE_V[0]: R0.F27.B2 inv 1
	INT:BUF.LONG_IO_S[1].0.ACLK_V: R0.F18.B0 inv 1
	INT:BUF.LONG_IO_S[1].0.LONG_IO_E[1]: R0.F9.B2 inv 1
	INT:BUF.LONG_IO_S[1].0.LONG_V[1]: R0.F22.B0 inv 1
	INT:BUF.LONG_IO_S[1].0.SINGLE_V[3]: R0.F20.B2 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_S[0]: R0.F31.B0 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HS[3]: R0.F29.B4 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F27.B8 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_S[1]: R0.F19.B1 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HS[2]: R0.F24.B4 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F22.B8 inv 1
	INT:BUF.SINGLE_HS[2].0.SINGLE_HS_STUB[2]: R0.F20.B4 inv 1
	INT:BUF.SINGLE_HS_STUB[2].0.SINGLE_HS[2]: R0.F19.B4 inv 1
	INT:BUF.SINGLE_H[4].0.SINGLE_H_STUB[4]: R0.F14.B9 inv 1
	INT:BUF.SINGLE_H_STUB[4].0.SINGLE_H[4]: R0.F15.B9 inv 1
	INT:BUF.SINGLE_VE_S[2].0.SINGLE_VE_S_STUB[2]: R1.F8.B0 inv 1
	INT:BUF.SINGLE_VE_S_STUB[2].0.SINGLE_VE_S[2]: R1.F7.B0 inv 1
	INT:BUF.SINGLE_V_S[0].0.SINGLE_V_S_STUB[0]: R1.F34.B4 inv 1
	INT:BUF.SINGLE_V_S_STUB[0].0.SINGLE_V_S[0]: R1.F33.B4 inv 1
	INT:INV.IOCLK_E[0]: R0.F0.B4 inv 1
	INT:INV.IOCLK_S[1]: R0.F11.B0 inv 1
	INT:MUX.IMUX_BUFG: R0.F2.B2 R0.F4.B1 R0.F3.B2 R0.F7.B2 R0.F6.B2 R0.F5.B2 R0.F4.B2 R0.F1.B3 R0.F3.B1
		010111111: 0.LONG_H[0]
		011101111: 0.LONG_IO_E[0]
		011011111: 0.LONG_IO_S[1]
		111111101: 0.OUT_CLKIOB
		011110111: 0.OUT_IO_E_I[1]
		011111011: 0.OUT_IO_S_I[1]
		011111110: 0.OUT_OSC
		111111111: 0.SINGLE_HS[1]
		001111111: 0.SINGLE_VE[3]
	INT:MUX.IMUX_CLB_A: R0.F28.B7 R0.F30.B7 R0.F29.B7 R0.F28.B8
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_B: R0.F33.B7 R0.F31.B7 R0.F34.B8 R0.F31.B8 R0.F32.B7
		00110: 0.LONG_V[0]
		10110: 0.OUT_CLB_X_E
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_V[0]
		10101: 0.SINGLE_V[2]
		10011: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_C: R0.F20.B7 R0.F18.B7 R0.F19.B7 R0.F20.B8 R0.F21.B7
		00110: 0.LONG_V[1]
		00011: 0.OUT_IO_E_I[0]
		01111: 0.SINGLE_HS[0]
		10011: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		11111: 0.SINGLE_V[1]
		10101: 0.SINGLE_V[3]
		10110: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_D: R0.F15.B7 R0.F14.B7 R0.F15.B8 R0.F14.B8
		0010: 0.LONG_H[0]
		0001: 0.OUT_IO_S_I[0]
		0111: 0.SINGLE_HS[1]
		1111: 0.SINGLE_HS[3]
		1001: 0.SINGLE_V[1]
		1010: 0.SINGLE_V[3]
	INT:MUX.IMUX_CLB_DI: R0.F21.B9 R0.F24.B9 R0.F25.B9 R0.F21.B8
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_V[0]
		1111: 0.SINGLE_V[3]
		0110: 1.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F34.B7 R0.F35.B7
		00: 0.LONG_V[1]
		01: 0.SINGLE_HS[4]
		10: 0.SINGLE_V[2]
		11: 0.SINGLE_V[4]
	INT:MUX.IMUX_CLB_EC: R0.F28.B9 R0.F29.B10 R0.F29.B9 R0.F29.B8
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_V[2]
	INT:MUX.IMUX_CLB_K: R0.F26.B9 R0.F27.B9 R0.F30.B10 R0.F30.B9
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		1111: 0.SINGLE_HS[1]
		0011: 0.SINGLE_V[1]
	INT:MUX.IMUX_CLB_RD: R0.F17.B7 R0.F16.B7
		00: 0.LONG_IO_S[1]
		10: 0.LONG_V[0]
		11: 0.SINGLE_HS[2]
		01: 0.SINGLE_V[3]
	INT:MUX.IMUX_IOCLK[0]: R0.F1.B4 R0.F3.B4 R0.F6.B4 R0.F5.B4 R0.F4.B4
		00110: 0.LONG_IO_S[1]
		00011: 0.SINGLE_HS[4]
		00101: 0.SINGLE_VE[0]
		01111: 0.SINGLE_VE[2]
		11111: ACLK
	INT:MUX.IMUX_IOCLK[1]: R0.F9.B1 R0.F5.B1 R0.F6.B1 R0.F7.B1 R0.F8.B1
		00110: 0.LONG_IO_S[1]
		00011: 0.SINGLE_HS[3]
		00101: 0.SINGLE_VE[0]
		01111: 0.SINGLE_VE[1]
		11111: GCLK
	INT:MUX.IMUX_IO_E_IK[0]: R0.F1.B7
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_IK[1]: R0.F0.B6
		0: 0.IOCLK_E[0]
		1: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[0]: R0.F2.B8
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_OK[1]: R0.F2.B6
		1: 0.IOCLK_E[0]
		0: 0.IOCLK_E[1]
	INT:MUX.IMUX_IO_E_O[0]: R0.F1.B10 R0.F2.B10 R0.F0.B9 R0.F2.B9 R0.F1.B9
		01001: 0.LONG_H[1]
		01010: 0.LONG_IO_E[0]
		01110: 0.OUT_CLB_Y
		11111: 0.SINGLE_H[0]
		00011: 0.SINGLE_H[2]
		00111: 0.SINGLE_H[4]
		11011: 0.SINGLE_VE[0]
		01101: 0.SINGLE_VE[3]
	INT:MUX.IMUX_IO_E_O[1]: R0.F8.B6 R0.F4.B5 R0.F5.B5 R0.F6.B5 R0.F9.B5
		10110: 0.ACLK
		10011: 0.LONG_H[0]
		10101: 0.LONG_IO_E[0]
		00110: 0.OUT_CLB_X
		00011: 0.SINGLE_VE[1]
		01111: 0.SINGLE_VE[2]
		00101: 0.SINGLE_VE[4]
		11111: NONE
	INT:MUX.IMUX_IO_E_T[0]: R0.F8.B7 R0.F8.B8 R0.F6.B7
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[0]
		011: 0.SINGLE_VE[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_E_T[1]: R0.F11.B6 R0.F12.B6 R0.F10.B6
		001: 0.LONG_IO_E[0]
		101: 0.LONG_IO_E[1]
		111: 0.SINGLE_VE[2]
		011: 0.SINGLE_VE[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_S_IK[0]: R0.F28.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_IK[1]: R0.F21.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[0]: R0.F30.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[1]: R0.F19.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_O[0]: R0.F33.B1 R0.F35.B1 R0.F34.B0 R0.F35.B0 R0.F34.B1
		01110: 0.ACLK_V
		00101: 0.LONG_IO_S[0]
		01001: 0.LONG_V[0]
		00111: 0.SINGLE_HS[1]
		01011: 0.SINGLE_HS[3]
		11111: 0.SINGLE_V[0]
		01100: 0.SINGLE_V[3]
		11101: 0.SINGLE_V[4]
	INT:MUX.IMUX_IO_S_O[1]: R0.F14.B0 R0.F14.B1 R0.F17.B1 R0.F15.B0 R0.F15.B1
		00110: 0.ACLK
		10011: 0.LONG_IO_S[0]
		10101: 0.OUT_CLB_Y
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		11111: NONE
	INT:MUX.IMUX_IO_S_T[0]: R0.F27.B0 R0.F27.B1 R0.F25.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[1]
		111: 0.SINGLE_HS[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_S_T[1]: R0.F24.B0 R0.F23.B1 R0.F21.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[2]
		111: 0.SINGLE_HS[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F24.B10 R0.F27.B10
		01: 0.LONG_V[0]
		00: 0.SINGLE_V[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F34.B10 R0.F31.B10
		00: 0.LONG_V[0]
		01: 0.SINGLE_V[4]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[2]: R0.F10.B7 R0.F11.B7
		01: 0.LONG_IO_E[1]
		00: 0.SINGLE_VE[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[3]: R0.F12.B10 R0.F11.B10
		00: 0.LONG_IO_E[1]
		01: 0.SINGLE_VE[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HS[0].0.OUT_CLB_X_E: R0.F22.B4 inv 1
	INT:PASS.SINGLE_HS[0].0.OUT_IO_S_I[1]: R0.F12.B4 inv 1
	INT:PASS.SINGLE_HS[1].0.ACLK_V: R0.F17.B2 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_I[0]: R0.F16.B3 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_Q[1]: R0.F17.B3 inv 1
	INT:PASS.SINGLE_HS[2].0.LONG_V[1]: R0.F23.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_I[1]: R0.F16.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_Q[0]: R0.F17.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.LONG_V[0]: R0.F30.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_I[0]: R0.F29.B2 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_Q[1]: R0.F28.B2 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_OSC: R0.F3.B3 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_CLB_X_E: R0.F28.B4 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_I[1]: R0.F15.B4 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_Q[0]: R0.F14.B4 inv 1
	INT:PASS.SINGLE_H[0].0.LONG_IO_E[0]: R0.F13.B10 inv 1
	INT:PASS.SINGLE_H[0].0.OUT_CLB_X_ES: R0.F17.B8 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F28.B10 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_E_I_S1: R0.F8.B9 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_E_Q[0]: R0.F7.B10 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F23.B10 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_E_I[0]: R0.F6.B9 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_E_Q_S1: R0.F5.B9 inv 1
	INT:PASS.SINGLE_H[3].0.LONG_IO_E[1]: R0.F10.B10 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_CLB_Y_E: R0.F17.B9 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_E_I_S1: R0.F9.B9 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_E_Q[0]: R0.F8.B10 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_CLB_X_ES: R0.F16.B9 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_E_I[0]: R0.F3.B9 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_E_Q_S1: R0.F4.B9 inv 1
	INT:PASS.SINGLE_VE[0].0.LONG_H[1]: R0.F11.B8 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_CLB_X: R0.F13.B8 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_I[0]: R0.F12.B8 inv 1
	INT:PASS.SINGLE_VE[0].0.OUT_IO_E_Q[1]: R0.F9.B6 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_CLB_Y: R0.F9.B8 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_I[1]: R0.F7.B6 inv 1
	INT:PASS.SINGLE_VE[1].0.OUT_IO_E_Q[0]: R0.F9.B7 inv 1
	INT:PASS.SINGLE_VE[2].0.LONG_H[0]: R0.F5.B7 inv 1
	INT:PASS.SINGLE_VE[2].0.OUT_CLB_Y: R0.F7.B8 inv 1
	INT:PASS.SINGLE_VE[2].0.OUT_IO_E_I[1]: R0.F9.B4 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_CLB_X: R0.F5.B8 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_I[0]: R0.F6.B8 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_IO_E_Q[1]: R0.F4.B6 inv 1
	INT:PASS.SINGLE_VE[3].0.OUT_OSC: R0.F4.B3 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_X: R0.F4.B8 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_CLB_Y: R0.F3.B8 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_I[1]: R0.F3.B6 inv 1
	INT:PASS.SINGLE_VE[4].0.OUT_IO_E_Q[0]: R0.F4.B7 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_H[1]: R0.F35.B8 inv 1
	INT:PASS.SINGLE_V[0].0.LONG_IO_S[0]: R0.F26.B2 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_CLB_X_E: R0.F35.B9 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_S_I[0]: R0.F29.B3 inv 1
	INT:PASS.SINGLE_V[0].0.OUT_IO_S_Q_E1: R0.F33.B2 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_CLB_Y_E: R0.F32.B8 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_S_I_E1: R0.F25.B2 inv 1
	INT:PASS.SINGLE_V[1].0.OUT_IO_S_Q[0]: R0.F25.B4 inv 1
	INT:PASS.SINGLE_V[2].0.LONG_H[0]: R0.F25.B8 inv 1
	INT:PASS.SINGLE_V[2].0.OUT_CLB_Y_E: R0.F23.B8 inv 1
	INT:PASS.SINGLE_V[3].0.LONG_IO_S[1]: R0.F22.B2 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_CLB_X_E: R0.F19.B9 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_S_I[0]: R0.F23.B3 inv 1
	INT:PASS.SINGLE_V[3].0.OUT_IO_S_Q_E1: R0.F24.B3 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_CLB_Y_E: R0.F18.B9 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_S_I_E1: R0.F24.B2 inv 1
	INT:PASS.SINGLE_V[4].0.OUT_IO_S_Q[0]: R0.F25.B3 inv 1
	IO_E[0]:IFF_LATCH: R0.F3.B7 inv 0
	IO_E[0]:INV.O: R0.F0.B8 inv 1
	IO_E[0]:INV.T: R0.F7.B7 inv 0
	IO_E[0]:MUX.O: R0.F1.B8
		1: O
		0: OFF
	IO_E[0]:PULLUP: R0.F2.B3 inv 0
	IO_E[0]:READBACK_I: R0.F13.B7 inv 1
	IO_E[0]:READBACK_IFF: R0.F9.B10 inv 1
	IO_E[0]:SLEW: R0.F2.B7
		1: FAST
		0: SLOW
	IO_E[1]:IFF_LATCH: R0.F0.B7 inv 0
	IO_E[1]:INV.O: R0.F1.B5 inv 1
	IO_E[1]:INV.T: R0.F10.B5 inv 0
	IO_E[1]:MUX.O: R0.F2.B5
		1: O
		0: OFF
	IO_E[1]:READBACK_I: R0.F5.B6 inv 1
	IO_E[1]:READBACK_IFF: R0.F6.B6 inv 1
	IO_E[1]:SLEW: R0.F1.B6
		1: FAST
		0: SLOW
	IO_S[0]:IFF_LATCH: R0.F26.B0 inv 0
	IO_S[0]:INV.O: R0.F33.B0 inv 1
	IO_S[0]:INV.T: R0.F26.B1 inv 0
	IO_S[0]:MUX.O: R0.F32.B0
		1: O
		0: OFF
	IO_S[0]:READBACK_I: R0.F28.B1 inv 1
	IO_S[0]:READBACK_IFF: R0.F25.B0 inv 1
	IO_S[0]:SLEW: R0.F29.B0
		1: FAST
		0: SLOW
	IO_S[1]:IFF_LATCH: R0.F23.B0 inv 0
	IO_S[1]:INV.O: R0.F16.B0 inv 1
	IO_S[1]:INV.T: R0.F22.B1 inv 0
	IO_S[1]:MUX.O: R0.F17.B0
		1: O
		0: OFF
	IO_S[1]:PULLUP: R0.F0.B3 inv 0
	IO_S[1]:READBACK_I: R0.F20.B1 inv 1
	IO_S[1]:READBACK_IFF: R0.F24.B1 inv 1
	IO_S[1]:SLEW: R0.F20.B0
		1: FAST
		0: SLOW
	MISC:DONETIME: R0.F4.B0
		0: AFTER
		1: BEFORE
	MISC:REPROGRAM: R0.F10.B0 R0.F8.B0 R0.F2.B1 R0.F2.B0 R0.F1.B1 R0.F9.B0 R0.F7.B0 inv 0000011
	MISC:RESETTIME: R0.F3.B0
		0: AFTER
		1: BEFORE
	MISC:SLOWOSC_HALT: R0.F5.B0 inv 0
	MISC:TLC: R0.F1.B0 inv 1
	OSC:MODE: R0.F1.B2 R0.F0.B2 R0.F0.B1
		111: DISABLE
		000: DIV2
		001: ENABLE
	PULLUP_TBUF[0]:ENABLE: R0.F10.B8 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F7.B9 inv 1
}

bstile CLB_SW0_L {
	CLB:EC_ENABLE: R0.F12.B8 inv 1
	CLB:F: R0.F15.B5 R0.F14.B5 R0.F16.B5 R0.F17.B5 R0.F20.B5 R0.F21.B5 R0.F19.B5 R0.F18.B5 R0.F14.B6 R0.F15.B6 R0.F17.B6 R0.F16.B6 R0.F21.B6 R0.F20.B6 R0.F18.B6 R0.F19.B6 inv 1111111111111111
	CLB:G: R0.F6.B5 R0.F7.B5 R0.F5.B5 R0.F4.B5 R0.F1.B5 R0.F0.B5 R0.F2.B5 R0.F3.B5 R0.F7.B6 R0.F6.B6 R0.F4.B6 R0.F5.B6 R0.F0.B6 R0.F1.B6 R0.F3.B6 R0.F2.B6 inv 1111111111111111
	CLB:INV.K: R0.F10.B8 inv 0
	CLB:MODE: R0.F10.B5
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B7 R0.F12.B7
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B7 R0.F10.B7
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B5 R0.F12.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B7 R0.F13.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B5
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B5 R0.F9.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B7 R0.F8.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B5
		0: D
		1: E
	CLB:MUX.X: R0.F19.B8 R0.F16.B8
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B8 R0.F2.B8
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B8 inv 1
	CLB:READBACK_QX: R0.F11.B6 inv 1
	CLB:READBACK_QY: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_VW[4]: R0.F1.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_VW[3]: R0.F4.B4 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_VW[1]: R0.F17.B3 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_VW[0]: R0.F16.B3 inv 1
	INT:BIPASS.SINGLE_HS_STUB[2].SINGLE_VW[2]: R0.F8.B3 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW[0]: R0.F21.B12 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW[1]: R0.F19.B12 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW_S[0]: R0.F20.B12 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW_S[1]: R0.F21.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[0]: R0.F18.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[1]: R0.F15.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[0]: R0.F17.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[1]: R0.F16.B12 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW[2]: R0.F3.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW[3]: R0.F3.B12 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW_S[3]: R0.F1.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW_S_STUB[2]: R0.F5.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[2]: R0.F4.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[3]: R0.F2.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S[3]: R0.F0.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S_STUB[2]: R0.F5.B11 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_VW[0]: R0.F10.B12 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_VW[4]: R0.F0.B10 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_VW_S[0]: R0.F9.B12 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_VW_S[4]: R0.F2.B10 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[0]: R0.F11.B12 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[1]: R0.F12.B12 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[0]: R0.F13.B12 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[1]: R0.F14.B12 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S_STUB[2]: R0.F5.B10 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[1]: R0.F8.B12 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[3]: R0.F4.B12 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S_STUB[2]: R0.F7.B12 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[3]: R0.F1.B12 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[4]: R0.F4.B10 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S_STUB[2]: R0.F6.B12 inv 1
	INT:BIPASS.SINGLE_VW[4].SINGLE_VW_S[3]: R0.F0.B11 inv 1
	INT:BIPASS.SINGLE_VW[4].SINGLE_VW_S[4]: R0.F1.B10 inv 1
	INT:BUF.ACLK_V.0.ACLK: R0.F17.B1 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_S[1]: R0.F4.B1 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HS[1]: R0.F2.B2 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_W[1]: R0.F24.B6 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_W[0]: R0.F22.B8 inv 1
	INT:BUF.LONG_IO_S[0].0.LONG_IO_W[0]: R0.F22.B3 inv 1
	INT:BUF.LONG_IO_S[0].0.LONG_V[0]: R0.F18.B1 inv 1
	INT:BUF.LONG_IO_S[1].0.ACLK_V: R0.F4.B0 inv 1
	INT:BUF.LONG_IO_S[1].0.LONG_IO_W[1]: R0.F7.B3 inv 1
	INT:BUF.LONG_IO_S[1].0.LONG_V[1]: R0.F8.B0 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_H[1]: R0.F23.B7 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_IO_S[0]: R0.F22.B2 inv 1
	INT:BUF.LONG_IO_W[0].0.SINGLE_H[0]: R0.F25.B9 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_H[0]: R0.F23.B6 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_IO_S[1]: R0.F7.B2 inv 1
	INT:BUF.LONG_IO_W[1].0.SINGLE_H[3]: R0.F23.B9 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_S[0]: R0.F17.B0 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HS[3]: R0.F15.B4 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F13.B8 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_S[1]: R0.F5.B1 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HS[2]: R0.F10.B4 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F8.B8 inv 1
	INT:BUF.SINGLE_HS[2].0.SINGLE_HS_STUB[2]: R0.F6.B4 inv 1
	INT:BUF.SINGLE_HS_STUB[2].0.SINGLE_HS[2]: R0.F5.B4 inv 1
	INT:BUF.SINGLE_H[4].0.SINGLE_H_STUB[4]: R0.F0.B9 inv 1
	INT:BUF.SINGLE_H_STUB[4].0.SINGLE_H[4]: R0.F1.B9 inv 1
	INT:BUF.SINGLE_VW_S[2].0.SINGLE_VW_S_STUB[2]: R1.F8.B4 inv 1
	INT:BUF.SINGLE_VW_S_STUB[2].0.SINGLE_VW_S[2]: R1.F9.B4 inv 1
	INT:INV.IOCLK_S[0]: R0.F22.B1 inv 1
	INT:INV.IOCLK_W[1]: R0.F28.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B7 R0.F16.B7 R0.F15.B7 R0.F14.B8
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B7 R0.F17.B7 R0.F20.B8 R0.F17.B8 R0.F18.B7
		00110: 0.LONG_V[0]
		10110: 0.OUT_IO_W_I[0]
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_VW[0]
		10101: 0.SINGLE_VW[2]
		10011: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_C: R0.F6.B7 R0.F4.B7 R0.F5.B7 R0.F6.B8 R0.F7.B7
		00110: 0.LONG_V[1]
		00011: 0.OUT_CLB_X_W
		01111: 0.SINGLE_HS[0]
		10011: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		11111: 0.SINGLE_VW[1]
		10101: 0.SINGLE_VW[3]
		10110: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_D: R0.F1.B7 R0.F0.B7 R0.F1.B8 R0.F0.B8
		0010: 0.LONG_H[0]
		0001: 0.OUT_IO_S_I[0]
		0111: 0.SINGLE_HS[1]
		1111: 0.SINGLE_HS[3]
		1001: 0.SINGLE_VW[1]
		1010: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B9 R0.F10.B9 R0.F11.B9 R0.F7.B8
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[3]
		0110: 2.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F20.B7 R0.F21.B7
		00: 0.LONG_V[1]
		01: 0.SINGLE_HS[4]
		10: 0.SINGLE_VW[2]
		11: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_EC: R0.F14.B9 R0.F15.B10 R0.F15.B9 R0.F15.B8
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B9 R0.F13.B9 R0.F16.B10 R0.F16.B9
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		1111: 0.SINGLE_HS[1]
		0011: 0.SINGLE_VW[1]
	INT:MUX.IMUX_CLB_RD: R0.F3.B7 R0.F2.B7
		00: 0.LONG_IO_S[1]
		10: 0.LONG_V[0]
		11: 0.SINGLE_HS[2]
		01: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IOCLK[0]: R0.F27.B1 R0.F23.B1 R0.F26.B1 R0.F25.B1 R0.F24.B1
		00110: 0.LONG_IO_W[1]
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[2]
		00101: 0.SINGLE_VW[0]
		11111: GCLK
	INT:MUX.IMUX_IOCLK[1]: R0.F27.B4 R0.F23.B4 R0.F26.B4 R0.F25.B4 R0.F24.B4
		00110: 0.LONG_IO_W[1]
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[1]
		00101: 0.SINGLE_VW[1]
		11111: ACLK
	INT:MUX.IMUX_IO_S_IK[0]: R0.F14.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_IK[1]: R0.F7.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[0]: R0.F16.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[1]: R0.F5.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_O[0]: R0.F21.B0 R0.F19.B1 R0.F21.B1 R0.F20.B1
		0010: 0.ACLK
		1010: 0.ACLK_V
		0001: 0.LONG_IO_S[0]
		1001: 0.LONG_V[0]
		0111: 0.SINGLE_HS[1]
		1111: 0.SINGLE_HS[3]
	INT:MUX.IMUX_IO_S_O[1]: R0.F0.B0 R0.F0.B1 R0.F3.B1 R0.F1.B0 R0.F1.B1
		10011: 0.LONG_IO_S[0]
		10101: 0.OUT_CLB_Y
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V[2]
	INT:MUX.IMUX_IO_S_T[0]: R0.F13.B0 R0.F13.B1 R0.F11.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[1]
		111: 0.SINGLE_HS[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_S_T[1]: R0.F10.B0 R0.F9.B1 R0.F7.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[2]
		111: 0.SINGLE_HS[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_IK[0]: R0.F27.B8
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_IK[1]: R0.F27.B7
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[0]: R0.F27.B12
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[1]: R0.F28.B6
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_O[0]: R0.F22.B12 R0.F28.B12 R0.F26.B12 R0.F23.B12 R0.F24.B12
		01101: 0.LONG_H[1]
		01011: 0.LONG_IO_W[0]
		00011: 0.SINGLE_H[0]
		00101: 0.SINGLE_H[2]
		01110: 0.SINGLE_H[4]
		00110: 0.SINGLE_VW[0]
		11111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IO_W_O[1]: R0.F22.B5 R0.F24.B7 R0.F23.B5 R0.F22.B7 R0.F25.B5
		00011: 0.LONG_H[0]
		01110: 0.LONG_IO_W[0]
		01010: 0.LONG_V[1]
		01101: 0.OUT_CLB_X
		00111: 0.SINGLE_VW[1]
		11111: 0.SINGLE_VW[2]
		01001: 0.SINGLE_VW[4]
	INT:MUX.IMUX_IO_W_T[0]: R0.F26.B7 R0.F25.B8 R0.F23.B8
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[0]
		111: 0.SINGLE_VW[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_T[1]: R0.F27.B5 R0.F26.B6 R0.F24.B5
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[1]
		111: 0.SINGLE_VW[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B10 R0.F13.B10
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B10 R0.F17.B10
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HS[0].0.OUT_IO_S_I[0]: R0.F0.B2 inv 1
	INT:PASS.SINGLE_HS[1].0.ACLK_V: R0.F3.B2 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_I[0]: R0.F2.B3 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_Q[1]: R0.F3.B3 inv 1
	INT:PASS.SINGLE_HS[2].0.LONG_V[1]: R0.F9.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_I[1]: R0.F2.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_Q[0]: R0.F3.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.LONG_V[0]: R0.F16.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_I[0]: R0.F15.B2 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_Q[1]: R0.F14.B2 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_I[1]: R0.F1.B4 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_Q[0]: R0.F0.B4 inv 1
	INT:PASS.SINGLE_H[0].0.LONG_IO_W[0]: R0.F26.B10 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F14.B10 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_W_I_S1: R0.F25.B10 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_W_Q[0]: R0.F24.B10 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F9.B10 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_W_I[0]: R0.F3.B8 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_W_Q_S1: R0.F3.B9 inv 1
	INT:PASS.SINGLE_H[3].0.LONG_IO_W[1]: R0.F22.B9 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_W_I_S1: R0.F24.B9 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_W_Q[0]: R0.F23.B10 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_W_I[0]: R0.F4.B9 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_W_Q_S1: R0.F2.B9 inv 1
	INT:PASS.SINGLE_VW[0].0.LONG_H[1]: R0.F21.B8 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_I[0]: R0.F12.B10 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_Q[1]: R0.F21.B9 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_I[1]: R0.F18.B8 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_Q[0]: R0.F6.B10 inv 1
	INT:PASS.SINGLE_VW[2].0.LONG_H[0]: R0.F11.B8 inv 1
	INT:PASS.SINGLE_VW[2].0.OUT_IO_W_I[1]: R0.F22.B4 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_I[0]: R0.F3.B10 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_Q[1]: R0.F5.B9 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_I[1]: R0.F22.B10 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_Q[0]: R0.F11.B10 inv 1
	IO_S[0]:IFF_LATCH: R0.F12.B0 inv 0
	IO_S[0]:INV.O: R0.F19.B0 inv 1
	IO_S[0]:INV.T: R0.F12.B1 inv 0
	IO_S[0]:MUX.O: R0.F18.B0
		1: O
		0: OFF
	IO_S[0]:READBACK_I: R0.F14.B1 inv 1
	IO_S[0]:READBACK_IFF: R0.F11.B0 inv 1
	IO_S[0]:SLEW: R0.F15.B0
		1: FAST
		0: SLOW
	IO_S[1]:IFF_LATCH: R0.F9.B0 inv 0
	IO_S[1]:INV.O: R0.F2.B0 inv 1
	IO_S[1]:INV.T: R0.F8.B1 inv 0
	IO_S[1]:MUX.O: R0.F3.B0
		1: O
		0: OFF
	IO_S[1]:READBACK_I: R0.F6.B1 inv 1
	IO_S[1]:READBACK_IFF: R0.F10.B1 inv 1
	IO_S[1]:SLEW: R0.F6.B0
		1: FAST
		0: SLOW
	IO_W[0]:IFF_LATCH: R0.F26.B8 inv 0
	IO_W[0]:INV.O: R0.F28.B10 inv 1
	IO_W[0]:INV.T: R0.F24.B8 inv 0
	IO_W[0]:MUX.O: R0.F27.B10
		1: O
		0: OFF
	IO_W[0]:READBACK_I: R0.F2.B11 inv 1
	IO_W[0]:READBACK_IFF: R0.F8.B11 inv 1
	IO_W[0]:SLEW: R0.F25.B12
		1: FAST
		0: SLOW
	IO_W[1]:IFF_LATCH: R0.F25.B7 inv 0
	IO_W[1]:INV.O: R0.F26.B5 inv 1
	IO_W[1]:INV.T: R0.F25.B6 inv 0
	IO_W[1]:MUX.O: R0.F28.B5
		1: O
		0: OFF
	IO_W[1]:READBACK_I: R0.F9.B8 inv 1
	IO_W[1]:READBACK_IFF: R0.F22.B6 inv 1
	IO_W[1]:SLEW: R0.F27.B6
		1: FAST
		0: SLOW
	MISC:READ: R0.F24.B0 R0.F20.B0
		00: COMMAND
		11: DISABLE
		01: ONCE
	PULLUP_TBUF[0]:ENABLE: R0.F27.B9 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F26.B9 inv 1
}

bstile CLB_SW1_L {
	CLB:EC_ENABLE: R0.F12.B8 inv 1
	CLB:F: R0.F15.B5 R0.F14.B5 R0.F16.B5 R0.F17.B5 R0.F20.B5 R0.F21.B5 R0.F19.B5 R0.F18.B5 R0.F14.B6 R0.F15.B6 R0.F17.B6 R0.F16.B6 R0.F21.B6 R0.F20.B6 R0.F18.B6 R0.F19.B6 inv 1111111111111111
	CLB:G: R0.F6.B5 R0.F7.B5 R0.F5.B5 R0.F4.B5 R0.F1.B5 R0.F0.B5 R0.F2.B5 R0.F3.B5 R0.F7.B6 R0.F6.B6 R0.F4.B6 R0.F5.B6 R0.F0.B6 R0.F1.B6 R0.F3.B6 R0.F2.B6 inv 1111111111111111
	CLB:INV.K: R0.F10.B8 inv 0
	CLB:MODE: R0.F10.B5
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B7 R0.F12.B7
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B7 R0.F10.B7
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B5 R0.F12.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B7 R0.F13.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B5
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B5 R0.F9.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B7 R0.F8.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B5
		0: D
		1: E
	CLB:MUX.X: R0.F19.B8 R0.F16.B8
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B8 R0.F2.B8
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B8 inv 1
	CLB:READBACK_QX: R0.F11.B6 inv 1
	CLB:READBACK_QY: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_VW[3]: R0.F4.B4 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_VW[2]: R0.F8.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_VW[1]: R0.F17.B3 inv 1
	INT:BIPASS.SINGLE_HS[4].SINGLE_VW[0]: R0.F16.B3 inv 1
	INT:BIPASS.SINGLE_HS_STUB[0].SINGLE_VW[4]: R0.F1.B3 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[0]: R0.F18.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[1]: R0.F15.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[0]: R0.F17.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[1]: R0.F16.B12 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW[2]: R0.F3.B11 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW[3]: R0.F3.B12 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW_S[2]: R0.F5.B12 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW_S[3]: R0.F1.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[2]: R0.F4.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[3]: R0.F2.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S[2]: R0.F5.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S[3]: R0.F0.B12 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW[0]: R0.F10.B12 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW[4]: R0.F0.B10 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW_S[0]: R0.F9.B12 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW_S_STUB[4]: R0.F2.B10 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_VW[0]: R0.F21.B12 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_VW[1]: R0.F19.B12 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_VW_S[0]: R0.F20.B12 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_VW_S[1]: R0.F21.B10 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[0]: R0.F11.B12 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[1]: R0.F12.B12 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[0]: R0.F13.B12 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[1]: R0.F14.B12 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[2]: R0.F5.B10 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[1]: R0.F8.B12 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[2]: R0.F7.B12 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[3]: R0.F4.B12 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[2]: R0.F6.B12 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[3]: R0.F1.B12 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S_STUB[4]: R0.F4.B10 inv 1
	INT:BIPASS.SINGLE_VW[4].SINGLE_VW_S[3]: R0.F0.B11 inv 1
	INT:BIPASS.SINGLE_VW[4].SINGLE_VW_S_STUB[4]: R0.F1.B10 inv 1
	INT:BUF.ACLK_V.0.ACLK: R0.F17.B1 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_S[1]: R0.F4.B1 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HS[1]: R0.F2.B2 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_W[1]: R0.F24.B6 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_W[0]: R0.F22.B8 inv 1
	INT:BUF.LONG_IO_S[0].0.LONG_IO_W[0]: R0.F22.B3 inv 1
	INT:BUF.LONG_IO_S[0].0.LONG_V[0]: R0.F18.B1 inv 1
	INT:BUF.LONG_IO_S[1].0.ACLK_V: R0.F4.B0 inv 1
	INT:BUF.LONG_IO_S[1].0.LONG_IO_W[1]: R0.F7.B3 inv 1
	INT:BUF.LONG_IO_S[1].0.LONG_V[1]: R0.F8.B0 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_H[1]: R0.F23.B7 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_IO_S[0]: R0.F22.B2 inv 1
	INT:BUF.LONG_IO_W[0].0.SINGLE_H[0]: R0.F25.B9 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_H[0]: R0.F23.B6 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_IO_S[1]: R0.F7.B2 inv 1
	INT:BUF.LONG_IO_W[1].0.SINGLE_H[3]: R0.F23.B9 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_S[0]: R0.F17.B0 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HS[3]: R0.F15.B4 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F13.B8 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_S[1]: R0.F5.B1 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HS[2]: R0.F10.B4 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F8.B8 inv 1
	INT:BUF.SINGLE_HS[0].0.SINGLE_HS_STUB[0]: R0.F6.B4 inv 1
	INT:BUF.SINGLE_HS_STUB[0].0.SINGLE_HS[0]: R0.F5.B4 inv 1
	INT:BUF.SINGLE_H[0].0.SINGLE_H_STUB[0]: R0.F18.B9 inv 1
	INT:BUF.SINGLE_H_STUB[0].0.SINGLE_H[0]: R0.F17.B9 inv 1
	INT:BUF.SINGLE_VW_S[4].0.SINGLE_VW_S_STUB[4]: R1.F8.B4 inv 1
	INT:BUF.SINGLE_VW_S_STUB[4].0.SINGLE_VW_S[4]: R1.F9.B4 inv 1
	INT:INV.IOCLK_S[0]: R0.F22.B1 inv 1
	INT:INV.IOCLK_W[1]: R0.F28.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B7 R0.F16.B7 R0.F15.B7 R0.F14.B8
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B7 R0.F17.B7 R0.F20.B8 R0.F17.B8 R0.F18.B7
		00110: 0.LONG_V[0]
		10110: 0.OUT_IO_W_I[0]
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_VW[0]
		10101: 0.SINGLE_VW[2]
		10011: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_C: R0.F6.B7 R0.F4.B7 R0.F5.B7 R0.F6.B8 R0.F7.B7
		00110: 0.LONG_V[1]
		00011: 0.OUT_CLB_X_W
		01111: 0.SINGLE_HS[0]
		10011: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		11111: 0.SINGLE_VW[1]
		10101: 0.SINGLE_VW[3]
		10110: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_D: R0.F1.B7 R0.F0.B7 R0.F1.B8 R0.F0.B8
		0010: 0.LONG_H[0]
		0001: 0.OUT_IO_S_I[0]
		0111: 0.SINGLE_HS[1]
		1111: 0.SINGLE_HS[3]
		1001: 0.SINGLE_VW[1]
		1010: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B9 R0.F10.B9 R0.F11.B9 R0.F7.B8
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[3]
		0110: 2.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F20.B7 R0.F21.B7
		00: 0.LONG_V[1]
		01: 0.SINGLE_HS[4]
		10: 0.SINGLE_VW[2]
		11: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_EC: R0.F14.B9 R0.F15.B10 R0.F15.B9 R0.F15.B8
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B9 R0.F13.B9 R0.F16.B10 R0.F16.B9
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		1111: 0.SINGLE_HS[1]
		0011: 0.SINGLE_VW[1]
	INT:MUX.IMUX_CLB_RD: R0.F3.B7 R0.F2.B7
		00: 0.LONG_IO_S[1]
		10: 0.LONG_V[0]
		11: 0.SINGLE_HS[2]
		01: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IOCLK[0]: R0.F27.B1 R0.F23.B1 R0.F26.B1 R0.F25.B1 R0.F24.B1
		00110: 0.LONG_IO_W[1]
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[2]
		00101: 0.SINGLE_VW[0]
		11111: GCLK
	INT:MUX.IMUX_IOCLK[1]: R0.F27.B4 R0.F23.B4 R0.F26.B4 R0.F25.B4 R0.F24.B4
		00110: 0.LONG_IO_W[1]
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[1]
		00101: 0.SINGLE_VW[1]
		11111: ACLK
	INT:MUX.IMUX_IO_S_IK[0]: R0.F14.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_IK[1]: R0.F7.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[0]: R0.F16.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[1]: R0.F5.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_O[0]: R0.F21.B0 R0.F19.B1 R0.F21.B1 R0.F20.B1
		0010: 0.ACLK
		1010: 0.ACLK_V
		0001: 0.LONG_IO_S[0]
		1001: 0.LONG_V[0]
		0111: 0.SINGLE_HS[1]
		1111: 0.SINGLE_HS[3]
	INT:MUX.IMUX_IO_S_O[1]: R0.F0.B0 R0.F0.B1 R0.F3.B1 R0.F1.B0 R0.F1.B1
		10011: 0.LONG_IO_S[0]
		10101: 0.OUT_CLB_Y
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V_STUB[2]
	INT:MUX.IMUX_IO_S_T[0]: R0.F13.B0 R0.F13.B1 R0.F11.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[1]
		111: 0.SINGLE_HS[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_S_T[1]: R0.F10.B0 R0.F9.B1 R0.F7.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[2]
		111: 0.SINGLE_HS[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_IK[0]: R0.F27.B8
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_IK[1]: R0.F27.B7
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[0]: R0.F27.B12
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[1]: R0.F28.B6
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_O[0]: R0.F22.B12 R0.F28.B12 R0.F26.B12 R0.F23.B12 R0.F24.B12
		01101: 0.LONG_H[1]
		01011: 0.LONG_IO_W[0]
		00011: 0.SINGLE_H[0]
		00101: 0.SINGLE_H[2]
		01110: 0.SINGLE_H[4]
		00110: 0.SINGLE_VW[0]
		11111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IO_W_O[1]: R0.F22.B5 R0.F24.B7 R0.F23.B5 R0.F22.B7 R0.F25.B5
		00011: 0.LONG_H[0]
		01110: 0.LONG_IO_W[0]
		01010: 0.LONG_V[1]
		01101: 0.OUT_CLB_X
		00111: 0.SINGLE_VW[1]
		11111: 0.SINGLE_VW[2]
		01001: 0.SINGLE_VW[4]
	INT:MUX.IMUX_IO_W_T[0]: R0.F26.B7 R0.F25.B8 R0.F23.B8
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[0]
		111: 0.SINGLE_VW[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_T[1]: R0.F27.B5 R0.F26.B6 R0.F24.B5
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[1]
		111: 0.SINGLE_VW[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B10 R0.F13.B10
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B10 R0.F17.B10
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HS[0].0.OUT_IO_S_I[0]: R0.F0.B2 inv 1
	INT:PASS.SINGLE_HS[1].0.ACLK_V: R0.F3.B2 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_I[0]: R0.F2.B3 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_Q[1]: R0.F3.B3 inv 1
	INT:PASS.SINGLE_HS[2].0.LONG_V[1]: R0.F9.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_I[1]: R0.F2.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_Q[0]: R0.F3.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.LONG_V[0]: R0.F16.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_I[0]: R0.F15.B2 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_Q[1]: R0.F14.B2 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_I[1]: R0.F1.B4 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_Q[0]: R0.F0.B4 inv 1
	INT:PASS.SINGLE_H[0].0.LONG_IO_W[0]: R0.F26.B10 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F14.B10 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_W_I_S1: R0.F25.B10 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_W_Q[0]: R0.F24.B10 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F9.B10 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_W_I[0]: R0.F3.B8 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_W_Q_S1: R0.F3.B9 inv 1
	INT:PASS.SINGLE_H[3].0.LONG_IO_W[1]: R0.F22.B9 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_W_I_S1: R0.F24.B9 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_W_Q[0]: R0.F23.B10 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_W_I[0]: R0.F4.B9 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_W_Q_S1: R0.F2.B9 inv 1
	INT:PASS.SINGLE_VW[0].0.LONG_H[1]: R0.F21.B8 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_I[0]: R0.F12.B10 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_Q[1]: R0.F21.B9 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_I[1]: R0.F18.B8 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_Q[0]: R0.F6.B10 inv 1
	INT:PASS.SINGLE_VW[2].0.LONG_H[0]: R0.F11.B8 inv 1
	INT:PASS.SINGLE_VW[2].0.OUT_IO_W_I[1]: R0.F22.B4 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_I[0]: R0.F3.B10 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_Q[1]: R0.F5.B9 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_I[1]: R0.F22.B10 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_Q[0]: R0.F11.B10 inv 1
	IO_S[0]:IFF_LATCH: R0.F12.B0 inv 0
	IO_S[0]:INV.O: R0.F19.B0 inv 1
	IO_S[0]:INV.T: R0.F12.B1 inv 0
	IO_S[0]:MUX.O: R0.F18.B0
		1: O
		0: OFF
	IO_S[0]:READBACK_I: R0.F14.B1 inv 1
	IO_S[0]:READBACK_IFF: R0.F11.B0 inv 1
	IO_S[0]:SLEW: R0.F15.B0
		1: FAST
		0: SLOW
	IO_S[1]:IFF_LATCH: R0.F9.B0 inv 0
	IO_S[1]:INV.O: R0.F2.B0 inv 1
	IO_S[1]:INV.T: R0.F8.B1 inv 0
	IO_S[1]:MUX.O: R0.F3.B0
		1: O
		0: OFF
	IO_S[1]:READBACK_I: R0.F6.B1 inv 1
	IO_S[1]:READBACK_IFF: R0.F10.B1 inv 1
	IO_S[1]:SLEW: R0.F6.B0
		1: FAST
		0: SLOW
	IO_W[0]:IFF_LATCH: R0.F26.B8 inv 0
	IO_W[0]:INV.O: R0.F28.B10 inv 1
	IO_W[0]:INV.T: R0.F24.B8 inv 0
	IO_W[0]:MUX.O: R0.F27.B10
		1: O
		0: OFF
	IO_W[0]:READBACK_I: R0.F2.B11 inv 1
	IO_W[0]:READBACK_IFF: R0.F8.B11 inv 1
	IO_W[0]:SLEW: R0.F25.B12
		1: FAST
		0: SLOW
	IO_W[1]:IFF_LATCH: R0.F25.B7 inv 0
	IO_W[1]:INV.O: R0.F26.B5 inv 1
	IO_W[1]:INV.T: R0.F25.B6 inv 0
	IO_W[1]:MUX.O: R0.F28.B5
		1: O
		0: OFF
	IO_W[1]:READBACK_I: R0.F9.B8 inv 1
	IO_W[1]:READBACK_IFF: R0.F22.B6 inv 1
	IO_W[1]:SLEW: R0.F27.B6
		1: FAST
		0: SLOW
	MISC:READ: R0.F24.B0 R0.F20.B0
		00: COMMAND
		11: DISABLE
		01: ONCE
	PULLUP_TBUF[0]:ENABLE: R0.F27.B9 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F26.B9 inv 1
}

bstile CLB_SW2_L {
	CLB:EC_ENABLE: R0.F12.B8 inv 1
	CLB:F: R0.F15.B5 R0.F14.B5 R0.F16.B5 R0.F17.B5 R0.F20.B5 R0.F21.B5 R0.F19.B5 R0.F18.B5 R0.F14.B6 R0.F15.B6 R0.F17.B6 R0.F16.B6 R0.F21.B6 R0.F20.B6 R0.F18.B6 R0.F19.B6 inv 1111111111111111
	CLB:G: R0.F6.B5 R0.F7.B5 R0.F5.B5 R0.F4.B5 R0.F1.B5 R0.F0.B5 R0.F2.B5 R0.F3.B5 R0.F7.B6 R0.F6.B6 R0.F4.B6 R0.F5.B6 R0.F0.B6 R0.F1.B6 R0.F3.B6 R0.F2.B6 inv 1111111111111111
	CLB:INV.K: R0.F10.B8 inv 0
	CLB:MODE: R0.F10.B5
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B7 R0.F12.B7
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B7 R0.F10.B7
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B5 R0.F12.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B7 R0.F13.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B5
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B5 R0.F9.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B7 R0.F8.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B5
		0: D
		1: E
	CLB:MUX.X: R0.F19.B8 R0.F16.B8
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B8 R0.F2.B8
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B8 inv 1
	CLB:READBACK_QX: R0.F11.B6 inv 1
	CLB:READBACK_QY: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_VW_STUB[4]: R0.F1.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_VW[3]: R0.F4.B4 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_VW[2]: R0.F8.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_VW[1]: R0.F17.B3 inv 1
	INT:BIPASS.SINGLE_HS_STUB[4].SINGLE_VW[0]: R0.F16.B3 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW[0]: R0.F21.B12 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW[1]: R0.F19.B12 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW_S[0]: R0.F20.B12 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW_S[1]: R0.F21.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[0]: R0.F18.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[1]: R0.F15.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[0]: R0.F17.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[1]: R0.F16.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[2]: R0.F4.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[3]: R0.F2.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S[2]: R0.F5.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S[3]: R0.F0.B12 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW[0]: R0.F10.B12 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW[4]: R0.F0.B10 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW_S[0]: R0.F9.B12 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW_S[4]: R0.F2.B10 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_VW[2]: R0.F3.B11 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_VW[3]: R0.F3.B12 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_VW_S[2]: R0.F5.B12 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_VW_S[3]: R0.F1.B11 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[0]: R0.F11.B12 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[1]: R0.F12.B12 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[0]: R0.F13.B12 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[1]: R0.F14.B12 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[2]: R0.F5.B10 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[1]: R0.F8.B12 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[2]: R0.F7.B12 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[3]: R0.F4.B12 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[2]: R0.F6.B12 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[3]: R0.F1.B12 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[4]: R0.F4.B10 inv 1
	INT:BIPASS.SINGLE_VW[4].SINGLE_VW_S[3]: R0.F0.B11 inv 1
	INT:BIPASS.SINGLE_VW[4].SINGLE_VW_S[4]: R0.F1.B10 inv 1
	INT:BUF.ACLK_V.0.ACLK: R0.F17.B1 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_S[1]: R0.F4.B1 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HS[1]: R0.F2.B2 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_W[1]: R0.F24.B6 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_W[0]: R0.F22.B8 inv 1
	INT:BUF.LONG_IO_S[0].0.LONG_IO_W[0]: R0.F22.B3 inv 1
	INT:BUF.LONG_IO_S[0].0.LONG_V[0]: R0.F18.B1 inv 1
	INT:BUF.LONG_IO_S[1].0.ACLK_V: R0.F4.B0 inv 1
	INT:BUF.LONG_IO_S[1].0.LONG_IO_W[1]: R0.F7.B3 inv 1
	INT:BUF.LONG_IO_S[1].0.LONG_V[1]: R0.F8.B0 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_H[1]: R0.F23.B7 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_IO_S[0]: R0.F22.B2 inv 1
	INT:BUF.LONG_IO_W[0].0.SINGLE_H[0]: R0.F25.B9 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_H[0]: R0.F23.B6 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_IO_S[1]: R0.F7.B2 inv 1
	INT:BUF.LONG_IO_W[1].0.SINGLE_H[3]: R0.F23.B9 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_S[0]: R0.F17.B0 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HS[3]: R0.F15.B4 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F13.B8 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_S[1]: R0.F5.B1 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HS[2]: R0.F10.B4 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F8.B8 inv 1
	INT:BUF.SINGLE_HS[4].0.SINGLE_HS_STUB[4]: R0.F20.B4 inv 1
	INT:BUF.SINGLE_HS_STUB[4].0.SINGLE_HS[4]: R0.F17.B4 inv 1
	INT:BUF.SINGLE_H[2].0.SINGLE_H_STUB[2]: R0.F0.B9 inv 1
	INT:BUF.SINGLE_H_STUB[2].0.SINGLE_H[2]: R0.F1.B9 inv 1
	INT:BUF.SINGLE_VW[4].0.SINGLE_VW_STUB[4]: R0.F8.B9 inv 1
	INT:BUF.SINGLE_VW_STUB[4].0.SINGLE_VW[4]: R0.F9.B9 inv 1
	INT:INV.IOCLK_S[0]: R0.F22.B1 inv 1
	INT:INV.IOCLK_W[1]: R0.F28.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B7 R0.F16.B7 R0.F15.B7 R0.F14.B8
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B7 R0.F17.B7 R0.F20.B8 R0.F17.B8 R0.F18.B7
		00110: 0.LONG_V[0]
		10110: 0.OUT_IO_W_I[0]
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_VW[0]
		10101: 0.SINGLE_VW[2]
		10011: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_C: R0.F6.B7 R0.F4.B7 R0.F5.B7 R0.F6.B8 R0.F7.B7
		00110: 0.LONG_V[1]
		00011: 0.OUT_CLB_X_W
		01111: 0.SINGLE_HS[0]
		10011: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		11111: 0.SINGLE_VW[1]
		10101: 0.SINGLE_VW[3]
		10110: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_D: R0.F1.B7 R0.F0.B7 R0.F1.B8 R0.F0.B8
		0010: 0.LONG_H[0]
		0001: 0.OUT_IO_S_I[0]
		0111: 0.SINGLE_HS[1]
		1111: 0.SINGLE_HS[3]
		1001: 0.SINGLE_VW[1]
		1010: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B9 R0.F10.B9 R0.F11.B9 R0.F7.B8
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[3]
		0110: 2.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F20.B7 R0.F21.B7
		00: 0.LONG_V[1]
		01: 0.SINGLE_HS[4]
		10: 0.SINGLE_VW[2]
		11: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_EC: R0.F14.B9 R0.F15.B10 R0.F15.B9 R0.F15.B8
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B9 R0.F13.B9 R0.F16.B10 R0.F16.B9
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		1111: 0.SINGLE_HS[1]
		0011: 0.SINGLE_VW[1]
	INT:MUX.IMUX_CLB_RD: R0.F3.B7 R0.F2.B7
		00: 0.LONG_IO_S[1]
		10: 0.LONG_V[0]
		11: 0.SINGLE_HS[2]
		01: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IOCLK[0]: R0.F27.B1 R0.F23.B1 R0.F26.B1 R0.F25.B1 R0.F24.B1
		00110: 0.LONG_IO_W[1]
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[2]
		00101: 0.SINGLE_VW[0]
		11111: GCLK
	INT:MUX.IMUX_IOCLK[1]: R0.F27.B4 R0.F23.B4 R0.F26.B4 R0.F25.B4 R0.F24.B4
		00110: 0.LONG_IO_W[1]
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[1]
		00101: 0.SINGLE_VW[1]
		11111: ACLK
	INT:MUX.IMUX_IO_S_IK[0]: R0.F14.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_IK[1]: R0.F7.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[0]: R0.F16.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[1]: R0.F5.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_O[0]: R0.F21.B0 R0.F19.B1 R0.F21.B1 R0.F20.B1
		0010: 0.ACLK
		1010: 0.ACLK_V
		0001: 0.LONG_IO_S[0]
		1001: 0.LONG_V[0]
		0111: 0.SINGLE_HS[1]
		1111: 0.SINGLE_HS[3]
	INT:MUX.IMUX_IO_S_O[1]: R0.F0.B0 R0.F0.B1 R0.F3.B1 R0.F1.B0 R0.F1.B1
		10011: 0.LONG_IO_S[0]
		10101: 0.OUT_CLB_Y
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V[2]
	INT:MUX.IMUX_IO_S_T[0]: R0.F13.B0 R0.F13.B1 R0.F11.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[1]
		111: 0.SINGLE_HS[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_S_T[1]: R0.F10.B0 R0.F9.B1 R0.F7.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[2]
		111: 0.SINGLE_HS[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_IK[0]: R0.F27.B8
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_IK[1]: R0.F27.B7
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[0]: R0.F27.B12
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[1]: R0.F28.B6
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_O[0]: R0.F22.B12 R0.F28.B12 R0.F26.B12 R0.F23.B12 R0.F24.B12
		01101: 0.LONG_H[1]
		01011: 0.LONG_IO_W[0]
		00011: 0.SINGLE_H[0]
		00101: 0.SINGLE_H[2]
		01110: 0.SINGLE_H[4]
		00110: 0.SINGLE_VW[0]
		11111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IO_W_O[1]: R0.F22.B5 R0.F24.B7 R0.F23.B5 R0.F22.B7 R0.F25.B5
		00011: 0.LONG_H[0]
		01110: 0.LONG_IO_W[0]
		01010: 0.LONG_V[1]
		01101: 0.OUT_CLB_X
		00111: 0.SINGLE_VW[1]
		11111: 0.SINGLE_VW[2]
		01001: 0.SINGLE_VW[4]
	INT:MUX.IMUX_IO_W_T[0]: R0.F26.B7 R0.F25.B8 R0.F23.B8
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[0]
		111: 0.SINGLE_VW[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_T[1]: R0.F27.B5 R0.F26.B6 R0.F24.B5
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[1]
		111: 0.SINGLE_VW[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B10 R0.F13.B10
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B10 R0.F17.B10
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HS[0].0.OUT_IO_S_I[0]: R0.F0.B2 inv 1
	INT:PASS.SINGLE_HS[1].0.ACLK_V: R0.F3.B2 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_I[0]: R0.F2.B3 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_Q[1]: R0.F3.B3 inv 1
	INT:PASS.SINGLE_HS[2].0.LONG_V[1]: R0.F9.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_I[1]: R0.F2.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_Q[0]: R0.F3.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.LONG_V[0]: R0.F16.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_I[0]: R0.F15.B2 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_Q[1]: R0.F14.B2 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_I[1]: R0.F1.B4 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_Q[0]: R0.F0.B4 inv 1
	INT:PASS.SINGLE_H[0].0.LONG_IO_W[0]: R0.F26.B10 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F14.B10 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_W_I_S1: R0.F25.B10 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_W_Q[0]: R0.F24.B10 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F9.B10 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_W_I[0]: R0.F3.B8 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_W_Q_S1: R0.F3.B9 inv 1
	INT:PASS.SINGLE_H[3].0.LONG_IO_W[1]: R0.F22.B9 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_W_I_S1: R0.F24.B9 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_W_Q[0]: R0.F23.B10 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_W_I[0]: R0.F4.B9 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_W_Q_S1: R0.F2.B9 inv 1
	INT:PASS.SINGLE_VW[0].0.LONG_H[1]: R0.F21.B8 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_I[0]: R0.F12.B10 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_Q[1]: R0.F21.B9 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_I[1]: R0.F18.B8 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_Q[0]: R0.F6.B10 inv 1
	INT:PASS.SINGLE_VW[2].0.LONG_H[0]: R0.F11.B8 inv 1
	INT:PASS.SINGLE_VW[2].0.OUT_IO_W_I[1]: R0.F22.B4 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_I[0]: R0.F3.B10 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_Q[1]: R0.F5.B9 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_I[1]: R0.F22.B10 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_Q[0]: R0.F11.B10 inv 1
	IO_S[0]:IFF_LATCH: R0.F12.B0 inv 0
	IO_S[0]:INV.O: R0.F19.B0 inv 1
	IO_S[0]:INV.T: R0.F12.B1 inv 0
	IO_S[0]:MUX.O: R0.F18.B0
		1: O
		0: OFF
	IO_S[0]:READBACK_I: R0.F14.B1 inv 1
	IO_S[0]:READBACK_IFF: R0.F11.B0 inv 1
	IO_S[0]:SLEW: R0.F15.B0
		1: FAST
		0: SLOW
	IO_S[1]:IFF_LATCH: R0.F9.B0 inv 0
	IO_S[1]:INV.O: R0.F2.B0 inv 1
	IO_S[1]:INV.T: R0.F8.B1 inv 0
	IO_S[1]:MUX.O: R0.F3.B0
		1: O
		0: OFF
	IO_S[1]:READBACK_I: R0.F6.B1 inv 1
	IO_S[1]:READBACK_IFF: R0.F10.B1 inv 1
	IO_S[1]:SLEW: R0.F6.B0
		1: FAST
		0: SLOW
	IO_W[0]:IFF_LATCH: R0.F26.B8 inv 0
	IO_W[0]:INV.O: R0.F28.B10 inv 1
	IO_W[0]:INV.T: R0.F24.B8 inv 0
	IO_W[0]:MUX.O: R0.F27.B10
		1: O
		0: OFF
	IO_W[0]:READBACK_I: R0.F2.B11 inv 1
	IO_W[0]:READBACK_IFF: R0.F8.B11 inv 1
	IO_W[0]:SLEW: R0.F25.B12
		1: FAST
		0: SLOW
	IO_W[1]:IFF_LATCH: R0.F25.B7 inv 0
	IO_W[1]:INV.O: R0.F26.B5 inv 1
	IO_W[1]:INV.T: R0.F25.B6 inv 0
	IO_W[1]:MUX.O: R0.F28.B5
		1: O
		0: OFF
	IO_W[1]:READBACK_I: R0.F9.B8 inv 1
	IO_W[1]:READBACK_IFF: R0.F22.B6 inv 1
	IO_W[1]:SLEW: R0.F27.B6
		1: FAST
		0: SLOW
	MISC:READ: R0.F24.B0 R0.F20.B0
		00: COMMAND
		11: DISABLE
		01: ONCE
	PULLUP_TBUF[0]:ENABLE: R0.F27.B9 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F26.B9 inv 1
}

bstile CLB_SW2_S {
	CLB:EC_ENABLE: R0.F12.B8 inv 1
	CLB:F: R0.F15.B5 R0.F14.B5 R0.F16.B5 R0.F17.B5 R0.F20.B5 R0.F21.B5 R0.F19.B5 R0.F18.B5 R0.F14.B6 R0.F15.B6 R0.F17.B6 R0.F16.B6 R0.F21.B6 R0.F20.B6 R0.F18.B6 R0.F19.B6 inv 1111111111111111
	CLB:G: R0.F6.B5 R0.F7.B5 R0.F5.B5 R0.F4.B5 R0.F1.B5 R0.F0.B5 R0.F2.B5 R0.F3.B5 R0.F7.B6 R0.F6.B6 R0.F4.B6 R0.F5.B6 R0.F0.B6 R0.F1.B6 R0.F3.B6 R0.F2.B6 inv 1111111111111111
	CLB:INV.K: R0.F10.B8 inv 0
	CLB:MODE: R0.F10.B5
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B7 R0.F12.B7
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B7 R0.F10.B7
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B5 R0.F12.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B7 R0.F13.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B5
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B5 R0.F9.B6
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B7 R0.F8.B6
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B5
		0: D
		1: E
	CLB:MUX.X: R0.F19.B8 R0.F16.B8
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B8 R0.F2.B8
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B8 inv 1
	CLB:READBACK_QX: R0.F11.B6 inv 1
	CLB:READBACK_QY: R0.F10.B6 inv 1
	INT:BIPASS.SINGLE_HS[0].SINGLE_VW_STUB[4]: R0.F1.B3 inv 1
	INT:BIPASS.SINGLE_HS[1].SINGLE_VW[3]: R0.F4.B4 inv 1
	INT:BIPASS.SINGLE_HS[2].SINGLE_VW[2]: R0.F8.B3 inv 1
	INT:BIPASS.SINGLE_HS[3].SINGLE_VW[1]: R0.F17.B3 inv 1
	INT:BIPASS.SINGLE_HS_STUB[4].SINGLE_VW[0]: R0.F16.B3 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW[0]: R0.F21.B12 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW[1]: R0.F19.B12 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW_S[0]: R0.F20.B12 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW_S[1]: R0.F21.B10 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[0]: R0.F18.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[1]: R0.F15.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[0]: R0.F17.B12 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[1]: R0.F16.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[2]: R0.F4.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[3]: R0.F2.B12 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S[2]: R0.F5.B11 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S[3]: R0.F0.B12 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW[0]: R0.F10.B12 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW[4]: R0.F0.B10 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW_S[0]: R0.F9.B12 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW_S[4]: R0.F2.B10 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_VW[2]: R0.F3.B11 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_VW[3]: R0.F3.B12 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_VW_S[2]: R0.F5.B12 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_VW_S[3]: R0.F1.B11 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[0]: R0.F11.B12 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[1]: R0.F12.B12 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[0]: R0.F13.B12 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[1]: R0.F14.B12 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[2]: R0.F5.B10 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[1]: R0.F8.B12 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[2]: R0.F7.B12 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[3]: R0.F4.B12 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[2]: R0.F6.B12 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[3]: R0.F1.B12 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[4]: R0.F4.B10 inv 1
	INT:BIPASS.SINGLE_VW[4].SINGLE_VW_S[3]: R0.F0.B11 inv 1
	INT:BIPASS.SINGLE_VW[4].SINGLE_VW_S[4]: R0.F1.B10 inv 1
	INT:BUF.ACLK_V.0.ACLK: R0.F17.B1 inv 1
	INT:BUF.ACLK_V.0.LONG_IO_S[1]: R0.F4.B1 inv 1
	INT:BUF.ACLK_V.0.SINGLE_HS[1]: R0.F2.B2 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_W[1]: R0.F24.B6 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_W[0]: R0.F22.B8 inv 1
	INT:BUF.LONG_IO_S[0].0.LONG_IO_W[0]: R0.F22.B3 inv 1
	INT:BUF.LONG_IO_S[0].0.LONG_V[0]: R0.F18.B1 inv 1
	INT:BUF.LONG_IO_S[1].0.ACLK_V: R0.F4.B0 inv 1
	INT:BUF.LONG_IO_S[1].0.LONG_IO_W[1]: R0.F7.B3 inv 1
	INT:BUF.LONG_IO_S[1].0.LONG_V[1]: R0.F8.B0 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_H[1]: R0.F23.B7 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_IO_S[0]: R0.F22.B2 inv 1
	INT:BUF.LONG_IO_W[0].0.SINGLE_H[0]: R0.F25.B9 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_H[0]: R0.F23.B6 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_IO_S[1]: R0.F7.B2 inv 1
	INT:BUF.LONG_IO_W[1].0.SINGLE_H[3]: R0.F23.B9 inv 1
	INT:BUF.LONG_V[0].0.LONG_IO_S[0]: R0.F17.B0 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_HS[3]: R0.F15.B4 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F13.B8 inv 1
	INT:BUF.LONG_V[1].0.LONG_IO_S[1]: R0.F5.B1 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_HS[2]: R0.F10.B4 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F8.B8 inv 1
	INT:BUF.SINGLE_HS[4].0.SINGLE_HS_STUB[4]: R0.F20.B4 inv 1
	INT:BUF.SINGLE_HS_STUB[4].0.SINGLE_HS[4]: R0.F17.B4 inv 1
	INT:BUF.SINGLE_H[2].0.SINGLE_H_STUB[2]: R0.F0.B9 inv 1
	INT:BUF.SINGLE_H_STUB[2].0.SINGLE_H[2]: R0.F1.B9 inv 1
	INT:BUF.SINGLE_VW[4].0.SINGLE_VW_STUB[4]: R0.F8.B9 inv 1
	INT:BUF.SINGLE_VW_STUB[4].0.SINGLE_VW[4]: R0.F9.B9 inv 1
	INT:INV.IOCLK_S[0]: R0.F22.B1 inv 1
	INT:INV.IOCLK_W[1]: R0.F28.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B7 R0.F16.B7 R0.F15.B7 R0.F14.B8
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B7 R0.F17.B7 R0.F20.B8 R0.F17.B8 R0.F18.B7
		00110: 0.LONG_V[0]
		10110: 0.OUT_IO_W_I[0]
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_VW[0]
		10101: 0.SINGLE_VW[2]
		10011: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_C: R0.F6.B7 R0.F4.B7 R0.F5.B7 R0.F6.B8 R0.F7.B7
		00110: 0.LONG_V[1]
		00011: 0.OUT_CLB_X_W
		01111: 0.SINGLE_HS[0]
		10011: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		11111: 0.SINGLE_VW[1]
		10101: 0.SINGLE_VW[3]
		10110: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_D: R0.F1.B7 R0.F0.B7 R0.F1.B8 R0.F0.B8
		0010: 0.LONG_H[0]
		0001: 0.OUT_IO_S_I[0]
		0111: 0.SINGLE_HS[1]
		1111: 0.SINGLE_HS[3]
		1001: 0.SINGLE_VW[1]
		1010: 0.SINGLE_VW[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B9 R0.F10.B9 R0.F11.B9 R0.F7.B8
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[3]
		0110: 2.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F20.B7 R0.F21.B7
		00: 0.LONG_V[1]
		01: 0.SINGLE_HS[4]
		10: 0.SINGLE_VW[2]
		11: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_EC: R0.F14.B9 R0.F15.B10 R0.F15.B9 R0.F15.B8
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B9 R0.F13.B9 R0.F16.B10 R0.F16.B9
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		1111: 0.SINGLE_HS[1]
		0011: 0.SINGLE_VW[1]
	INT:MUX.IMUX_CLB_RD: R0.F3.B7 R0.F2.B7
		00: 0.LONG_IO_S[1]
		10: 0.LONG_V[0]
		11: 0.SINGLE_HS[2]
		01: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IOCLK[0]: R0.F27.B1 R0.F23.B1 R0.F26.B1 R0.F25.B1 R0.F24.B1
		00110: 0.LONG_IO_W[1]
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[2]
		00101: 0.SINGLE_VW[0]
		11111: ACLK
	INT:MUX.IMUX_IOCLK[1]: R0.F27.B4 R0.F23.B4 R0.F26.B4 R0.F25.B4 R0.F24.B4
		00110: 0.LONG_IO_W[1]
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[1]
		00101: 0.SINGLE_VW[1]
		11111: GCLK
	INT:MUX.IMUX_IO_S_IK[0]: R0.F14.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_IK[1]: R0.F7.B0
		0: 0.IOCLK_S[0]
		1: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[0]: R0.F16.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_OK[1]: R0.F5.B0
		1: 0.IOCLK_S[0]
		0: 0.IOCLK_S[1]
	INT:MUX.IMUX_IO_S_O[0]: R0.F21.B0 R0.F19.B1 R0.F21.B1 R0.F20.B1
		0010: 0.ACLK
		1010: 0.ACLK_V
		0001: 0.LONG_IO_S[0]
		1001: 0.LONG_V[0]
		0111: 0.SINGLE_HS[1]
		1111: 0.SINGLE_HS[3]
	INT:MUX.IMUX_IO_S_O[1]: R0.F0.B0 R0.F0.B1 R0.F3.B1 R0.F1.B0 R0.F1.B1
		10011: 0.LONG_IO_S[0]
		10101: 0.OUT_CLB_Y
		00011: 0.SINGLE_HS[0]
		01111: 0.SINGLE_HS[2]
		00101: 0.SINGLE_HS[4]
		00110: 1.LONG_V[1]
		10110: 1.SINGLE_V[1]
		11111: 1.SINGLE_V[2]
	INT:MUX.IMUX_IO_S_T[0]: R0.F13.B0 R0.F13.B1 R0.F11.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[1]
		111: 0.SINGLE_HS[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_S_T[1]: R0.F10.B0 R0.F9.B1 R0.F7.B1
		101: 0.LONG_IO_S[0]
		001: 0.LONG_IO_S[1]
		011: 0.SINGLE_HS[2]
		111: 0.SINGLE_HS[4]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_IK[0]: R0.F27.B8
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_IK[1]: R0.F27.B7
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[0]: R0.F27.B12
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[1]: R0.F28.B6
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_O[0]: R0.F22.B12 R0.F28.B12 R0.F26.B12 R0.F23.B12 R0.F24.B12
		01101: 0.LONG_H[1]
		01011: 0.LONG_IO_W[0]
		00011: 0.SINGLE_H[0]
		00101: 0.SINGLE_H[2]
		01110: 0.SINGLE_H[4]
		00110: 0.SINGLE_VW[0]
		11111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IO_W_O[1]: R0.F22.B5 R0.F24.B7 R0.F23.B5 R0.F22.B7 R0.F25.B5
		00011: 0.LONG_H[0]
		01110: 0.LONG_IO_W[0]
		01010: 0.LONG_V[1]
		01101: 0.OUT_CLB_X
		00111: 0.SINGLE_VW[1]
		11111: 0.SINGLE_VW[2]
		01001: 0.SINGLE_VW[4]
	INT:MUX.IMUX_IO_W_T[0]: R0.F26.B7 R0.F25.B8 R0.F23.B8
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[0]
		111: 0.SINGLE_VW[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_T[1]: R0.F27.B5 R0.F26.B6 R0.F24.B5
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[1]
		111: 0.SINGLE_VW[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B10 R0.F13.B10
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B10 R0.F17.B10
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_HS[0].0.OUT_IO_S_I[0]: R0.F0.B2 inv 1
	INT:PASS.SINGLE_HS[1].0.ACLK_V: R0.F3.B2 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_I[0]: R0.F2.B3 inv 1
	INT:PASS.SINGLE_HS[1].0.OUT_IO_S_Q[1]: R0.F3.B3 inv 1
	INT:PASS.SINGLE_HS[2].0.LONG_V[1]: R0.F9.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_I[1]: R0.F2.B4 inv 1
	INT:PASS.SINGLE_HS[2].0.OUT_IO_S_Q[0]: R0.F3.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.LONG_V[0]: R0.F16.B4 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_I[0]: R0.F15.B2 inv 1
	INT:PASS.SINGLE_HS[3].0.OUT_IO_S_Q[1]: R0.F14.B2 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_I[1]: R0.F1.B4 inv 1
	INT:PASS.SINGLE_HS[4].0.OUT_IO_S_Q[0]: R0.F0.B4 inv 1
	INT:PASS.SINGLE_H[0].0.LONG_IO_W[0]: R0.F26.B10 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F14.B10 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_W_I_S1: R0.F25.B10 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_W_Q[0]: R0.F24.B10 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F9.B10 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_W_I[0]: R0.F3.B8 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_W_Q_S1: R0.F3.B9 inv 1
	INT:PASS.SINGLE_H[3].0.LONG_IO_W[1]: R0.F22.B9 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_W_I_S1: R0.F24.B9 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_W_Q[0]: R0.F23.B10 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_W_I[0]: R0.F4.B9 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_W_Q_S1: R0.F2.B9 inv 1
	INT:PASS.SINGLE_VW[0].0.LONG_H[1]: R0.F21.B8 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_I[0]: R0.F12.B10 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_Q[1]: R0.F21.B9 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_I[1]: R0.F18.B8 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_Q[0]: R0.F6.B10 inv 1
	INT:PASS.SINGLE_VW[2].0.LONG_H[0]: R0.F11.B8 inv 1
	INT:PASS.SINGLE_VW[2].0.OUT_IO_W_I[1]: R0.F22.B4 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_I[0]: R0.F3.B10 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_Q[1]: R0.F5.B9 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_I[1]: R0.F22.B10 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_Q[0]: R0.F11.B10 inv 1
	IO_S[0]:IFF_LATCH: R0.F12.B0 inv 0
	IO_S[0]:INV.O: R0.F19.B0 inv 1
	IO_S[0]:INV.T: R0.F12.B1 inv 0
	IO_S[0]:MUX.O: R0.F18.B0
		1: O
		0: OFF
	IO_S[0]:READBACK_I: R0.F14.B1 inv 1
	IO_S[0]:READBACK_IFF: R0.F11.B0 inv 1
	IO_S[0]:SLEW: R0.F15.B0
		1: FAST
		0: SLOW
	IO_S[1]:IFF_LATCH: R0.F9.B0 inv 0
	IO_S[1]:INV.O: R0.F2.B0 inv 1
	IO_S[1]:INV.T: R0.F8.B1 inv 0
	IO_S[1]:MUX.O: R0.F3.B0
		1: O
		0: OFF
	IO_S[1]:READBACK_I: R0.F6.B1 inv 1
	IO_S[1]:READBACK_IFF: R0.F10.B1 inv 1
	IO_S[1]:SLEW: R0.F6.B0
		1: FAST
		0: SLOW
	IO_W[0]:IFF_LATCH: R0.F26.B8 inv 0
	IO_W[0]:INV.O: R0.F28.B10 inv 1
	IO_W[0]:INV.T: R0.F24.B8 inv 0
	IO_W[0]:MUX.O: R0.F27.B10
		1: O
		0: OFF
	IO_W[0]:READBACK_I: R0.F2.B11 inv 1
	IO_W[0]:READBACK_IFF: R0.F8.B11 inv 1
	IO_W[0]:SLEW: R0.F25.B12
		1: FAST
		0: SLOW
	IO_W[1]:IFF_LATCH: R0.F25.B7 inv 0
	IO_W[1]:INV.O: R0.F26.B5 inv 1
	IO_W[1]:INV.T: R0.F25.B6 inv 0
	IO_W[1]:MUX.O: R0.F28.B5
		1: O
		0: OFF
	IO_W[1]:READBACK_I: R0.F9.B8 inv 1
	IO_W[1]:READBACK_IFF: R0.F22.B6 inv 1
	IO_W[1]:SLEW: R0.F27.B6
		1: FAST
		0: SLOW
	MISC:READ: R0.F24.B0 R0.F20.B0
		00: COMMAND
		11: DISABLE
		01: ONCE
	PULLUP_TBUF[0]:ENABLE: R0.F27.B9 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F26.B9 inv 1
}

bstile CLB_W0 {
	CLB:EC_ENABLE: R0.F12.B3 inv 1
	CLB:F: R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 inv 1111111111111111
	CLB:G: R0.F6.B0 R0.F7.B0 R0.F5.B0 R0.F4.B0 R0.F1.B0 R0.F0.B0 R0.F2.B0 R0.F3.B0 R0.F7.B1 R0.F6.B1 R0.F4.B1 R0.F5.B1 R0.F0.B1 R0.F1.B1 R0.F3.B1 R0.F2.B1 inv 1111111111111111
	CLB:INV.K: R0.F10.B3 inv 0
	CLB:MODE: R0.F10.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B2 R0.F12.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B2 R0.F10.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B0 R0.F12.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B2 R0.F13.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B0 R0.F9.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B2 R0.F8.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B0
		0: D
		1: E
	CLB:MUX.X: R0.F19.B3 R0.F16.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B3 R0.F2.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B3 inv 1
	CLB:READBACK_QX: R0.F11.B1 inv 1
	CLB:READBACK_QY: R0.F10.B1 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW[0]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW[1]: R0.F19.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW_S[0]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW_S[1]: R0.F21.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[0]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[1]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[0]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[1]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW[2]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW[3]: R0.F3.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW_S[3]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW_S_STUB[2]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[2]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[3]: R0.F2.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S[3]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S_STUB[2]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_VW[0]: R0.F10.B7 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_VW[4]: R0.F0.B5 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_VW_S[0]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_H_STUB[4].SINGLE_VW_S[4]: R0.F2.B5 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[0]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[1]: R0.F12.B7 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[0]: R0.F13.B7 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[1]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S_STUB[2]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[1]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[3]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S_STUB[2]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[3]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[4]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S_STUB[2]: R0.F6.B7 inv 1
	INT:BIPASS.SINGLE_VW[4].SINGLE_VW_S[3]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_VW[4].SINGLE_VW_S[4]: R0.F1.B5 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_W[1]: R0.F24.B1 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_W[0]: R0.F22.B3 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_H[1]: R0.F23.B2 inv 1
	INT:BUF.LONG_IO_W[0].0.SINGLE_H[0]: R0.F25.B4 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_H[0]: R0.F23.B1 inv 1
	INT:BUF.LONG_IO_W[1].0.SINGLE_H[3]: R0.F23.B4 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F13.B3 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F8.B3 inv 1
	INT:BUF.SINGLE_H[4].0.SINGLE_H_STUB[4]: R0.F0.B4 inv 1
	INT:BUF.SINGLE_H_STUB[4].0.SINGLE_H[4]: R0.F1.B4 inv 1
	INT:BUF.SINGLE_VW_S[2].0.SINGLE_VW_S_STUB[2]: R1.F8.B4 inv 1
	INT:BUF.SINGLE_VW_S_STUB[2].0.SINGLE_VW_S[2]: R1.F9.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B2 R0.F16.B2 R0.F15.B2 R0.F14.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B2 R0.F17.B2 R0.F20.B3 R0.F17.B3 R0.F18.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_IO_W_I[0]
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_VW[0]
		10101: 0.SINGLE_VW[2]
		10011: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_C: R0.F4.B2 R0.F6.B3 R0.F7.B2 R0.F6.B2 R0.F5.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_CLB_X_W
		11111: 0.SINGLE_VW[1]
		00111: 0.SINGLE_VW[3]
		01011: 0.SINGLE_VW[4]
		00101: 2.SINGLE_H[0]
		01110: 2.SINGLE_H[2]
		11101: 2.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B2 R0.F1.B3 R0.F0.B3 R0.F1.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_VW[1]
		0101: 0.SINGLE_VW[3]
		0010: 2.OUT_CLB_Y
		1111: 2.SINGLE_H[1]
		1110: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B4 R0.F10.B4 R0.F11.B4 R0.F7.B3
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[3]
		0110: 3.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F21.B2 R0.F20.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_VW[2]
		11: 0.SINGLE_VW[4]
		10: 2.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F14.B4 R0.F15.B5 R0.F15.B4 R0.F15.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B4 R0.F13.B4 R0.F16.B5 R0.F16.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_VW[1]
		1111: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F3.B2 R0.F2.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_VW[3]
		00: 2.LONG_H[1]
		11: 2.SINGLE_H[2]
	INT:MUX.IMUX_IO_W_IK[0]: R0.F27.B3
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_IK[1]: R0.F27.B2
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[0]: R0.F27.B7
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[1]: R0.F28.B1
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_O[0]: R0.F22.B7 R0.F28.B7 R0.F26.B7 R0.F23.B7 R0.F24.B7
		01101: 0.LONG_H[1]
		01011: 0.LONG_IO_W[0]
		00011: 0.SINGLE_H[0]
		00101: 0.SINGLE_H[2]
		01110: 0.SINGLE_H[4]
		00110: 0.SINGLE_VW[0]
		11111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IO_W_O[1]: R0.F22.B0 R0.F24.B2 R0.F23.B0 R0.F22.B2 R0.F25.B0
		00011: 0.LONG_H[0]
		01110: 0.LONG_IO_W[0]
		01101: 0.OUT_CLB_X
		00111: 0.SINGLE_VW[1]
		11111: 0.SINGLE_VW[2]
		01001: 0.SINGLE_VW[4]
		01010: 2.SINGLE_H[1]
		11011: 2.SINGLE_H[3]
	INT:MUX.IMUX_IO_W_T[0]: R0.F26.B2 R0.F25.B3 R0.F23.B3
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[0]
		111: 0.SINGLE_VW[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_T[1]: R0.F27.B0 R0.F26.B1 R0.F24.B0
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[1]
		111: 0.SINGLE_VW[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B5 R0.F13.B5
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B5 R0.F17.B5
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_H[0].0.LONG_IO_W[0]: R0.F26.B5 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_W_I_S1: R0.F25.B5 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_W_Q[0]: R0.F24.B5 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_W_I[0]: R0.F3.B3 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_W_Q_S1: R0.F3.B4 inv 1
	INT:PASS.SINGLE_H[3].0.LONG_IO_W[1]: R0.F22.B4 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_W_I_S1: R0.F24.B4 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_W_Q[0]: R0.F23.B5 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_W_I[0]: R0.F4.B4 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_W_Q_S1: R0.F2.B4 inv 1
	INT:PASS.SINGLE_VW[0].0.LONG_H[1]: R0.F21.B3 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_I[0]: R0.F12.B5 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_Q[1]: R0.F21.B4 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_I[1]: R0.F18.B3 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_Q[0]: R0.F6.B5 inv 1
	INT:PASS.SINGLE_VW[2].0.LONG_H[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_I[0]: R0.F3.B5 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_Q[1]: R0.F5.B4 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_I[1]: R0.F22.B5 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_Q[0]: R0.F11.B5 inv 1
	IO_W[0]:IFF_LATCH: R0.F26.B3 inv 0
	IO_W[0]:INV.O: R0.F28.B5 inv 1
	IO_W[0]:INV.T: R0.F24.B3 inv 0
	IO_W[0]:MUX.O: R0.F27.B5
		1: O
		0: OFF
	IO_W[0]:READBACK_I: R0.F2.B6 inv 1
	IO_W[0]:READBACK_IFF: R0.F8.B6 inv 1
	IO_W[0]:SLEW: R0.F25.B7
		1: FAST
		0: SLOW
	IO_W[1]:IFF_LATCH: R0.F25.B2 inv 0
	IO_W[1]:INV.O: R0.F26.B0 inv 1
	IO_W[1]:INV.T: R0.F25.B1 inv 0
	IO_W[1]:MUX.O: R0.F28.B0
		1: O
		0: OFF
	IO_W[1]:READBACK_I: R0.F9.B3 inv 1
	IO_W[1]:READBACK_IFF: R0.F22.B1 inv 1
	IO_W[1]:SLEW: R0.F27.B1
		1: FAST
		0: SLOW
	PULLUP_TBUF[0]:ENABLE: R0.F27.B4 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F26.B4 inv 1
}

bstile CLB_W1 {
	CLB:EC_ENABLE: R0.F12.B3 inv 1
	CLB:F: R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 inv 1111111111111111
	CLB:G: R0.F6.B0 R0.F7.B0 R0.F5.B0 R0.F4.B0 R0.F1.B0 R0.F0.B0 R0.F2.B0 R0.F3.B0 R0.F7.B1 R0.F6.B1 R0.F4.B1 R0.F5.B1 R0.F0.B1 R0.F1.B1 R0.F3.B1 R0.F2.B1 inv 1111111111111111
	CLB:INV.K: R0.F10.B3 inv 0
	CLB:MODE: R0.F10.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B2 R0.F12.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B2 R0.F10.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B0 R0.F12.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B2 R0.F13.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B0 R0.F9.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B2 R0.F8.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B0
		0: D
		1: E
	CLB:MUX.X: R0.F19.B3 R0.F16.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B3 R0.F2.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B3 inv 1
	CLB:READBACK_QX: R0.F11.B1 inv 1
	CLB:READBACK_QY: R0.F10.B1 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[0]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[1]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[0]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[1]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW[2]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW[3]: R0.F3.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW_S[2]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_H[2].SINGLE_VW_S[3]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[2]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[3]: R0.F2.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S[2]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S[3]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW[0]: R0.F10.B7 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW[4]: R0.F0.B5 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW_S[0]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW_S_STUB[4]: R0.F2.B5 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_VW[0]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_VW[1]: R0.F19.B7 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_VW_S[0]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_H_STUB[0].SINGLE_VW_S[1]: R0.F21.B5 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[0]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[1]: R0.F12.B7 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[0]: R0.F13.B7 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[1]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[2]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[1]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[2]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[3]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[2]: R0.F6.B7 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[3]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S_STUB[4]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_VW[4].SINGLE_VW_S[3]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_VW[4].SINGLE_VW_S_STUB[4]: R0.F1.B5 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_W[1]: R0.F24.B1 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_W[0]: R0.F22.B3 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_H[1]: R0.F23.B2 inv 1
	INT:BUF.LONG_IO_W[0].0.SINGLE_H[0]: R0.F25.B4 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_H[0]: R0.F23.B1 inv 1
	INT:BUF.LONG_IO_W[1].0.SINGLE_H[3]: R0.F23.B4 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F13.B3 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F8.B3 inv 1
	INT:BUF.SINGLE_H[0].0.SINGLE_H_STUB[0]: R0.F18.B4 inv 1
	INT:BUF.SINGLE_H_STUB[0].0.SINGLE_H[0]: R0.F17.B4 inv 1
	INT:BUF.SINGLE_VW_S[4].0.SINGLE_VW_S_STUB[4]: R1.F8.B4 inv 1
	INT:BUF.SINGLE_VW_S_STUB[4].0.SINGLE_VW_S[4]: R1.F9.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B2 R0.F16.B2 R0.F15.B2 R0.F14.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B2 R0.F17.B2 R0.F20.B3 R0.F17.B3 R0.F18.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_IO_W_I[0]
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_VW[0]
		10101: 0.SINGLE_VW[2]
		10011: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_C: R0.F4.B2 R0.F6.B3 R0.F7.B2 R0.F6.B2 R0.F5.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_CLB_X_W
		11111: 0.SINGLE_VW[1]
		00111: 0.SINGLE_VW[3]
		01011: 0.SINGLE_VW[4]
		00101: 2.SINGLE_H[0]
		01110: 2.SINGLE_H[2]
		11101: 2.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B2 R0.F1.B3 R0.F0.B3 R0.F1.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_VW[1]
		0101: 0.SINGLE_VW[3]
		0010: 2.OUT_CLB_Y
		1111: 2.SINGLE_H[1]
		1110: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B4 R0.F10.B4 R0.F11.B4 R0.F7.B3
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[3]
		0110: 3.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F21.B2 R0.F20.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_VW[2]
		11: 0.SINGLE_VW[4]
		10: 2.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F14.B4 R0.F15.B5 R0.F15.B4 R0.F15.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B4 R0.F13.B4 R0.F16.B5 R0.F16.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_VW[1]
		1111: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F3.B2 R0.F2.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_VW[3]
		00: 2.LONG_H[1]
		11: 2.SINGLE_H[2]
	INT:MUX.IMUX_IO_W_IK[0]: R0.F27.B3
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_IK[1]: R0.F27.B2
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[0]: R0.F27.B7
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[1]: R0.F28.B1
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_O[0]: R0.F22.B7 R0.F28.B7 R0.F26.B7 R0.F23.B7 R0.F24.B7
		01101: 0.LONG_H[1]
		01011: 0.LONG_IO_W[0]
		00011: 0.SINGLE_H[0]
		00101: 0.SINGLE_H[2]
		01110: 0.SINGLE_H[4]
		00110: 0.SINGLE_VW[0]
		11111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IO_W_O[1]: R0.F22.B0 R0.F24.B2 R0.F23.B0 R0.F22.B2 R0.F25.B0
		00011: 0.LONG_H[0]
		01110: 0.LONG_IO_W[0]
		01101: 0.OUT_CLB_X
		00111: 0.SINGLE_VW[1]
		11111: 0.SINGLE_VW[2]
		01001: 0.SINGLE_VW[4]
		01010: 2.SINGLE_H[1]
		11011: 2.SINGLE_H[3]
	INT:MUX.IMUX_IO_W_T[0]: R0.F26.B2 R0.F25.B3 R0.F23.B3
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[0]
		111: 0.SINGLE_VW[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_T[1]: R0.F27.B0 R0.F26.B1 R0.F24.B0
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[1]
		111: 0.SINGLE_VW[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B5 R0.F13.B5
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B5 R0.F17.B5
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_H[0].0.LONG_IO_W[0]: R0.F26.B5 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_W_I_S1: R0.F25.B5 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_W_Q[0]: R0.F24.B5 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_W_I[0]: R0.F3.B3 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_W_Q_S1: R0.F3.B4 inv 1
	INT:PASS.SINGLE_H[3].0.LONG_IO_W[1]: R0.F22.B4 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_W_I_S1: R0.F24.B4 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_W_Q[0]: R0.F23.B5 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_W_I[0]: R0.F4.B4 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_W_Q_S1: R0.F2.B4 inv 1
	INT:PASS.SINGLE_VW[0].0.LONG_H[1]: R0.F21.B3 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_I[0]: R0.F12.B5 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_Q[1]: R0.F21.B4 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_I[1]: R0.F18.B3 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_Q[0]: R0.F6.B5 inv 1
	INT:PASS.SINGLE_VW[2].0.LONG_H[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_I[0]: R0.F3.B5 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_Q[1]: R0.F5.B4 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_I[1]: R0.F22.B5 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_Q[0]: R0.F11.B5 inv 1
	IO_W[0]:IFF_LATCH: R0.F26.B3 inv 0
	IO_W[0]:INV.O: R0.F28.B5 inv 1
	IO_W[0]:INV.T: R0.F24.B3 inv 0
	IO_W[0]:MUX.O: R0.F27.B5
		1: O
		0: OFF
	IO_W[0]:READBACK_I: R0.F2.B6 inv 1
	IO_W[0]:READBACK_IFF: R0.F8.B6 inv 1
	IO_W[0]:SLEW: R0.F25.B7
		1: FAST
		0: SLOW
	IO_W[1]:IFF_LATCH: R0.F25.B2 inv 0
	IO_W[1]:INV.O: R0.F26.B0 inv 1
	IO_W[1]:INV.T: R0.F25.B1 inv 0
	IO_W[1]:MUX.O: R0.F28.B0
		1: O
		0: OFF
	IO_W[1]:READBACK_I: R0.F9.B3 inv 1
	IO_W[1]:READBACK_IFF: R0.F22.B1 inv 1
	IO_W[1]:SLEW: R0.F27.B1
		1: FAST
		0: SLOW
	PULLUP_TBUF[0]:ENABLE: R0.F27.B4 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F26.B4 inv 1
}

bstile CLB_W2 {
	CLB:EC_ENABLE: R0.F12.B3 inv 1
	CLB:F: R0.F15.B0 R0.F14.B0 R0.F16.B0 R0.F17.B0 R0.F20.B0 R0.F21.B0 R0.F19.B0 R0.F18.B0 R0.F14.B1 R0.F15.B1 R0.F17.B1 R0.F16.B1 R0.F21.B1 R0.F20.B1 R0.F18.B1 R0.F19.B1 inv 1111111111111111
	CLB:G: R0.F6.B0 R0.F7.B0 R0.F5.B0 R0.F4.B0 R0.F1.B0 R0.F0.B0 R0.F2.B0 R0.F3.B0 R0.F7.B1 R0.F6.B1 R0.F4.B1 R0.F5.B1 R0.F0.B1 R0.F1.B1 R0.F3.B1 R0.F2.B1 inv 1111111111111111
	CLB:INV.K: R0.F10.B3 inv 0
	CLB:MODE: R0.F10.B0
		0: FG
		1: FGM
	CLB:MUX.DX: R0.F11.B2 R0.F12.B2
		01: DI
		11: F
		00: G
	CLB:MUX.DY: R0.F9.B2 R0.F10.B2
		01: DI
		00: F
		11: G
	CLB:MUX.F2: R0.F12.B0 R0.F12.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.F3: R0.F13.B2 R0.F13.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.F4: R0.F13.B0
		0: D
		1: E
	CLB:MUX.G2: R0.F9.B0 R0.F9.B1
		01: B
		10: QX
		11: QY
	CLB:MUX.G3: R0.F8.B2 R0.F8.B1
		01: C
		10: QX
		11: QY
	CLB:MUX.G4: R0.F8.B0
		0: D
		1: E
	CLB:MUX.X: R0.F19.B3 R0.F16.B3
		00: F
		11: QX
	CLB:MUX.Y: R0.F5.B3 R0.F2.B3
		00: G
		11: QY
	CLB:RD_ENABLE: R0.F4.B3 inv 1
	CLB:READBACK_QX: R0.F11.B1 inv 1
	CLB:READBACK_QY: R0.F10.B1 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW[0]: R0.F21.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW[1]: R0.F19.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW_S[0]: R0.F20.B7 inv 1
	INT:BIPASS.SINGLE_H[0].SINGLE_VW_S[1]: R0.F21.B5 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[0]: R0.F18.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW[1]: R0.F15.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[0]: R0.F17.B7 inv 1
	INT:BIPASS.SINGLE_H[1].SINGLE_VW_S[1]: R0.F16.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[2]: R0.F4.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW[3]: R0.F2.B7 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S[2]: R0.F5.B6 inv 1
	INT:BIPASS.SINGLE_H[3].SINGLE_VW_S[3]: R0.F0.B7 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW[0]: R0.F10.B7 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW[4]: R0.F0.B5 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW_S[0]: R0.F9.B7 inv 1
	INT:BIPASS.SINGLE_H[4].SINGLE_VW_S[4]: R0.F2.B5 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_VW[2]: R0.F3.B6 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_VW[3]: R0.F3.B7 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_VW_S[2]: R0.F5.B7 inv 1
	INT:BIPASS.SINGLE_H_STUB[2].SINGLE_VW_S[3]: R0.F1.B6 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[0]: R0.F11.B7 inv 1
	INT:BIPASS.SINGLE_VW[0].SINGLE_VW_S[1]: R0.F12.B7 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[0]: R0.F13.B7 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[1]: R0.F14.B7 inv 1
	INT:BIPASS.SINGLE_VW[1].SINGLE_VW_S[2]: R0.F5.B5 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[1]: R0.F8.B7 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[2]: R0.F7.B7 inv 1
	INT:BIPASS.SINGLE_VW[2].SINGLE_VW_S[3]: R0.F4.B7 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[2]: R0.F6.B7 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[3]: R0.F1.B7 inv 1
	INT:BIPASS.SINGLE_VW[3].SINGLE_VW_S[4]: R0.F4.B5 inv 1
	INT:BIPASS.SINGLE_VW[4].SINGLE_VW_S[3]: R0.F0.B6 inv 1
	INT:BIPASS.SINGLE_VW[4].SINGLE_VW_S[4]: R0.F1.B5 inv 1
	INT:BUF.LONG_H[0].0.LONG_IO_W[1]: R0.F24.B1 inv 1
	INT:BUF.LONG_H[1].0.LONG_IO_W[0]: R0.F22.B3 inv 1
	INT:BUF.LONG_IO_W[0].0.LONG_H[1]: R0.F23.B2 inv 1
	INT:BUF.LONG_IO_W[0].0.SINGLE_H[0]: R0.F25.B4 inv 1
	INT:BUF.LONG_IO_W[1].0.LONG_H[0]: R0.F23.B1 inv 1
	INT:BUF.LONG_IO_W[1].0.SINGLE_H[3]: R0.F23.B4 inv 1
	INT:BUF.LONG_V[0].0.SINGLE_H[1]: R0.F13.B3 inv 1
	INT:BUF.LONG_V[1].0.SINGLE_H[2]: R0.F8.B3 inv 1
	INT:BUF.SINGLE_H[2].0.SINGLE_H_STUB[2]: R0.F0.B4 inv 1
	INT:BUF.SINGLE_H_STUB[2].0.SINGLE_H[2]: R0.F1.B4 inv 1
	INT:MUX.IMUX_CLB_A: R0.F14.B2 R0.F16.B2 R0.F15.B2 R0.F14.B3
		0001: 0.LONG_H[1]
		0100: 0.OUT_CLB_Y_S
		0011: 0.SINGLE_H[0]
		1101: 0.SINGLE_H[2]
		0110: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_B: R0.F19.B2 R0.F17.B2 R0.F20.B3 R0.F17.B3 R0.F18.B2
		00110: 0.LONG_V[0]
		10110: 0.OUT_IO_W_I[0]
		00011: 0.SINGLE_H[0]
		11111: 0.SINGLE_H[1]
		00101: 0.SINGLE_H[3]
		01111: 0.SINGLE_VW[0]
		10101: 0.SINGLE_VW[2]
		10011: 0.SINGLE_VW[4]
	INT:MUX.IMUX_CLB_C: R0.F4.B2 R0.F6.B3 R0.F7.B2 R0.F6.B2 R0.F5.B2
		01001: 0.LONG_V[1]
		01100: 0.OUT_CLB_X_W
		11111: 0.SINGLE_VW[1]
		00111: 0.SINGLE_VW[3]
		01011: 0.SINGLE_VW[4]
		00101: 2.SINGLE_H[0]
		01110: 2.SINGLE_H[2]
		11101: 2.SINGLE_H[4]
	INT:MUX.IMUX_CLB_D: R0.F0.B2 R0.F1.B3 R0.F0.B3 R0.F1.B2
		0100: 0.LONG_H[0]
		0011: 0.SINGLE_VW[1]
		0101: 0.SINGLE_VW[3]
		0010: 2.OUT_CLB_Y
		1111: 2.SINGLE_H[1]
		1110: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_DI: R0.F7.B4 R0.F10.B4 R0.F11.B4 R0.F7.B3
		0011: 0.SINGLE_H[4]
		0101: 0.SINGLE_VW[0]
		1111: 0.SINGLE_VW[3]
		0110: 3.LONG_H[0]
	INT:MUX.IMUX_CLB_E: R0.F21.B2 R0.F20.B2
		00: 0.LONG_V[1]
		01: 0.SINGLE_VW[2]
		11: 0.SINGLE_VW[4]
		10: 2.SINGLE_H[0]
	INT:MUX.IMUX_CLB_EC: R0.F14.B4 R0.F15.B5 R0.F15.B4 R0.F15.B3
		0110: 0.LONG_V[0]
		0011: 0.SINGLE_H[1]
		0101: 0.SINGLE_H[4]
		1111: 0.SINGLE_VW[2]
	INT:MUX.IMUX_CLB_K: R0.F12.B4 R0.F13.B4 R0.F16.B5 R0.F16.B4
		0110: 0.ACLK_V
		0101: 0.GCLK_V
		0011: 0.SINGLE_VW[1]
		1111: 2.SINGLE_H[3]
	INT:MUX.IMUX_CLB_RD: R0.F3.B2 R0.F2.B2
		10: 0.LONG_V[0]
		01: 0.SINGLE_VW[3]
		00: 2.LONG_H[1]
		11: 2.SINGLE_H[2]
	INT:MUX.IMUX_IO_W_IK[0]: R0.F27.B3
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_IK[1]: R0.F27.B2
		0: 0.IOCLK_W[0]
		1: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[0]: R0.F27.B7
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_OK[1]: R0.F28.B1
		1: 0.IOCLK_W[0]
		0: 0.IOCLK_W[1]
	INT:MUX.IMUX_IO_W_O[0]: R0.F22.B7 R0.F28.B7 R0.F26.B7 R0.F23.B7 R0.F24.B7
		01101: 0.LONG_H[1]
		01011: 0.LONG_IO_W[0]
		00011: 0.SINGLE_H[0]
		00101: 0.SINGLE_H[2]
		01110: 0.SINGLE_H[4]
		00110: 0.SINGLE_VW[0]
		11111: 0.SINGLE_VW[3]
	INT:MUX.IMUX_IO_W_O[1]: R0.F22.B0 R0.F24.B2 R0.F23.B0 R0.F22.B2 R0.F25.B0
		00011: 0.LONG_H[0]
		01110: 0.LONG_IO_W[0]
		01101: 0.OUT_CLB_X
		00111: 0.SINGLE_VW[1]
		11111: 0.SINGLE_VW[2]
		01001: 0.SINGLE_VW[4]
		01010: 2.SINGLE_H[1]
		11011: 2.SINGLE_H[3]
	INT:MUX.IMUX_IO_W_T[0]: R0.F26.B2 R0.F25.B3 R0.F23.B3
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[0]
		111: 0.SINGLE_VW[3]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_IO_W_T[1]: R0.F27.B0 R0.F26.B1 R0.F24.B0
		001: 0.LONG_IO_W[0]
		101: 0.LONG_IO_W[1]
		011: 0.SINGLE_VW[1]
		111: 0.SINGLE_VW[2]
		010: GND
		100: PULLUP
		110: VCC
	INT:MUX.IMUX_TBUF_T[0]: R0.F10.B5 R0.F13.B5
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[0]
		10: GND
		11: VCC
	INT:MUX.IMUX_TBUF_T[1]: R0.F20.B5 R0.F17.B5
		00: 0.LONG_IO_W[1]
		01: 0.SINGLE_VW[4]
		10: GND
		11: VCC
	INT:PASS.SINGLE_H[0].0.LONG_IO_W[0]: R0.F26.B5 inv 1
	INT:PASS.SINGLE_H[1].0.LONG_V[0]: R0.F14.B5 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_W_I_S1: R0.F25.B5 inv 1
	INT:PASS.SINGLE_H[1].0.OUT_IO_W_Q[0]: R0.F24.B5 inv 1
	INT:PASS.SINGLE_H[2].0.LONG_V[1]: R0.F9.B5 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_W_I[0]: R0.F3.B3 inv 1
	INT:PASS.SINGLE_H[2].0.OUT_IO_W_Q_S1: R0.F3.B4 inv 1
	INT:PASS.SINGLE_H[3].0.LONG_IO_W[1]: R0.F22.B4 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_W_I_S1: R0.F24.B4 inv 1
	INT:PASS.SINGLE_H[3].0.OUT_IO_W_Q[0]: R0.F23.B5 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_W_I[0]: R0.F4.B4 inv 1
	INT:PASS.SINGLE_H[4].0.OUT_IO_W_Q_S1: R0.F2.B4 inv 1
	INT:PASS.SINGLE_VW[0].0.LONG_H[1]: R0.F21.B3 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_I[0]: R0.F12.B5 inv 1
	INT:PASS.SINGLE_VW[0].0.OUT_IO_W_Q[1]: R0.F21.B4 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_I[1]: R0.F18.B3 inv 1
	INT:PASS.SINGLE_VW[1].0.OUT_IO_W_Q[0]: R0.F6.B5 inv 1
	INT:PASS.SINGLE_VW[2].0.LONG_H[0]: R0.F11.B3 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_I[0]: R0.F3.B5 inv 1
	INT:PASS.SINGLE_VW[3].0.OUT_IO_W_Q[1]: R0.F5.B4 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_I[1]: R0.F22.B5 inv 1
	INT:PASS.SINGLE_VW[4].0.OUT_IO_W_Q[0]: R0.F11.B5 inv 1
	IO_W[0]:IFF_LATCH: R0.F26.B3 inv 0
	IO_W[0]:INV.O: R0.F28.B5 inv 1
	IO_W[0]:INV.T: R0.F24.B3 inv 0
	IO_W[0]:MUX.O: R0.F27.B5
		1: O
		0: OFF
	IO_W[0]:READBACK_I: R0.F2.B6 inv 1
	IO_W[0]:READBACK_IFF: R0.F8.B6 inv 1
	IO_W[0]:SLEW: R0.F25.B7
		1: FAST
		0: SLOW
	IO_W[1]:IFF_LATCH: R0.F25.B2 inv 0
	IO_W[1]:INV.O: R0.F26.B0 inv 1
	IO_W[1]:INV.T: R0.F25.B1 inv 0
	IO_W[1]:MUX.O: R0.F28.B0
		1: O
		0: OFF
	IO_W[1]:READBACK_I: R0.F9.B3 inv 1
	IO_W[1]:READBACK_IFF: R0.F22.B1 inv 1
	IO_W[1]:SLEW: R0.F27.B1
		1: FAST
		0: SLOW
	PULLUP_TBUF[0]:ENABLE: R0.F27.B4 inv 1
	PULLUP_TBUF[1]:ENABLE: R0.F26.B4 inv 1
}

bstile LLH_N {
	LLH:BIPASS.0.LONG_IO_N[0].1.LONG_IO_N[0]: R0.F16.B8 inv 0
}

bstile LLH_S {
	LLH:BIPASS.0.LONG_IO_S[0].1.LONG_IO_S[0]: R0.F16.B1 inv 0
}

bstile LLV {
	LLV:BIPASS.0.LONG_V[0].1.LONG_V[0]: R0.F21.B0 inv 0
	LLV:BIPASS.0.LONG_V[1].1.LONG_V[1]: R0.F0.B0 inv 0
}

bstile LLVS_E {
	LLV:BIPASS.0.LONG_IO_E[0].1.LONG_IO_E[0]: R0.F13.B0 inv 0
	MISC:TLC: R0.F0.B0 inv 1
}

bstile LLVS_W {
	LLV:BIPASS.0.LONG_IO_W[0].1.LONG_IO_W[0]: R0.F28.B2 inv 0
}

bstile LLV_E {
	LLV:BIPASS.0.LONG_IO_E[0].1.LONG_IO_E[0]: R0.F0.B0 inv 0
	LLV:BIPASS.0.LONG_V[0].1.LONG_V[0]: R0.F35.B0 inv 0
	LLV:BIPASS.0.LONG_V[1].1.LONG_V[1]: R0.F14.B0 inv 0
	MISC:TLC: R1.F0.B0 inv 1
}

bstile LLV_W {
	LLV:BIPASS.0.LONG_IO_W[0].1.LONG_IO_W[0]: R0.F22.B0 inv 0
	LLV:BIPASS.0.LONG_V[0].1.LONG_V[0]: R0.F21.B0 inv 0
	LLV:BIPASS.0.LONG_V[1].1.LONG_V[1]: R0.F0.B0 inv 0
}

