
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -251.22

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.36

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.36

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mstack_epc_csr.rdata_q[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3503.40    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.40    1.15    1.59 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.59   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.93    1.93   library removal time
                                  1.93   data required time
-----------------------------------------------------------------------------
                                  1.93   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.77    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.13    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mstack_epc_csr.rdata_q[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3503.40    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.40    1.15    1.59 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.59   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[0]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.28    1.92   library recovery time
                                  1.92   data required time
-----------------------------------------------------------------------------
                                  1.92   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.96    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[125]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.91    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   24.30    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   47.71    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.02    0.18 ^ _16526_/A (BUF_X2)
    10   42.68    0.05    0.07    0.25 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.02    0.27 ^ _16527_/A (BUF_X2)
    19   53.64    0.06    0.09    0.35 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.36 ^ _18242_/A (BUF_X2)
    10   21.61    0.03    0.05    0.41 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.03    0.00    0.42 ^ _18263_/A (BUF_X2)
    10   39.09    0.05    0.07    0.48 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.05    0.00    0.49 ^ _18344_/A (BUF_X2)
    10   26.34    0.03    0.06    0.54 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.54 ^ _18468_/S (MUX2_X1)
     1    1.67    0.01    0.06    0.60 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.61 v _18469_/B (MUX2_X1)
     1    1.51    0.01    0.06    0.66 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.66 v _18470_/B (MUX2_X1)
     1    2.27    0.01    0.06    0.72 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.72 v _18471_/B1 (AOI21_X1)
     8   29.30    0.14    0.16    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.14    0.01    0.90 ^ _20600_/A (MUX2_X1)
     7   20.84    0.05    0.10    1.00 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.01    1.00 ^ _20998_/A (BUF_X1)
    10   21.74    0.05    0.08    1.08 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.08 ^ _21067_/A2 (NAND2_X1)
     1    3.57    0.02    0.03    1.11 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.11 v _30197_/B (FA_X1)
     1    4.54    0.02    0.13    1.24 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.24 ^ _30199_/A (FA_X1)
     1    3.66    0.02    0.09    1.33 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.33 v _30202_/B (FA_X1)
     1    4.50    0.02    0.13    1.46 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.46 ^ _30207_/A (FA_X1)
     1    4.17    0.02    0.09    1.55 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.55 v _30211_/A (FA_X1)
     1    4.52    0.02    0.12    1.67 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.67 ^ _30212_/A (FA_X1)
     1    2.32    0.02    0.09    1.76 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.76 v _21502_/A (INV_X1)
     1    3.28    0.01    0.02    1.78 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.78 ^ _30538_/A (HA_X1)
     1    1.09    0.02    0.04    1.83 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.83 ^ _23588_/A (BUF_X1)
     5    9.43    0.02    0.04    1.87 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.87 ^ _23632_/A2 (NAND3_X1)
     1    1.69    0.02    0.02    1.89 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.89 v _23633_/A3 (NOR3_X1)
     2    4.05    0.04    0.07    1.96 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.96 ^ _23682_/A2 (NOR2_X1)
     1    3.02    0.01    0.02    1.98 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.98 v _23683_/B2 (AOI21_X2)
     5   14.33    0.05    0.06    2.04 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.05    0.00    2.05 ^ _23908_/A3 (AND4_X1)
     2    3.64    0.02    0.07    2.12 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.12 ^ _23912_/A2 (NOR3_X1)
     1    2.50    0.01    0.01    2.13 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.13 v _23913_/B (XOR2_X1)
     1    2.99    0.03    0.04    2.17 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.17 ^ _23914_/B (MUX2_X1)
     2    4.54    0.02    0.05    2.22 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.22 ^ _23915_/A2 (NAND2_X1)
     1    7.54    0.02    0.03    2.25 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.25 v _23924_/B2 (AOI221_X1)
     1    5.93    0.07    0.12    2.36 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.36 ^ _23925_/B1 (AOI21_X1)
     4    7.02    0.03    0.04    2.40 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.40 v _23926_/A (BUF_X1)
    10   15.20    0.02    0.06    2.46 v _23926_/Z (BUF_X1)
                                         _06423_ (net)
                  0.02    0.00    2.46 v _23927_/B (MUX2_X1)
     1    1.43    0.01    0.06    2.52 v _23927_/Z (MUX2_X1)
                                         _01308_ (net)
                  0.01    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[125]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[125]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mstack_epc_csr.rdata_q[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3503.40    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.40    1.15    1.59 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.59   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[0]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.28    1.92   library recovery time
                                  1.92   data required time
-----------------------------------------------------------------------------
                                  1.92   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.96    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[125]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.91    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   24.30    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   47.71    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.02    0.18 ^ _16526_/A (BUF_X2)
    10   42.68    0.05    0.07    0.25 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.02    0.27 ^ _16527_/A (BUF_X2)
    19   53.64    0.06    0.09    0.35 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.36 ^ _18242_/A (BUF_X2)
    10   21.61    0.03    0.05    0.41 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.03    0.00    0.42 ^ _18263_/A (BUF_X2)
    10   39.09    0.05    0.07    0.48 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.05    0.00    0.49 ^ _18344_/A (BUF_X2)
    10   26.34    0.03    0.06    0.54 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.54 ^ _18468_/S (MUX2_X1)
     1    1.67    0.01    0.06    0.60 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.61 v _18469_/B (MUX2_X1)
     1    1.51    0.01    0.06    0.66 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.66 v _18470_/B (MUX2_X1)
     1    2.27    0.01    0.06    0.72 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.72 v _18471_/B1 (AOI21_X1)
     8   29.30    0.14    0.16    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.14    0.01    0.90 ^ _20600_/A (MUX2_X1)
     7   20.84    0.05    0.10    1.00 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.01    1.00 ^ _20998_/A (BUF_X1)
    10   21.74    0.05    0.08    1.08 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.08 ^ _21067_/A2 (NAND2_X1)
     1    3.57    0.02    0.03    1.11 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.11 v _30197_/B (FA_X1)
     1    4.54    0.02    0.13    1.24 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.24 ^ _30199_/A (FA_X1)
     1    3.66    0.02    0.09    1.33 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.33 v _30202_/B (FA_X1)
     1    4.50    0.02    0.13    1.46 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.46 ^ _30207_/A (FA_X1)
     1    4.17    0.02    0.09    1.55 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.55 v _30211_/A (FA_X1)
     1    4.52    0.02    0.12    1.67 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.67 ^ _30212_/A (FA_X1)
     1    2.32    0.02    0.09    1.76 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.76 v _21502_/A (INV_X1)
     1    3.28    0.01    0.02    1.78 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.78 ^ _30538_/A (HA_X1)
     1    1.09    0.02    0.04    1.83 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.83 ^ _23588_/A (BUF_X1)
     5    9.43    0.02    0.04    1.87 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.87 ^ _23632_/A2 (NAND3_X1)
     1    1.69    0.02    0.02    1.89 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.89 v _23633_/A3 (NOR3_X1)
     2    4.05    0.04    0.07    1.96 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.96 ^ _23682_/A2 (NOR2_X1)
     1    3.02    0.01    0.02    1.98 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.98 v _23683_/B2 (AOI21_X2)
     5   14.33    0.05    0.06    2.04 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.05    0.00    2.05 ^ _23908_/A3 (AND4_X1)
     2    3.64    0.02    0.07    2.12 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.12 ^ _23912_/A2 (NOR3_X1)
     1    2.50    0.01    0.01    2.13 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.13 v _23913_/B (XOR2_X1)
     1    2.99    0.03    0.04    2.17 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.17 ^ _23914_/B (MUX2_X1)
     2    4.54    0.02    0.05    2.22 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.22 ^ _23915_/A2 (NAND2_X1)
     1    7.54    0.02    0.03    2.25 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.25 v _23924_/B2 (AOI221_X1)
     1    5.93    0.07    0.12    2.36 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.36 ^ _23925_/B1 (AOI21_X1)
     4    7.02    0.03    0.04    2.40 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.40 v _23926_/A (BUF_X1)
    10   15.20    0.02    0.06    2.46 v _23926_/Z (BUF_X1)
                                         _06423_ (net)
                  0.02    0.00    2.46 v _23927_/B (MUX2_X1)
     1    1.43    0.01    0.06    2.52 v _23927_/Z (MUX2_X1)
                                         _01308_ (net)
                  0.01    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[125]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[125]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.50e-03   1.56e-04   1.29e-02  16.2%
Combinational          2.99e-02   3.63e-02   4.29e-04   6.67e-02  83.4%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.82e-02   5.85e-04   8.00e-02 100.0%
                          51.6%      47.7%       0.7%
