This is a project in the Computer Architecture class. The main purpose is design Risc-V CPU single cycle.
