vhdl work "D:\AAST\5th semester\Digital Systems Design\Xilinx VHDL projects\Elevator\clock_divider.vhd"
vhdl work "D:\AAST\5th semester\Digital Systems Design\Xilinx VHDL projects\Elevator\clock_divider_test.vhd"
