// Seed: 175573874
module module_0 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2
);
  logic id_3;
  assign id_0 = id_1 ? 1 : id_1;
endmodule
