
---------- Begin Simulation Statistics ----------
host_inst_rate                                 373491                       # Simulator instruction rate (inst/s)
host_mem_usage                                 364232                       # Number of bytes of host memory used
host_seconds                                    53.55                       # Real time elapsed on the host
host_tick_rate                              452297076                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.024221                       # Number of seconds simulated
sim_ticks                                 24221015000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4698216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 38916.698767                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34424.097034                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4272466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    16568784500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.090620                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               425750                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            290168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   4667253500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028858                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135581                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 79765.768912                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 77788.454170                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2086234                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   16065144922                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.088040                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              201404                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           129202                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   5616481968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72202                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 42529.584196                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.019472                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           94155                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4004373000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6985854                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 52034.953810                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 49492.670084                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6358700                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     32633929422                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.089775                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                627154                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             419370                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  10283735468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029743                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207783                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996232                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.141799                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6985854                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 52034.953810                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 49492.670084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6358700                       # number of overall hits
system.cpu.dcache.overall_miss_latency    32633929422                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.089775                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               627154                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            419370                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  10283735468                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029743                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207783                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167889                       # number of replacements
system.cpu.dcache.sampled_refs                 168913                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.141799                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6421983                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525133492500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72163                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13745753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 77471.186441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 75134.782609                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13745458                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       22854000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  295                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     17281000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        75100                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               59504.147186                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       375500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13745753                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 77471.186441                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 75134.782609                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13745458                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        22854000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   295                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 64                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     17281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.207524                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            106.252306                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13745753                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 77471.186441                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 75134.782609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13745458                       # number of overall hits
system.cpu.icache.overall_miss_latency       22854000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  295                       # number of overall misses
system.cpu.icache.overall_mshr_hits                64                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     17281000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                106.252306                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13745458                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 70342.328056                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      6300140270                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 89564                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     92599.703850                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 77564.212117                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          915                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3001712000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.972548                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      32416                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2514321500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.972548                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 32416                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135813                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       84191.926031                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  70518.108970                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          92984                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             3605856000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.315353                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        42829                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      1770                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        2895262000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.302305                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   41057                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    64832.291040                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 49113.194927                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2520095985                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38871                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1909079000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38871                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72163                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72163                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.660614                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169144                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        87814.047445                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   73626.822098                       # average overall mshr miss latency
system.l2.demand_hits                           93899                       # number of demand (read+write) hits
system.l2.demand_miss_latency              6607568000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.444858                       # miss rate for demand accesses
system.l2.demand_misses                         75245                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1770                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         5409583500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.434381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    73473                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.479369                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.083915                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7853.974368                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1374.862859                       # Average occupied blocks per context
system.l2.overall_accesses                     169144                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       87814.047445                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  71822.492870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          93899                       # number of overall hits
system.l2.overall_miss_latency             6607568000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.444858                       # miss rate for overall accesses
system.l2.overall_misses                        75245                       # number of overall misses
system.l2.overall_mshr_hits                      1770                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       11709723770                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.963895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  163037                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.718045                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         64311                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        36200                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       127572                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            89564                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1808                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          96307                       # number of replacements
system.l2.sampled_refs                         106560                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       9228.837226                       # Cycle average of tags in use
system.l2.total_refs                           176955                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            44508                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 32079080                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2021933                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2106988                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        50634                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2115807                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2131359                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7580                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       211913                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     14190164                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.707393                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.733624                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     11252650     79.30%     79.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       739050      5.21%     84.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       580996      4.09%     88.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       487614      3.44%     92.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       398697      2.81%     94.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        85573      0.60%     95.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        79514      0.56%     96.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       354157      2.50%     98.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       211913      1.49%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     14190164                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50527                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8433070                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.636295                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.636295                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1328675                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7554                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25419144                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      8494007                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4308898                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1513655                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        58583                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5193276                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            5003727                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189549                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3993385                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3806371                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           187014                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199891                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197356                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2535                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2131359                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3741213                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             9009208                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        42509                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32548877                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles       1009626                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.130255                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3741317                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2029513                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.989182                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     15703819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.072673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.203676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10435851     66.45%     66.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         584291      3.72%     70.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          48897      0.31%     70.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37759      0.24%     70.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         580689      3.70%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          42829      0.27%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         712704      4.54%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1146002      7.30%     86.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2114797     13.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     15703819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                659130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1032729                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73387                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.042011                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6483999                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336670                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7714070                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            15350042                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812541                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6268002                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.938098                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15553077                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62037                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        528535                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5374458                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       109353                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1856796                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18608322                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5147329                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       308516                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     17050381                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          829                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1513655                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10759                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1470076                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1593                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        65382                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2430565                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       560409                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        65382                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57294                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.611137                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.611137                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8888904     51.21%     51.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4092      0.02%     51.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     51.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       867266      5.00%     56.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3374      0.02%     56.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     56.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1021193      5.88%     62.13% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          668      0.00%     62.13% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5222253     30.08%     92.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1351068      7.78%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     17358899                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        55031                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003170                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          782      1.42%      1.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          687      1.25%      2.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      2.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      2.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42775     77.73%     80.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv           11      0.02%     80.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     80.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        10308     18.73%     99.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          468      0.85%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     15703819                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.105393                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.804463                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      9936537     63.27%     63.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1688935     10.75%     74.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       734430      4.68%     78.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1295658      8.25%     86.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       908428      5.78%     92.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       256076      1.63%     94.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       793388      5.05%     99.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        83226      0.53%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7141      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     15703819                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.060866                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18534935                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        17358899                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8469882                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        11714                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3875853                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3741243                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3741213                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       987257                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      1001058                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5374458                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1856796                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               16362949                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1058925                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21442                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8587467                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       246765                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        16234                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35493670                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24912187                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     17277290                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4271961                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1513655                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       271810                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     10237827                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       481257                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 10406                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
