Version 4
SHEET 1 880 680
WIRE -192 -192 -224 -192
WIRE 160 -192 128 -192
WIRE -96 144 -96 -192
WIRE -96 144 -128 144
WIRE -16 144 -96 144
WIRE 128 144 128 -192
WIRE 128 144 80 144
WIRE 256 144 256 -192
WIRE 256 144 224 144
WIRE 288 144 256 144
WIRE -224 192 -224 -192
WIRE -128 192 -128 144
WIRE 128 192 128 144
WIRE 224 192 224 144
FLAG -144 240 !CLK
FLAG 176 -240 !CLK
FLAG -176 -240 CLK
FLAG 208 240 CLK
FLAG 80 192 VDD
FLAG 384 192 VDD
FLAG -224 192 A
FLAG 384 144 out
FLAG 176 192 0
FLAG -176 192 0
FLAG 208 -192 VDD
FLAG -144 -192 VDD
SYMBOL Gate_NOT_PARAM 32 176 R0
SYMATTR InstName X1
SYMBOL Gate_NOT_PARAM 336 176 R0
SYMATTR InstName X2
SYMBOL nmos4 128 240 R270
SYMATTR InstName M4
SYMATTR Value myNMOS
SYMBOL nmos4 -224 240 R270
SYMATTR InstName M2
SYMATTR Value myNMOS
SYMBOL pmos4 256 -240 R90
SYMATTR InstName M3
SYMATTR Value myPMOS
SYMBOL pmos4 -96 -240 R90
SYMATTR InstName M1
SYMATTR Value myPMOS
TEXT -16 304 Left 2 !.inc Test_inputLab6.txt
TEXT -8 336 Left 2 !.tran 0 30u 0
TEXT 320 248 Left 2 !.inc Mod_W2017N.mod
