INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/attapon/Persimmons/tech_cells_generic/.bender/git/checkouts/common_verification-5e20f8334eb127cc/src/clk_rst_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_rst_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/attapon/Persimmons/tech_cells_generic/src/fpga/tc_sram_xilinx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tc_sram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/attapon/Persimmons/tech_cells_generic/test/tb_tc_sram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tc_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/attapon/Persimmons/tech_cells_generic/tc_generic_sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
