

================================================================
== Vivado HLS Report for 'shift_reg_template'
================================================================
* Date:           Thu Apr  8 07:05:22 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Shift_Register
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns |   0 ns   |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    108|    -|
|Register         |        -|      -|     345|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     345|    108|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_return_0   |   9|          2|    8|         16|
    |ap_return_1   |   9|          2|    8|         16|
    |ap_return_10  |   9|          2|   32|         64|
    |ap_return_11  |   9|          2|   32|         64|
    |ap_return_2   |   9|          2|    8|         16|
    |ap_return_3   |   9|          2|    8|         16|
    |ap_return_4   |   9|          2|    8|         16|
    |ap_return_5   |   9|          2|    8|         16|
    |ap_return_6   |   9|          2|    8|         16|
    |ap_return_7   |   9|          2|    8|         16|
    |ap_return_8   |   9|          2|   32|         64|
    |ap_return_9   |   9|          2|   32|         64|
    +--------------+----+-----------+-----+-----------+
    |Total         | 108|         24|  192|        384|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_return_0_preg   |   8|   0|    8|          0|
    |ap_return_10_preg  |  32|   0|   32|          0|
    |ap_return_11_preg  |  32|   0|   32|          0|
    |ap_return_1_preg   |   8|   0|    8|          0|
    |ap_return_2_preg   |   8|   0|    8|          0|
    |ap_return_3_preg   |   8|   0|    8|          0|
    |ap_return_4_preg   |   8|   0|    8|          0|
    |ap_return_5_preg   |   8|   0|    8|          0|
    |ap_return_6_preg   |   8|   0|    8|          0|
    |ap_return_7_preg   |   8|   0|    8|          0|
    |ap_return_8_preg   |  32|   0|   32|          0|
    |ap_return_9_preg   |  32|   0|   32|          0|
    |regs_0             |  32|   0|   32|          0|
    |regs_1             |  32|   0|   32|          0|
    |regs_2             |  32|   0|   32|          0|
    |regs_9_0           |   8|   0|    8|          0|
    |regs_9_1           |   8|   0|    8|          0|
    |regs_9_2           |   8|   0|    8|          0|
    |regs_9_3           |   8|   0|    8|          0|
    |regs_9_4           |   8|   0|    8|          0|
    |regs_9_5           |   8|   0|    8|          0|
    |regs_9_6           |   8|   0|    8|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 345|   0|  345|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------+-----+-----+------------+--------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | shift_reg_template | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | shift_reg_template | return value |
|ap_start      |  in |    1| ap_ctrl_hs | shift_reg_template | return value |
|ap_done       | out |    1| ap_ctrl_hs | shift_reg_template | return value |
|ap_idle       | out |    1| ap_ctrl_hs | shift_reg_template | return value |
|ap_ready      | out |    1| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_0   | out |    8| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_1   | out |    8| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_2   | out |    8| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_3   | out |    8| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_4   | out |    8| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_5   | out |    8| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_6   | out |    8| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_7   | out |    8| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_8   | out |   32| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_9   | out |   32| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_10  | out |   32| ap_ctrl_hs | shift_reg_template | return value |
|ap_return_11  | out |   32| ap_ctrl_hs | shift_reg_template | return value |
|din0          |  in |    8|   ap_none  |        din0        |    scalar    |
|din1          |  in |   32|   ap_none  |        din1        |    scalar    |
+--------------+-----+-----+------------+--------------------+--------------+

