<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>MPAMVIDSR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMVIDSR_EL2, MPAM Virtual Identifier Status Register</h1><p>The MPAMVIDSR_EL2 characteristics are:</p><h2>Purpose</h2>
        <p>Enables hardware to report faults on accesses to the MVMS or an MITT.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_MPAMv2_VID is implemented. Otherwise, direct accesses to MPAMVIDSR_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <p>This register has no effect if EL2 is not enabled in the current Security state.</p>
      <h2>Attributes</h2>
        <p>MPAMVIDSR_EL2 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_8">FADDR</a></td></tr><tr class="firstrow"><td class="lr" colspan="24"><a href="#fieldset_0-63_8">FADDR</a></td><td class="lr" colspan="2"><a href="#fieldset_0-7_6">FIR</a></td><td class="lr" colspan="4"><a href="#fieldset_0-5_2">RES0</a></td><td class="lr" colspan="2"><a href="#fieldset_0-1_0">FSC</a></td></tr></tbody></table><h4 id="fieldset_0-63_8">FADDR, bits [63:8]</h4><div class="field"><p>Fault Address Register. Reports the base physical address of the MVMS or MITT that caused the fault</p>
<p>Bits of this field above the implemented physical address size, indicated in <a href="AArch64-id_aa64mmfr0_el1.html">ID_AA64MMFR0_EL1</a>.PARange, are <span class="arm-defined-word">RES0</span>.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-7_6">FIR, bits [7:6]</h4><div class="field">
      <p>Faulting Identifier Register. Reports which of MPAM0_EL1, MPAM1_EL1 or MPAMSM_EL1 was the source of the virtual identifier used in the MVMS or MITT memory access that generated the fault reported in <a href="AArch64-mpamvidsr_el2.html">MPAMVIDSR_EL2</a>.FSC.</p>
    <table class="valuetable"><tr><th>FIR</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
          <p>MPAM0_EL1 was the source of the virtual identifier used in the access that generated the fault reported in <a href="AArch64-mpamvidsr_el2.html">MPAMVIDSR_EL2</a>.FSC.</p>
        </td></tr><tr><td class="bitfield">0b01</td><td>
          <p>MPAM1_EL1 was the source of the virtual identifier used in the access that generated the fault reported in <a href="AArch64-mpamvidsr_el2.html">MPAMVIDSR_EL2</a>.FSC.</p>
        </td></tr><tr><td class="bitfield">0b10</td><td>
          <p>MPAMSM_EL1 was the source of the virtual identifier used in the access that generated the fault reported in <a href="AArch64-mpamvidsr_el2.html">MPAMVIDSR_EL2</a>.FSC.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-5_2">Bits [5:2]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-1_0">FSC, bits [1:0]</h4><div class="field">
      <p>Fault Status Code. Reports whether a fault was generated by an MVMS or MITT access and the fault type.</p>
    <table class="valuetable"><tr><th>FSC</th><th>Meaning</th><th>Applies when</th></tr><tr><td class="bitfield">0b00</td><td>
          <p>The PE has not experienced any error on access to the MVMS or an MITT.</p>
        </td></tr><tr><td class="bitfield">0b01</td><td>
          <p>Granule Protection Fault on access to the MVMS or an MITT.</p>
        </td><td>When FEAT_RME is implemented</td></tr><tr><td class="bitfield">0b10</td><td>
          <p>External Abort on access to the MVMS or an MITT.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="access_mechanisms"><h2>Accessing MPAMVIDSR_EL2</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, MPAMVIDSR_EL2</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b1010</td><td>0b0111</td><td>0b001</td></tr></table><p class="pseudocode">
if !IsFeatureImplemented(FEAT_MPAMv2_VID) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if EffectiveHCR_EL2_NVx() IN {'1x1'} then
        X{64}(t) = NVMem(0x990);
    elsif EffectiveHCR_EL2_NVx() IN {'xx1'} then
        if HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
            if EL3SDDUndef() then
                Undefined();
            else
                AArch64_SystemAccessTrap(EL3, 0x18);
            end;
        else
            AArch64_SystemAccessTrap(EL2, 0x18);
        end;
    else
        Undefined();
    end;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    else
        X{64}(t) = MPAMVIDSR_EL2();
    end;
elsif PSTATE.EL == EL3 then
    X{64}(t) = MPAMVIDSR_EL2();
end;
                </p><div><h4 class="assembler">MSR MPAMVIDSR_EL2, &lt;Xt&gt;</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b1010</td><td>0b0111</td><td>0b001</td></tr></table><p class="pseudocode">
if !IsFeatureImplemented(FEAT_MPAMv2_VID) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if EffectiveHCR_EL2_NVx() IN {'1x1'} then
        NVMem(0x990) = X{64}(t);
    elsif EffectiveHCR_EL2_NVx() IN {'xx1'} then
        if HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
            if EL3SDDUndef() then
                Undefined();
            else
                AArch64_SystemAccessTrap(EL3, 0x18);
            end;
        else
            AArch64_SystemAccessTrap(EL2, 0x18);
        end;
    else
        Undefined();
    end;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_MPAMv2) &amp;&amp; MPAMCTL_EL3().nTRAPLOWER == '0' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    else
        MPAMVIDSR_EL2() = X{64}(t);
    end;
elsif PSTATE.EL == EL3 then
    MPAMVIDSR_EL2() = X{64}(t);
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
