"C:/Users/Duncan/git/ForthCPU/impl1/tests/data_sources_testbench.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v=work,System Verilog"
