# compile vhdl design source files
vhdl xil_defaultlib  "../../../Project_reti_logiche_1.srcs/sources_1/new/project_reti_logiche.vhd"
vhdl xil_defaultlib  "../../../../../../Downloads/tb_example.vhd"

# Do not sort compile order
nosort
