// Seed: 1899093566
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  assign module_1.id_38 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4,
    input tri1 id_5,
    output wand id_6,
    output supply0 id_7,
    output supply0 id_8,
    output wor id_9,
    input wand id_10,
    output wor id_11,
    input supply0 id_12,
    input wor id_13,
    input uwire id_14,
    input wand id_15,
    input tri id_16,
    input supply0 id_17,
    input wor id_18,
    output wire id_19,
    output wand id_20,
    input wand id_21,
    input tri0 id_22,
    input wand id_23,
    output tri1 id_24,
    input tri1 id_25,
    output logic id_26,
    input wor id_27,
    inout supply0 id_28,
    input supply0 id_29,
    input supply0 id_30,
    input wor id_31,
    output wire id_32,
    input tri1 id_33,
    output tri id_34,
    input supply1 id_35,
    input wire id_36
    , id_42,
    output wor id_37,
    input uwire id_38,
    input wand id_39,
    input tri1 id_40
);
  assign id_42 = 1;
  always @(id_30 or id_29) begin : LABEL_0
    id_26 <= 1'b0;
  end
  tri1 id_43 = 1;
  or primCall (
      id_34,
      id_36,
      id_33,
      id_3,
      id_43,
      id_18,
      id_42,
      id_27,
      id_22,
      id_1,
      id_40,
      id_31,
      id_16,
      id_29,
      id_21,
      id_25,
      id_13,
      id_12,
      id_30,
      id_28,
      id_17,
      id_5,
      id_35,
      id_15,
      id_38,
      id_14,
      id_39,
      id_10,
      id_23
  );
  assign id_11 = id_36;
  assign id_4  = id_27;
  module_0 modCall_1 (
      id_42,
      id_43,
      id_43,
      id_42,
      id_43
  );
endmodule
