
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.464000                       # Number of seconds simulated
sim_ticks                                1464000135000                       # Number of ticks simulated
final_tick                               1464000135000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1414144                       # Simulator instruction rate (inst/s)
host_op_rate                                  1607667                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4777506402                       # Simulator tick rate (ticks/s)
host_mem_usage                                4720604                       # Number of bytes of host memory used
host_seconds                                   306.44                       # Real time elapsed on the host
sim_insts                                   433344629                       # Number of instructions simulated
sim_ops                                     492647196                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           625                       # Clock period in ticks
system.bootmem.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.bootmem.bytes_read::cpu0.inst               96                       # Number of bytes read from this memory
system.bootmem.bytes_read::cpu0.data               36                       # Number of bytes read from this memory
system.bootmem.bytes_read::cpu1.inst               48                       # Number of bytes read from this memory
system.bootmem.bytes_read::cpu2.inst               48                       # Number of bytes read from this memory
system.bootmem.bytes_read::cpu3.inst               48                       # Number of bytes read from this memory
system.bootmem.bytes_read::cpu4.inst               48                       # Number of bytes read from this memory
system.bootmem.bytes_read::cpu5.inst               48                       # Number of bytes read from this memory
system.bootmem.bytes_read::cpu6.inst               48                       # Number of bytes read from this memory
system.bootmem.bytes_read::cpu7.inst               48                       # Number of bytes read from this memory
system.bootmem.bytes_read::total                  468                       # Number of bytes read from this memory
system.bootmem.bytes_inst_read::cpu0.inst           96                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::cpu1.inst           48                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::cpu2.inst           48                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::cpu3.inst           48                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::cpu4.inst           48                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::cpu5.inst           48                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::cpu6.inst           48                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::cpu7.inst           48                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::total             432                       # Number of instructions bytes read from this memory
system.bootmem.num_reads::cpu0.inst                24                       # Number of read requests responded to by this memory
system.bootmem.num_reads::cpu0.data                 5                       # Number of read requests responded to by this memory
system.bootmem.num_reads::cpu1.inst                12                       # Number of read requests responded to by this memory
system.bootmem.num_reads::cpu2.inst                12                       # Number of read requests responded to by this memory
system.bootmem.num_reads::cpu3.inst                12                       # Number of read requests responded to by this memory
system.bootmem.num_reads::cpu4.inst                12                       # Number of read requests responded to by this memory
system.bootmem.num_reads::cpu5.inst                12                       # Number of read requests responded to by this memory
system.bootmem.num_reads::cpu6.inst                12                       # Number of read requests responded to by this memory
system.bootmem.num_reads::cpu7.inst                12                       # Number of read requests responded to by this memory
system.bootmem.num_reads::total                   113                       # Number of read requests responded to by this memory
system.bootmem.bw_read::cpu0.inst                  66                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::cpu0.data                  25                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::cpu1.inst                  33                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::cpu2.inst                  33                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::cpu3.inst                  33                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::cpu4.inst                  33                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::cpu5.inst                  33                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::cpu6.inst                  33                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::cpu7.inst                  33                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::total                     320                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu0.inst             66                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu1.inst             33                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu2.inst             33                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu3.inst             33                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu4.inst             33                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu5.inst             33                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu6.inst             33                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu7.inst             33                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::total                295                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_total::cpu0.inst                 66                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::cpu0.data                 25                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::cpu1.inst                 33                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::cpu2.inst                 33                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::cpu3.inst                 33                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::cpu4.inst                 33                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::cpu5.inst                 33                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::cpu6.inst                 33                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::cpu7.inst                 33                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::total                    320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.dtb.walker       388992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker       156032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst       20443472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      193465728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::pci_ide              192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          214454416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     20443472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      20443472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    337194560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data        20588                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       337215148                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker         6078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker         2438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst          323813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         3022909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::pci_ide                 3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3355241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       5268665                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data           2574                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5271239                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker       265705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker       106579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst          13964119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         132148709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::pci_ide                 131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             146485243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     13964119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13964119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       230324132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data            14063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230338195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       230324132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker       265705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker       106579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         13964119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        132162772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::pci_ide                131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            376823438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         238924822131.878387                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           238924822131.878387                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            163.200000                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE 1464000135000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         238924822131.878387                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           238924822131.878387                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            163.200000                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE 1464000135000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_2.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_2.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_2.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_2.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_2.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_2.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_2.preBackEnergy         238924822131.878387                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_2.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_2.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_2.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_2.totalEnergy           238924822131.878387                       # Total energy per rank (pJ)
system.mem_ctrls_2.averagePower            163.200000                       # Core power per rank (mW)
system.mem_ctrls_2.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_2.memoryStateTime::IDLE 1464000135000                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_3.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_3.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_3.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_3.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_3.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_3.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_3.preBackEnergy         238924822131.878387                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_3.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_3.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_3.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_3.totalEnergy           238924822131.878387                       # Total energy per rank (pJ)
system.mem_ctrls_3.averagePower            163.200000                       # Core power per rank (mW)
system.mem_ctrls_3.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_3.memoryStateTime::IDLE 1464000135000                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      1                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                        4096                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             1                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2394                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    9806848                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2395                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                    72695                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                72695                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walkWaitTime::samples        72695                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0          72695    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total        72695                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walksPending::samples      7276000                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0        7276000    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total      7276000                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walkPageSizes::4K        66598     95.15%     95.15% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::2M         3014      4.31%     99.45% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::1G          384      0.55%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total        69996                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data        72695                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total        72695                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data        69996                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total        69996                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total       142691                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    74026258                       # DTB read hits
system.cpu0.dtb.read_misses                     65499                       # DTB read misses
system.cpu0.dtb.write_hits                   65712629                       # DTB write hits
system.cpu0.dtb.write_misses                     7196                       # DTB write misses
system.cpu0.dtb.flush_tlb                           5                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid               2811                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                     63                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                    4097                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  5274                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                     1091                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                74091757                       # DTB read accesses
system.cpu0.dtb.write_accesses               65719825                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        139738887                       # DTB hits
system.cpu0.dtb.misses                          72695                       # DTB misses
system.cpu0.dtb.accesses                    139811582                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                    21356                       # Table walker walks requested
system.cpu0.itb.walker.walksLong                21356                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walkWaitTime::samples        21356                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0          21356    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total        21356                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walksPending::samples      7265000                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0        7265000    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total      7265000                       # Table walker pending requests distribution
system.cpu0.itb.walker.walkPageSizes::4K        20292     98.45%     98.45% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::2M          318      1.54%     99.99% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::1G            2      0.01%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total        20612                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        21356                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total        21356                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        20612                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total        20612                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total        41968                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                   433335445                       # ITB inst hits
system.cpu0.itb.inst_misses                     21356                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           5                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid               2811                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                     63                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                    2458                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               433356801                       # ITB inst accesses
system.cpu0.itb.hits                        433335445                       # DTB hits
system.cpu0.itb.misses                          21356                       # DTB misses
system.cpu0.itb.accesses                    433356801                       # DTB accesses
system.cpu0.numPwrStateTransitions              24490                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        12245                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    79325121.235851                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2239087837.754820                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        12243     99.98%     99.98% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::5e+10-1e+11            1      0.01%     99.99% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1.5e+11-2e+11            1      0.01%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         1001                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 199801857792                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          12245                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   492664025467                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 971336109533                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                      1464012381                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                   12245                       # number of quiesce instructions executed
system.cpu0.committedInsts                  433344545                       # Number of instructions committed
system.cpu0.committedOps                    492647112                       # Number of ops (including micro ops) committed
system.cpu0.committedUserInsts               84162068                       # Number of user-mode instructions committed
system.cpu0.num_int_alu_accesses            449586520                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses              3722986                       # Number of vector alu accesses
system.cpu0.num_func_calls                   26538971                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     60821092                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   449586520                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                     3722986                       # number of vector instructions
system.cpu0.num_int_register_reads          617026109                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         356256795                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads            5599047                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes           3448795                       # number of times the vector registers were written
system.cpu0.num_cc_register_reads           112486284                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          111552270                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    139659563                       # number of memory refs
system.cpu0.num_load_insts                   73946162                       # Number of load instructions
system.cpu0.num_store_insts                  65713401                       # Number of store instructions
system.cpu0.num_idle_cycles              971344234.519290                       # Number of idle cycles
system.cpu0.num_busy_cycles              492668146.480710                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.336519                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.663481                       # Percentage of idle cycles
system.cpu0.Branches                         95841663                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               178198      0.04%      0.04% # Class of executed instruction
system.cpu0.op_class::IntAlu                348014464     70.64%     70.68% # Class of executed instruction
system.cpu0.op_class::IntMult                 1713003      0.35%     71.02% # Class of executed instruction
system.cpu0.op_class::IntDiv                   116308      0.02%     71.05% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     71.05% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      6      0.00%     71.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                     12      0.00%     71.05% # Class of executed instruction
system.cpu0.op_class::FloatMult                     6      0.00%     71.05% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     71.05% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     71.05% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     6      0.00%     71.05% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     71.05% # Class of executed instruction
system.cpu0.op_class::SimdAdd                  561342      0.11%     71.16% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     71.16% # Class of executed instruction
system.cpu0.op_class::SimdAlu                 1210087      0.25%     71.41% # Class of executed instruction
system.cpu0.op_class::SimdCmp                  712792      0.14%     71.55% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     71.55% # Class of executed instruction
system.cpu0.op_class::SimdMisc                 497537      0.10%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::MemRead                73946162     15.01%     86.66% # Class of executed instruction
system.cpu0.op_class::MemWrite               65713401     13.34%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 492663324                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.062022                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          139637046                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8301307                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.821092                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle          7276000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   511.062022                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.998168                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998168                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        287754031                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       287754031                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     67101957                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       67101957                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     60858940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      60858940                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data       799111                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       799111                       # number of SoftPFReq hits
system.cpu0.dcache.WriteLineReq_hits::cpu0.data       311048                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total       311048                       # number of WriteLineReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1089379                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1089379                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data      1102208                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1102208                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data    128271945                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       128271945                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data    129071056                       # number of overall hits
system.cpu0.dcache.overall_hits::total      129071056                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      3812564                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3812564                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       718598                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       718598                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data      1231562                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1231562                       # number of SoftPFReq misses
system.cpu0.dcache.WriteLineReq_misses::cpu0.data      2526312                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total      2526312                       # number of WriteLineReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        13587                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13587                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          515                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          515                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      7057474                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7057474                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      8289036                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8289036                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     70914521                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70914521                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     61577538                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     61577538                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data      2030673                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      2030673                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::cpu0.data      2837360                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total      2837360                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      1102966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1102966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      1102723                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1102723                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data    135329419                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    135329419                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data    137360092                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    137360092                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.053763                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.053763                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.011670                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.011670                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.606480                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.606480                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.890374                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total     0.890374                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.012319                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012319                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.000467                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000467                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.052150                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.052150                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.060345                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060345                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      7202230                       # number of writebacks
system.cpu0.dcache.writebacks::total          7202230                       # number of writebacks
system.cpu0.dcache.replacements               8229594                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          503.881374                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          433356057                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4461327                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            97.136134                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle          7265000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   503.881374                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.984143                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.984143                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          490                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        871173441                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       871173441                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst    428894730                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      428894730                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    428894730                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       428894730                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    428894730                       # number of overall hits
system.cpu0.icache.overall_hits::total      428894730                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      4461327                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      4461327                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      4461327                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       4461327                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      4461327                       # number of overall misses
system.cpu0.icache.overall_misses::total      4461327                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst    433356057                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    433356057                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    433356057                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    433356057                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    433356057                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    433356057                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.010295                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010295                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.010295                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010295                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.010295                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010295                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      4460811                       # number of writebacks
system.cpu0.icache.writebacks::total          4460811                       # number of writebacks
system.cpu0.icache.replacements               4460811                       # number of replacements
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           5                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid               2811                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                     63                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           5                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid               2811                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                     63                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1464000124000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value 1464000124000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 1464000124000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON          11000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1464000124000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                              12                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.committedInsts                         12                       # Number of instructions committed
system.cpu1.committedOps                           12                       # Number of ops (including micro ops) committed
system.cpu1.committedUserInsts                      0                       # Number of user-mode instructions committed
system.cpu1.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           9                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                 12.000000                       # Number of idle cycles
system.cpu1.num_busy_cycles                  0.000000                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       12    100.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        12                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           5                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid               2811                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                     63                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           5                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid               2811                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                     63                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    1464000124000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value 1464000124000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 1464000124000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON          11000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1464000124000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                              12                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.committedInsts                         12                       # Number of instructions committed
system.cpu2.committedOps                           12                       # Number of ops (including micro ops) committed
system.cpu2.committedUserInsts                      0                       # Number of user-mode instructions committed
system.cpu2.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           9                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                 12.000000                       # Number of idle cycles
system.cpu2.num_busy_cycles                  0.000000                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu2.Branches                                3                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       12    100.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        12                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           5                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid               2811                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                     63                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           5                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid               2811                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                     63                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1464000124000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value 1464000124000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 1464000124000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON          11000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1464000124000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                              12                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.committedInsts                         12                       # Number of instructions committed
system.cpu3.committedOps                           12                       # Number of ops (including micro ops) committed
system.cpu3.committedUserInsts                      0                       # Number of user-mode instructions committed
system.cpu3.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           9                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                 12.000000                       # Number of idle cycles
system.cpu3.num_busy_cycles                  0.000000                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       12    100.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        12                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           5                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid               2811                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                     63                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           5                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid               2811                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                     63                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    1464000124000                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::overflows            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value 1464000124000                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value 1464000124000                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON          11000                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED 1464000124000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                              12                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu4.committedInsts                         12                       # Number of instructions committed
system.cpu4.committedOps                           12                       # Number of ops (including micro ops) committed
system.cpu4.committedUserInsts                      0                       # Number of user-mode instructions committed
system.cpu4.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           9                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                 12.000000                       # Number of idle cycles
system.cpu4.num_busy_cycles                  0.000000                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu4.Branches                                3                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                       12    100.00%    100.00% # Class of executed instruction
system.cpu4.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                        12                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.replacements                     0                       # number of replacements
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           5                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid               2811                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                     63                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           5                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid               2811                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                     63                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    1464000124000                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::overflows            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value 1464000124000                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value 1464000124000                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON          11000                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED 1464000124000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                              12                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu5.committedInsts                         12                       # Number of instructions committed
system.cpu5.committedOps                           12                       # Number of ops (including micro ops) committed
system.cpu5.committedUserInsts                      0                       # Number of user-mode instructions committed
system.cpu5.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           9                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                 12.000000                       # Number of idle cycles
system.cpu5.num_busy_cycles                  0.000000                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu5.Branches                                3                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                       12    100.00%    100.00% # Class of executed instruction
system.cpu5.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                        12                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.replacements                     0                       # number of replacements
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           5                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid               2811                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                     63                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           5                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid               2811                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                     63                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    1464000124000                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::overflows            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value 1464000124000                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value 1464000124000                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON          11000                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED 1464000124000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                              12                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.committedInsts                         12                       # Number of instructions committed
system.cpu6.committedOps                           12                       # Number of ops (including micro ops) committed
system.cpu6.committedUserInsts                      0                       # Number of user-mode instructions committed
system.cpu6.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           9                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_vec_insts                           0                       # number of vector instructions
system.cpu6.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu6.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                 12.000000                       # Number of idle cycles
system.cpu6.num_busy_cycles                  0.000000                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu6.Branches                                3                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                       12    100.00%    100.00% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                        12                       # Class of executed instruction
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.replacements                     0                       # number of replacements
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           5                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid               2811                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                     63                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           5                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid               2811                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                     63                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    1464000124000                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::overflows            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value 1464000124000                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value 1464000124000                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON          11000                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED 1464000124000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                              12                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.committedInsts                         12                       # Number of instructions committed
system.cpu7.committedOps                           12                       # Number of ops (including micro ops) committed
system.cpu7.committedUserInsts                      0                       # Number of user-mode instructions committed
system.cpu7.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           9                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_vec_insts                           0                       # number of vector instructions
system.cpu7.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu7.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                 12.000000                       # Number of idle cycles
system.cpu7.num_busy_cycles                  0.000000                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu7.Branches                                3                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                       12    100.00%    100.00% # Class of executed instruction
system.cpu7.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                        12                       # Class of executed instruction
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.replacements                     0                       # number of replacements
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.replacements                     0                       # number of replacements
system.iobus.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                41755                       # Transaction distribution
system.iobus.trans_dist::ReadResp               41755                       # Transaction distribution
system.iobus.trans_dist::WriteReq              191494                       # Transaction distribution
system.iobus.trans_dist::WriteResp             191494                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart0.pio        82152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          114                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio         1074                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          438                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vio0.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vio1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio        31216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       157354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side       309144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total       309144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  466498                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart0.pio        82172                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          561                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          636                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vio0.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vio1.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio        18122                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       186292                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side      9821152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total      9821152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 10007444                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.345671                       # Cycle average of tags in use
system.iocache.tags.total_refs                 154572                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               154572                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         562575005001                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pci_ide      3.345671                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pci_ide     0.209104                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.209104                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1391148                       # Number of tag accesses
system.iocache.tags.data_accesses             1391148                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::pci_ide           1340                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1340                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pci_ide       153232                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       153232                       # number of WriteLineReq misses
system.iocache.demand_misses::pci_ide          154572                       # number of demand (read+write) misses
system.iocache.demand_misses::total            154572                       # number of demand (read+write) misses
system.iocache.overall_misses::pci_ide         154572                       # number of overall misses
system.iocache.overall_misses::total           154572                       # number of overall misses
system.iocache.ReadReq_accesses::pci_ide         1340                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1340                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pci_ide       153232                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       153232                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pci_ide        154572                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          154572                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pci_ide       154572                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         154572                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          153135                       # number of writebacks
system.iocache.writebacks::total               153135                       # number of writebacks
system.iocache.replacements                    154475                       # number of replacements
system.l20.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.l20.tags.tagsinuse                16265.628174                       # Cycle average of tags in use
system.l20.tags.total_refs                   23420691                       # Total number of references to valid blocks.
system.l20.tags.sampled_refs                  5927803                       # Sample count of references to valid blocks.
system.l20.tags.avg_refs                     3.950990                       # Average number of references to valid blocks.
system.l20.tags.warmup_cycle                  7265000                       # Cycle when the warmup percentage was hit.
system.l20.tags.occ_blocks::writebacks    3543.129213                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu0.dtb.walker    17.615896                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu0.itb.walker     9.379525                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu0.inst     3442.798900                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu0.data     9252.704641                       # Average occupied blocks per requestor
system.l20.tags.occ_percent::writebacks      0.216255                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu0.dtb.walker     0.001075                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu0.itb.walker     0.000572                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu0.inst       0.210132                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu0.data       0.564740                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::total           0.992775                       # Average percentage of cache occupancy
system.l20.tags.occ_task_id_blocks::1023          188                       # Occupied blocks per task id
system.l20.tags.occ_task_id_blocks::1024        16196                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1023::3           65                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1023::4          121                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::2          931                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::3         6270                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::4         8938                       # Occupied blocks per task id
system.l20.tags.occ_task_id_percent::1023     0.011475                       # Percentage of cache occupancy per task id
system.l20.tags.occ_task_id_percent::1024     0.988525                       # Percentage of cache occupancy per task id
system.l20.tags.tag_accesses                 57808977                       # Number of tag accesses
system.l20.tags.data_accesses                57808977                       # Number of data accesses
system.l20.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.l20.ReadReq_hits::cpu0.dtb.walker       190756                       # number of ReadReq hits
system.l20.ReadReq_hits::cpu0.itb.walker        55629                       # number of ReadReq hits
system.l20.ReadReq_hits::total                 246385                       # number of ReadReq hits
system.l20.WritebackDirty_hits::writebacks      7202230                       # number of WritebackDirty hits
system.l20.WritebackDirty_hits::total         7202230                       # number of WritebackDirty hits
system.l20.WritebackClean_hits::writebacks      4460252                       # number of WritebackClean hits
system.l20.WritebackClean_hits::total         4460252                       # number of WritebackClean hits
system.l20.WriteClean_hits::writebacks          70474                       # number of WriteClean hits
system.l20.WriteClean_hits::total               70474                       # number of WriteClean hits
system.l20.UpgradeReq_hits::cpu0.data            1107                       # number of UpgradeReq hits
system.l20.UpgradeReq_hits::total                1107                       # number of UpgradeReq hits
system.l20.SCUpgradeReq_hits::cpu0.data           417                       # number of SCUpgradeReq hits
system.l20.SCUpgradeReq_hits::total               417                       # number of SCUpgradeReq hits
system.l20.ReadExReq_hits::cpu0.data           273714                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total               273714                       # number of ReadExReq hits
system.l20.ReadCleanReq_hits::cpu0.inst       4142190                       # number of ReadCleanReq hits
system.l20.ReadCleanReq_hits::total           4142190                       # number of ReadCleanReq hits
system.l20.ReadSharedReq_hits::cpu0.data      2472585                       # number of ReadSharedReq hits
system.l20.ReadSharedReq_hits::total          2472585                       # number of ReadSharedReq hits
system.l20.InvalidateReq_hits::cpu0.data        76773                       # number of InvalidateReq hits
system.l20.InvalidateReq_hits::total            76773                       # number of InvalidateReq hits
system.l20.demand_hits::cpu0.dtb.walker        190756                       # number of demand (read+write) hits
system.l20.demand_hits::cpu0.itb.walker         55629                       # number of demand (read+write) hits
system.l20.demand_hits::cpu0.inst             4142190                       # number of demand (read+write) hits
system.l20.demand_hits::cpu0.data             2746299                       # number of demand (read+write) hits
system.l20.demand_hits::total                 7134874                       # number of demand (read+write) hits
system.l20.overall_hits::cpu0.dtb.walker       190756                       # number of overall hits
system.l20.overall_hits::cpu0.itb.walker        55629                       # number of overall hits
system.l20.overall_hits::cpu0.inst            4142190                       # number of overall hits
system.l20.overall_hits::cpu0.data            2746299                       # number of overall hits
system.l20.overall_hits::total                7134874                       # number of overall hits
system.l20.ReadReq_misses::cpu0.dtb.walker         6078                       # number of ReadReq misses
system.l20.ReadReq_misses::cpu0.itb.walker         2438                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8516                       # number of ReadReq misses
system.l20.UpgradeReq_misses::cpu0.data           209                       # number of UpgradeReq misses
system.l20.UpgradeReq_misses::total               209                       # number of UpgradeReq misses
system.l20.SCUpgradeReq_misses::cpu0.data           98                       # number of SCUpgradeReq misses
system.l20.SCUpgradeReq_misses::total              98                       # number of SCUpgradeReq misses
system.l20.ReadExReq_misses::cpu0.data         443568                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total             443568                       # number of ReadExReq misses
system.l20.ReadCleanReq_misses::cpu0.inst       319137                       # number of ReadCleanReq misses
system.l20.ReadCleanReq_misses::total          319137                       # number of ReadCleanReq misses
system.l20.ReadSharedReq_misses::cpu0.data      2585128                       # number of ReadSharedReq misses
system.l20.ReadSharedReq_misses::total        2585128                       # number of ReadSharedReq misses
system.l20.InvalidateReq_misses::cpu0.data      2449539                       # number of InvalidateReq misses
system.l20.InvalidateReq_misses::total        2449539                       # number of InvalidateReq misses
system.l20.demand_misses::cpu0.dtb.walker         6078                       # number of demand (read+write) misses
system.l20.demand_misses::cpu0.itb.walker         2438                       # number of demand (read+write) misses
system.l20.demand_misses::cpu0.inst            319137                       # number of demand (read+write) misses
system.l20.demand_misses::cpu0.data           3028696                       # number of demand (read+write) misses
system.l20.demand_misses::total               3356349                       # number of demand (read+write) misses
system.l20.overall_misses::cpu0.dtb.walker         6078                       # number of overall misses
system.l20.overall_misses::cpu0.itb.walker         2438                       # number of overall misses
system.l20.overall_misses::cpu0.inst           319137                       # number of overall misses
system.l20.overall_misses::cpu0.data          3028696                       # number of overall misses
system.l20.overall_misses::total              3356349                       # number of overall misses
system.l20.ReadReq_accesses::cpu0.dtb.walker       196834                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::cpu0.itb.walker        58067                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total             254901                       # number of ReadReq accesses(hits+misses)
system.l20.WritebackDirty_accesses::writebacks      7202230                       # number of WritebackDirty accesses(hits+misses)
system.l20.WritebackDirty_accesses::total      7202230                       # number of WritebackDirty accesses(hits+misses)
system.l20.WritebackClean_accesses::writebacks      4460252                       # number of WritebackClean accesses(hits+misses)
system.l20.WritebackClean_accesses::total      4460252                       # number of WritebackClean accesses(hits+misses)
system.l20.WriteClean_accesses::writebacks        70474                       # number of WriteClean accesses(hits+misses)
system.l20.WriteClean_accesses::total           70474                       # number of WriteClean accesses(hits+misses)
system.l20.UpgradeReq_accesses::cpu0.data         1316                       # number of UpgradeReq accesses(hits+misses)
system.l20.UpgradeReq_accesses::total            1316                       # number of UpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::cpu0.data          515                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::total           515                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.ReadExReq_accesses::cpu0.data       717282                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total           717282                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::cpu0.inst      4461327                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::total       4461327                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::cpu0.data      5057713                       # number of ReadSharedReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::total      5057713                       # number of ReadSharedReq accesses(hits+misses)
system.l20.InvalidateReq_accesses::cpu0.data      2526312                       # number of InvalidateReq accesses(hits+misses)
system.l20.InvalidateReq_accesses::total      2526312                       # number of InvalidateReq accesses(hits+misses)
system.l20.demand_accesses::cpu0.dtb.walker       196834                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu0.itb.walker        58067                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu0.inst         4461327                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu0.data         5774995                       # number of demand (read+write) accesses
system.l20.demand_accesses::total            10491223                       # number of demand (read+write) accesses
system.l20.overall_accesses::cpu0.dtb.walker       196834                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu0.itb.walker        58067                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu0.inst        4461327                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu0.data        5774995                       # number of overall (read+write) accesses
system.l20.overall_accesses::total           10491223                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::cpu0.dtb.walker     0.030879                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::cpu0.itb.walker     0.041986                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.033409                       # miss rate for ReadReq accesses
system.l20.UpgradeReq_miss_rate::cpu0.data     0.158815                       # miss rate for UpgradeReq accesses
system.l20.UpgradeReq_miss_rate::total       0.158815                       # miss rate for UpgradeReq accesses
system.l20.SCUpgradeReq_miss_rate::cpu0.data     0.190291                       # miss rate for SCUpgradeReq accesses
system.l20.SCUpgradeReq_miss_rate::total     0.190291                       # miss rate for SCUpgradeReq accesses
system.l20.ReadExReq_miss_rate::cpu0.data     0.618401                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.618401                       # miss rate for ReadExReq accesses
system.l20.ReadCleanReq_miss_rate::cpu0.inst     0.071534                       # miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_miss_rate::total     0.071534                       # miss rate for ReadCleanReq accesses
system.l20.ReadSharedReq_miss_rate::cpu0.data     0.511126                       # miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_miss_rate::total     0.511126                       # miss rate for ReadSharedReq accesses
system.l20.InvalidateReq_miss_rate::cpu0.data     0.969611                       # miss rate for InvalidateReq accesses
system.l20.InvalidateReq_miss_rate::total     0.969611                       # miss rate for InvalidateReq accesses
system.l20.demand_miss_rate::cpu0.dtb.walker     0.030879                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu0.itb.walker     0.041986                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu0.inst       0.071534                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu0.data       0.524450                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.319920                       # miss rate for demand accesses
system.l20.overall_miss_rate::cpu0.dtb.walker     0.030879                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu0.itb.walker     0.041986                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu0.inst      0.071534                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu0.data      0.524450                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.319920                       # miss rate for overall accesses
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.writebacks::writebacks             5013842                       # number of writebacks
system.l20.writebacks::total                  5013842                       # number of writebacks
system.l20.replacements                       5732094                       # number of replacements
system.l21.tags.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.l21.tags.tagsinuse                           0                       # Cycle average of tags in use
system.l21.tags.total_refs                          0                       # Total number of references to valid blocks.
system.l21.tags.sampled_refs                        0                       # Sample count of references to valid blocks.
system.l21.tags.avg_refs                          nan                       # Average number of references to valid blocks.
system.l21.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
system.l21.tags.tag_accesses                        0                       # Number of tag accesses
system.l21.tags.data_accesses                       0                       # Number of data accesses
system.l21.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.replacements                             0                       # number of replacements
system.membus.snoop_filter.tot_requests      11961687                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      5944281                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         6891                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               47147                       # Transaction distribution
system.membus.trans_dist::ReadResp            2961268                       # Transaction distribution
system.membus.trans_dist::WriteReq              42204                       # Transaction distribution
system.membus.trans_dist::WriteResp             42204                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5166977                       # Transaction distribution
system.membus.trans_dist::WriteClean           101688                       # Transaction distribution
system.membus.trans_dist::CleanEvict           673426                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              684                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             98                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             782                       # Transaction distribution
system.membus.trans_dist::ReadExReq            443093                       # Transaction distribution
system.membus.trans_dist::ReadExResp           443093                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2914121                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       159875                       # Transaction distribution
system.membus.trans_dist::CleanInvalidResp       159875                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       2603413                       # Transaction distribution
system.membus.trans_dist::InvalidateResp      2603413                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       463683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       463683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l20.mem_side::system.bridge.slave       157354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l20.mem_side::system.bootmem.port          130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l20.mem_side::system.realview.gic.pio         6606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l20.mem_side::system.mem_ctrls.port     17735492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l20.mem_side::total     17899582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l21.mem_side::system.bootmem.port           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l21.mem_side::total           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18363361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9890496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9890496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l20.mem_side::system.bridge.slave       186292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l20.mem_side::system.bootmem.port          276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l20.mem_side::system.realview.gic.pio        13212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l20.mem_side::system.mem_ctrls.port    542205116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l20.mem_side::total    542404896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l21.mem_side::system.bootmem.port          192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l21.mem_side::total          192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               552295584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6210635                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001232                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035075                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6202985     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                    7650      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6210635                       # Request fanout histogram
system.membus.directResponses                       0                       # auxiliar stat for checking how reasonable wireless model is
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.realview.uart0.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.tol2bus0.snoop_filter.tot_requests     25670080                       # Total number of requests made to the snoop filter.
system.tol2bus0.snoop_filter.hit_single_requests     12818137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus0.snoop_filter.hit_multi_requests          713                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus0.snoop_filter.tot_snoops         88377                       # Total number of snoops made to the snoop filter.
system.tol2bus0.snoop_filter.hit_single_snoops        88377                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus0.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus0.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.tol2bus0.trans_dist::ReadReq            324967                       # Transaction distribution
system.tol2bus0.trans_dist::ReadResp          9844007                       # Transaction distribution
system.tol2bus0.trans_dist::WriteReq            42204                       # Transaction distribution
system.tol2bus0.trans_dist::WriteResp           42204                       # Transaction distribution
system.tol2bus0.trans_dist::WritebackDirty      7202230                       # Transaction distribution
system.tol2bus0.trans_dist::WritebackClean      4460811                       # Transaction distribution
system.tol2bus0.trans_dist::WriteClean          71008                       # Transaction distribution
system.tol2bus0.trans_dist::CleanEvict        1027364                       # Transaction distribution
system.tol2bus0.trans_dist::UpgradeReq           1316                       # Transaction distribution
system.tol2bus0.trans_dist::SCUpgradeReq          515                       # Transaction distribution
system.tol2bus0.trans_dist::UpgradeResp          1831                       # Transaction distribution
system.tol2bus0.trans_dist::ReadExReq          717282                       # Transaction distribution
system.tol2bus0.trans_dist::ReadExResp         717282                       # Transaction distribution
system.tol2bus0.trans_dist::ReadCleanReq      4461327                       # Transaction distribution
system.tol2bus0.trans_dist::ReadSharedReq      5057713                       # Transaction distribution
system.tol2bus0.trans_dist::CleanSharedReq           64                       # Transaction distribution
system.tol2bus0.trans_dist::CleanSharedResp           64                       # Transaction distribution
system.tol2bus0.trans_dist::CleanInvalidReq       159875                       # Transaction distribution
system.tol2bus0.trans_dist::CleanInvalidResp       159875                       # Transaction distribution
system.tol2bus0.trans_dist::InvalidateReq      2526954                       # Transaction distribution
system.tol2bus0.trans_dist::InvalidateResp      2526954                       # Transaction distribution
system.tol2bus0.pkt_count_system.cpu0.icache.mem_side::system.l20.cpu_side     13392865                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l20.cpu_side     25397174                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu0.itb.walker.dma::system.l20.cpu_side       127400                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu0.dtb.walker.dma::system.l20.cpu_side       428336                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu1.icache.mem_side::system.l20.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu2.icache.mem_side::system.l20.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu3.icache.mem_side::system.l20.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count::total             39345847                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu0.icache.mem_side::system.l20.cpu_side    571035632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l20.cpu_side    835307104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu0.itb.walker.dma::system.l20.cpu_side       509600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu0.dtb.walker.dma::system.l20.cpu_side      1713344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu1.icache.mem_side::system.l20.cpu_side           48                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu2.icache.mem_side::system.l20.cpu_side           48                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu3.icache.mem_side::system.l20.cpu_side           48                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size::total            1408565824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.snoops                        5765672                       # Total snoops (count)
system.tol2bus0.snoopTraffic                322849408                       # Total snoop traffic (bytes)
system.tol2bus0.snoop_fanout::samples        19057196                       # Request fanout histogram
system.tol2bus0.snoop_fanout::mean           0.007542                       # Request fanout histogram
system.tol2bus0.snoop_fanout::stdev          0.086515                       # Request fanout histogram
system.tol2bus0.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::0              18913473     99.25%     99.25% # Request fanout histogram
system.tol2bus0.snoop_fanout::1                143723      0.75%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::3                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::4                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::5                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::6                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::7                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::8                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::min_value             0                       # Request fanout histogram
system.tol2bus0.snoop_fanout::max_value             1                       # Request fanout histogram
system.tol2bus0.snoop_fanout::total          19057196                       # Request fanout histogram
system.tol2bus0.directResponses                     0                       # auxiliar stat for checking how reasonable wireless model is
system.tol2bus1.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus1.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus1.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus1.snoop_filter.tot_snoops             0                       # Total number of snoops made to the snoop filter.
system.tol2bus1.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus1.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus1.pwrStateResidencyTicks::UNDEFINED 1464000135000                       # Cumulative time (in ticks) in various power states
system.tol2bus1.trans_dist::ReadReq                48                       # Transaction distribution
system.tol2bus1.trans_dist::ReadResp               48                       # Transaction distribution
system.tol2bus1.pkt_count_system.cpu4.icache.mem_side::system.l21.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_count_system.cpu5.icache.mem_side::system.l21.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_count_system.cpu6.icache.mem_side::system.l21.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_count_system.cpu7.icache.mem_side::system.l21.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_count::total                   96                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_size_system.cpu4.icache.mem_side::system.l21.cpu_side           48                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.pkt_size_system.cpu5.icache.mem_side::system.l21.cpu_side           48                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.pkt_size_system.cpu6.icache.mem_side::system.l21.cpu_side           48                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.pkt_size_system.cpu7.icache.mem_side::system.l21.cpu_side           48                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.pkt_size::total                   192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.snoops                              0                       # Total snoops (count)
system.tol2bus1.snoopTraffic                        0                       # Total snoop traffic (bytes)
system.tol2bus1.snoop_fanout::samples              48                       # Request fanout histogram
system.tol2bus1.snoop_fanout::mean                  0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::stdev                 0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::0                    48    100.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::1                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::3                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::4                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::5                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::6                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::7                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::8                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::min_value             0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::max_value             0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::total                48                       # Request fanout histogram
system.tol2bus1.directResponses                     0                       # auxiliar stat for checking how reasonable wireless model is

---------- End Simulation Statistics   ----------
