

Implementation tool: Xilinx Vivado v.2021.2
Project:             mul
Solution:            mul_solution
Device target:       xc7z020-clg400-1
Report date:         Sun Mar 26 18:45:53 CEST 2023

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:              0
FF:               0
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     50.000
CP achieved post-synthesis:      NA
CP achieved post-implementation: NA
No Sequential Path
