<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\19577\Desktop\fpga_foc\impl\gwsynthesis\fpga_foc.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\19577\Desktop\fpga_foc\src\fpga_foc.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Mar  1 11:10:19 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7672</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4534</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_50m_ibuf/I </td>
</tr>
<tr>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>27.143</td>
<td>36.842
<td>0.000</td>
<td>13.571</td>
<td>clk_50m_ibuf/I</td>
<td>clk_50m</td>
<td>your_instance_name/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>36.842(MHz)</td>
<td>79.511(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_50m!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>14.566</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_25_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.027</td>
<td>12.486</td>
</tr>
<tr>
<td>2</td>
<td>14.566</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_26_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.027</td>
<td>12.486</td>
</tr>
<tr>
<td>3</td>
<td>14.566</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_27_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.027</td>
<td>12.486</td>
</tr>
<tr>
<td>4</td>
<td>14.566</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_28_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.027</td>
<td>12.486</td>
</tr>
<tr>
<td>5</td>
<td>14.576</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_23_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.027</td>
<td>12.476</td>
</tr>
<tr>
<td>6</td>
<td>14.576</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_24_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.027</td>
<td>12.476</td>
</tr>
<tr>
<td>7</td>
<td>14.733</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0/Q</td>
<td>u_foc_top/u_iq_pi/kidelta_0_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.071</td>
<td>12.275</td>
</tr>
<tr>
<td>8</td>
<td>14.733</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0/Q</td>
<td>u_foc_top/u_iq_pi/kidelta_26_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.071</td>
<td>12.275</td>
</tr>
<tr>
<td>9</td>
<td>14.733</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0/Q</td>
<td>u_foc_top/u_iq_pi/kidelta_27_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.071</td>
<td>12.275</td>
</tr>
<tr>
<td>10</td>
<td>14.733</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0/Q</td>
<td>u_foc_top/u_iq_pi/kidelta_28_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.071</td>
<td>12.275</td>
</tr>
<tr>
<td>11</td>
<td>14.733</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0/Q</td>
<td>u_foc_top/u_iq_pi/kidelta_29_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.071</td>
<td>12.275</td>
</tr>
<tr>
<td>12</td>
<td>14.733</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0/Q</td>
<td>u_foc_top/u_iq_pi/kidelta_30_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.071</td>
<td>12.275</td>
</tr>
<tr>
<td>13</td>
<td>14.761</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_17_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.034</td>
<td>12.284</td>
</tr>
<tr>
<td>14</td>
<td>14.761</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_18_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.034</td>
<td>12.284</td>
</tr>
<tr>
<td>15</td>
<td>14.765</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_29_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.053</td>
<td>12.261</td>
</tr>
<tr>
<td>16</td>
<td>14.765</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_30_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.053</td>
<td>12.261</td>
</tr>
<tr>
<td>17</td>
<td>14.770</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_4_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.025</td>
<td>12.284</td>
</tr>
<tr>
<td>18</td>
<td>14.770</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_5_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.025</td>
<td>12.284</td>
</tr>
<tr>
<td>19</td>
<td>14.770</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_6_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.025</td>
<td>12.284</td>
</tr>
<tr>
<td>20</td>
<td>14.770</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_7_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.025</td>
<td>12.284</td>
</tr>
<tr>
<td>21</td>
<td>14.770</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_8_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.025</td>
<td>12.284</td>
</tr>
<tr>
<td>22</td>
<td>14.770</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_15_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.025</td>
<td>12.284</td>
</tr>
<tr>
<td>23</td>
<td>14.780</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0/Q</td>
<td>u_foc_top/u_iq_pi/kidelta_25_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.071</td>
<td>12.229</td>
</tr>
<tr>
<td>24</td>
<td>14.790</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_16_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.034</td>
<td>12.255</td>
</tr>
<tr>
<td>25</td>
<td>14.799</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta1_3_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.025</td>
<td>12.255</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.185</td>
<td>u_foc_top/u_svpwm/x2_1_s0/Q</td>
<td>u_foc_top/u_svpwm/y3_0_s1/AD[4]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.296</td>
</tr>
<tr>
<td>2</td>
<td>0.292</td>
<td>u_foc_top/u_svpwm/x2_2_s0/Q</td>
<td>u_foc_top/u_svpwm/y3_0_s1/AD[5]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.397</td>
</tr>
<tr>
<td>3</td>
<td>0.309</td>
<td>u_foc_top/u_cartesian2polar/acca_5_s1/Q</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s5/AD[4]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.406</td>
</tr>
<tr>
<td>4</td>
<td>0.311</td>
<td>u_foc_top/u_svpwm/x2_3_s0/Q</td>
<td>u_foc_top/u_svpwm/y3_0_s1/AD[6]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.416</td>
</tr>
<tr>
<td>5</td>
<td>0.317</td>
<td>u_foc_top/u_cartesian2polar/acca_5_s1/Q</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s4/AD[4]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.026</td>
<td>0.409</td>
</tr>
<tr>
<td>6</td>
<td>0.318</td>
<td>u_foc_top/u_cartesian2polar/acca_13_s1/Q</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s3/AD[12]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.425</td>
</tr>
<tr>
<td>7</td>
<td>0.318</td>
<td>u_foc_top/u_cartesian2polar/acca_11_s1/Q</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s3/AD[10]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.425</td>
</tr>
<tr>
<td>8</td>
<td>0.321</td>
<td>u_foc_top/u_cartesian2polar/acca_3_s1/Q</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s2/AD[2]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.425</td>
</tr>
<tr>
<td>9</td>
<td>0.341</td>
<td>u_foc_top/u_cartesian2polar/acca_11_s1/Q</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s4/AD[10]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.442</td>
</tr>
<tr>
<td>10</td>
<td>0.354</td>
<td>u_foc_top/u_svpwm/x2_8_s0/Q</td>
<td>u_foc_top/u_svpwm/y3_0_s1/AD[11]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.466</td>
</tr>
<tr>
<td>11</td>
<td>0.354</td>
<td>u_foc_top/u_svpwm/x2_4_s0/Q</td>
<td>u_foc_top/u_svpwm/y3_0_s1/AD[7]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.466</td>
</tr>
<tr>
<td>12</td>
<td>0.354</td>
<td>u_foc_top/u_svpwm/x2_0_s0/Q</td>
<td>u_foc_top/u_svpwm/y3_0_s1/AD[3]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.466</td>
</tr>
<tr>
<td>13</td>
<td>0.368</td>
<td>u_foc_top/u_cartesian2polar/acca_14_s1/Q</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s3/AD[13]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.475</td>
</tr>
<tr>
<td>14</td>
<td>0.374</td>
<td>u_foc_top/u_svpwm/rom_x_3_s1/Q</td>
<td>u_foc_top/u_svpwm/rom_x_3_s1/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>15</td>
<td>0.374</td>
<td>u_foc_top/u_svpwm/rom_x_4_s1/Q</td>
<td>u_foc_top/u_svpwm/rom_x_4_s1/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>16</td>
<td>0.374</td>
<td>u_foc_top/u_cartesian2polar/theta_6_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/theta_6_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>17</td>
<td>0.374</td>
<td>u_as5600_read/send_shift_3_s0/Q</td>
<td>u_as5600_read/send_shift_3_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>18</td>
<td>0.374</td>
<td>u_as5600_read/clkcnt_5_s0/Q</td>
<td>u_as5600_read/clkcnt_5_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>19</td>
<td>0.377</td>
<td>u_uart_monitor/itoa_sign_s4/Q</td>
<td>u_uart_monitor/itoa_sign_s4/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>20</td>
<td>0.377</td>
<td>u_uart_monitor/ccnt_0_s0/Q</td>
<td>u_uart_monitor/ccnt_0_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>21</td>
<td>0.377</td>
<td>u_uart_monitor/ccnt_7_s0/Q</td>
<td>u_uart_monitor/ccnt_7_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>22</td>
<td>0.377</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_1_s1/Q</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_1_s1/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>23</td>
<td>0.377</td>
<td>u_foc_top/u_svpwm/rom_x_0_s1/Q</td>
<td>u_foc_top/u_svpwm/rom_x_0_s1/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>24</td>
<td>0.377</td>
<td>u_foc_top/u_svpwm/rom_x_5_s1/Q</td>
<td>u_foc_top/u_svpwm/rom_x_5_s1/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>25</td>
<td>0.377</td>
<td>u_foc_top/u_cartesian2polar/theta_4_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/theta_4_s0/D</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>20.740</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_park_tr/n234_s0/RESET[0]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>-0.018</td>
<td>6.170</td>
</tr>
<tr>
<td>2</td>
<td>21.245</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_park_tr/n138_s0/RESET[0]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>-0.009</td>
<td>5.655</td>
</tr>
<tr>
<td>3</td>
<td>21.440</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_park_tr/n202_s0/RESET[0]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.001</td>
<td>5.451</td>
</tr>
<tr>
<td>4</td>
<td>22.493</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_park_tr/n170_s0/RESET[0]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>-0.009</td>
<td>4.407</td>
</tr>
<tr>
<td>5</td>
<td>22.668</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/mult_3_s1/RESET[0]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>-0.009</td>
<td>4.233</td>
</tr>
<tr>
<td>6</td>
<td>23.045</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/mult_19_s1/RESET[0]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>-0.018</td>
<td>3.865</td>
</tr>
<tr>
<td>7</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/smtb_9_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>8</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/smtb_20_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>9</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/smtb_21_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>10</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/smtb_22_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>11</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/smtb_23_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>12</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_iq_pi/kidelta_0_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>13</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_iq_pi/kidelta_25_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>14</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_iq_pi/kidelta_26_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>15</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_iq_pi/kidelta_27_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>16</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_iq_pi/kidelta_28_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>17</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_iq_pi/kidelta_29_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>18</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_iq_pi/kidelta_30_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>19</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_park_tr/u_sincos/o_sin_6_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>20</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_park_tr/u_sincos/o_sin_11_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>21</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_park_tr/u_sincos/o_sin_15_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>22</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_park_tr/u_sincos/cos_tmp_11_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>23</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_park_tr/u_sincos/cos_tmp_15_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>24</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_park_tr/u_sincos/sin_z_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
<tr>
<td>25</td>
<td>24.238</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_park_tr/u_sincos/sin_s_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>27.143</td>
<td>0.020</td>
<td>2.538</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.510</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/absx_4_s1/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.326</td>
</tr>
<tr>
<td>2</td>
<td>1.510</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/accb_12_s1/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.326</td>
</tr>
<tr>
<td>3</td>
<td>1.510</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/accb_13_s1/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.326</td>
</tr>
<tr>
<td>4</td>
<td>1.510</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/accb_17_s1/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.326</td>
</tr>
<tr>
<td>5</td>
<td>1.510</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/accb_20_s1/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.326</td>
</tr>
<tr>
<td>6</td>
<td>1.510</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/absy_4_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.326</td>
</tr>
<tr>
<td>7</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta_9_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.045</td>
<td>1.371</td>
</tr>
<tr>
<td>8</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta_10_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.045</td>
<td>1.371</td>
</tr>
<tr>
<td>9</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta_11_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.045</td>
<td>1.371</td>
</tr>
<tr>
<td>10</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta_12_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.045</td>
<td>1.371</td>
</tr>
<tr>
<td>11</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta_13_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.045</td>
<td>1.371</td>
</tr>
<tr>
<td>12</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta_14_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.043</td>
<td>1.369</td>
</tr>
<tr>
<td>13</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_iq_pi/kpdelta_21_s0/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.045</td>
<td>1.371</td>
</tr>
<tr>
<td>14</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_15_s7/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.326</td>
</tr>
<tr>
<td>15</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_1_s1/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.326</td>
</tr>
<tr>
<td>16</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_6_s1/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.326</td>
</tr>
<tr>
<td>17</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_8_s1/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.326</td>
</tr>
<tr>
<td>18</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_adc_sn_ctrl/latch1_s0/PRESET</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.326</td>
</tr>
<tr>
<td>19</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/accb_9_s1/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.326</td>
</tr>
<tr>
<td>20</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/accb_15_s1/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.326</td>
</tr>
<tr>
<td>21</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/accb_16_s1/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.326</td>
</tr>
<tr>
<td>22</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/accb_18_s1/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.326</td>
</tr>
<tr>
<td>23</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/accb_19_s1/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.326</td>
</tr>
<tr>
<td>24</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/accb_21_s1/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.326</td>
</tr>
<tr>
<td>25</td>
<td>1.515</td>
<td>u_foc_top/init_done_s0/Q</td>
<td>u_foc_top/u_cartesian2polar/accb_22_s1/CLEAR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.326</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>12.070</td>
<td>13.070</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_foc_top/u_park_tr/u_sincos/rom_y_0_s1</td>
</tr>
<tr>
<td>2</td>
<td>12.070</td>
<td>13.070</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s2</td>
</tr>
<tr>
<td>3</td>
<td>12.073</td>
<td>13.073</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_foc_top/u_park_tr/u_sincos/rom_y_0_s1</td>
</tr>
<tr>
<td>4</td>
<td>12.073</td>
<td>13.073</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s2</td>
</tr>
<tr>
<td>5</td>
<td>12.074</td>
<td>13.074</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_foc_top/mult_19_s1</td>
</tr>
<tr>
<td>6</td>
<td>12.074</td>
<td>13.074</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_foc_top/u_park_tr/n234_s0</td>
</tr>
<tr>
<td>7</td>
<td>12.074</td>
<td>13.074</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_foc_top/u_park_tr/n234_s0</td>
</tr>
<tr>
<td>8</td>
<td>12.074</td>
<td>13.074</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_foc_top/mult_19_s1</td>
</tr>
<tr>
<td>9</td>
<td>12.075</td>
<td>13.075</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_foc_top/u_svpwm/y3_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>12.075</td>
<td>13.075</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.551</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>u_foc_top/u_iq_pi/n391_s1/I0</td>
</tr>
<tr>
<td>14.078</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n391_s1/F</td>
</tr>
<tr>
<td>14.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.707</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_25_s0/CLK</td>
</tr>
<tr>
<td>28.644</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.034, 48.323%; route: 6.070, 48.613%; tC2Q: 0.382, 3.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.886, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.551</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>u_foc_top/u_iq_pi/n390_s1/I0</td>
</tr>
<tr>
<td>14.078</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n390_s1/F</td>
</tr>
<tr>
<td>14.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.707</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_26_s0/CLK</td>
</tr>
<tr>
<td>28.644</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.034, 48.323%; route: 6.070, 48.613%; tC2Q: 0.382, 3.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.886, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.551</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>u_foc_top/u_iq_pi/n389_s1/I0</td>
</tr>
<tr>
<td>14.078</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n389_s1/F</td>
</tr>
<tr>
<td>14.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.707</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_27_s0/CLK</td>
</tr>
<tr>
<td>28.644</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[0][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.034, 48.323%; route: 6.070, 48.613%; tC2Q: 0.382, 3.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.886, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.551</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>u_foc_top/u_iq_pi/n388_s1/I0</td>
</tr>
<tr>
<td>14.078</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n388_s1/F</td>
</tr>
<tr>
<td>14.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.707</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_28_s0/CLK</td>
</tr>
<tr>
<td>28.644</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[0][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.034, 48.323%; route: 6.070, 48.613%; tC2Q: 0.382, 3.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.886, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.551</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td>u_foc_top/u_iq_pi/n393_s1/I0</td>
</tr>
<tr>
<td>14.068</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n393_s1/F</td>
</tr>
<tr>
<td>14.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.707</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_23_s0/CLK</td>
</tr>
<tr>
<td>28.644</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[2][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.024, 48.282%; route: 6.070, 48.652%; tC2Q: 0.382, 3.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.886, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.551</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>u_foc_top/u_iq_pi/n392_s1/I0</td>
</tr>
<tr>
<td>14.068</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n392_s1/F</td>
</tr>
<tr>
<td>14.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.707</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_24_s0/CLK</td>
</tr>
<tr>
<td>28.644</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.024, 48.282%; route: 6.070, 48.652%; tC2Q: 0.382, 3.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.886, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kidelta_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C37[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/Ki1_4_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>2.979</td>
<td>tNET</td>
<td>RR</td>
<td>57</td>
<td>DSP_R19[20]</td>
<td>u_foc_top/u_iq_pi/mult_581_s4/A[8]</td>
</tr>
<tr>
<td>8.713</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[20]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_581_s4/DOUT[34]</td>
</tr>
<tr>
<td>10.605</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td>u_foc_top/u_iq_pi/n838_s27/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s27/F</td>
</tr>
<tr>
<td>11.134</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td>u_foc_top/u_iq_pi/n838_s15/I1</td>
</tr>
<tr>
<td>11.549</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s15/F</td>
</tr>
<tr>
<td>11.707</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td>u_foc_top/u_iq_pi/n838_s6/I1</td>
</tr>
<tr>
<td>12.233</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s6/F</td>
</tr>
<tr>
<td>12.235</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[3][A]</td>
<td>u_foc_top/u_iq_pi/n838_s2/I2</td>
</tr>
<tr>
<td>12.733</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R14C49[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s2/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>u_foc_top/u_iq_pi/n839_s1/I1</td>
</tr>
<tr>
<td>13.866</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n839_s1/F</td>
</tr>
<tr>
<td>13.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kidelta_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>u_foc_top/u_iq_pi/kidelta_0_s0/CLK</td>
</tr>
<tr>
<td>28.600</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>u_foc_top/u_iq_pi/kidelta_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.186, 50.397%; route: 5.706, 46.487%; tC2Q: 0.382, 3.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kidelta_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C37[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/Ki1_4_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>2.979</td>
<td>tNET</td>
<td>RR</td>
<td>57</td>
<td>DSP_R19[20]</td>
<td>u_foc_top/u_iq_pi/mult_581_s4/A[8]</td>
</tr>
<tr>
<td>8.713</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[20]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_581_s4/DOUT[34]</td>
</tr>
<tr>
<td>10.605</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td>u_foc_top/u_iq_pi/n838_s27/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s27/F</td>
</tr>
<tr>
<td>11.134</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td>u_foc_top/u_iq_pi/n838_s15/I1</td>
</tr>
<tr>
<td>11.549</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s15/F</td>
</tr>
<tr>
<td>11.707</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td>u_foc_top/u_iq_pi/n838_s6/I1</td>
</tr>
<tr>
<td>12.233</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s6/F</td>
</tr>
<tr>
<td>12.235</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[3][A]</td>
<td>u_foc_top/u_iq_pi/n838_s2/I2</td>
</tr>
<tr>
<td>12.733</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R14C49[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s2/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>u_foc_top/u_iq_pi/n813_s1/I0</td>
</tr>
<tr>
<td>13.866</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n813_s1/F</td>
</tr>
<tr>
<td>13.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kidelta_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>u_foc_top/u_iq_pi/kidelta_26_s0/CLK</td>
</tr>
<tr>
<td>28.600</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>u_foc_top/u_iq_pi/kidelta_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.186, 50.397%; route: 5.706, 46.487%; tC2Q: 0.382, 3.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kidelta_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C37[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/Ki1_4_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>2.979</td>
<td>tNET</td>
<td>RR</td>
<td>57</td>
<td>DSP_R19[20]</td>
<td>u_foc_top/u_iq_pi/mult_581_s4/A[8]</td>
</tr>
<tr>
<td>8.713</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[20]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_581_s4/DOUT[34]</td>
</tr>
<tr>
<td>10.605</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td>u_foc_top/u_iq_pi/n838_s27/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s27/F</td>
</tr>
<tr>
<td>11.134</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td>u_foc_top/u_iq_pi/n838_s15/I1</td>
</tr>
<tr>
<td>11.549</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s15/F</td>
</tr>
<tr>
<td>11.707</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td>u_foc_top/u_iq_pi/n838_s6/I1</td>
</tr>
<tr>
<td>12.233</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s6/F</td>
</tr>
<tr>
<td>12.235</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[3][A]</td>
<td>u_foc_top/u_iq_pi/n838_s2/I2</td>
</tr>
<tr>
<td>12.733</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R14C49[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s2/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td>u_foc_top/u_iq_pi/n812_s1/I0</td>
</tr>
<tr>
<td>13.866</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n812_s1/F</td>
</tr>
<tr>
<td>13.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kidelta_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td>u_foc_top/u_iq_pi/kidelta_27_s0/CLK</td>
</tr>
<tr>
<td>28.600</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[2][A]</td>
<td>u_foc_top/u_iq_pi/kidelta_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.186, 50.397%; route: 5.706, 46.487%; tC2Q: 0.382, 3.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kidelta_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C37[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/Ki1_4_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>2.979</td>
<td>tNET</td>
<td>RR</td>
<td>57</td>
<td>DSP_R19[20]</td>
<td>u_foc_top/u_iq_pi/mult_581_s4/A[8]</td>
</tr>
<tr>
<td>8.713</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[20]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_581_s4/DOUT[34]</td>
</tr>
<tr>
<td>10.605</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td>u_foc_top/u_iq_pi/n838_s27/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s27/F</td>
</tr>
<tr>
<td>11.134</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td>u_foc_top/u_iq_pi/n838_s15/I1</td>
</tr>
<tr>
<td>11.549</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s15/F</td>
</tr>
<tr>
<td>11.707</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td>u_foc_top/u_iq_pi/n838_s6/I1</td>
</tr>
<tr>
<td>12.233</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s6/F</td>
</tr>
<tr>
<td>12.235</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[3][A]</td>
<td>u_foc_top/u_iq_pi/n838_s2/I2</td>
</tr>
<tr>
<td>12.733</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R14C49[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s2/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td>u_foc_top/u_iq_pi/n811_s1/I0</td>
</tr>
<tr>
<td>13.866</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n811_s1/F</td>
</tr>
<tr>
<td>13.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kidelta_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td>u_foc_top/u_iq_pi/kidelta_28_s0/CLK</td>
</tr>
<tr>
<td>28.600</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[1][B]</td>
<td>u_foc_top/u_iq_pi/kidelta_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.186, 50.397%; route: 5.706, 46.487%; tC2Q: 0.382, 3.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kidelta_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C37[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/Ki1_4_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>2.979</td>
<td>tNET</td>
<td>RR</td>
<td>57</td>
<td>DSP_R19[20]</td>
<td>u_foc_top/u_iq_pi/mult_581_s4/A[8]</td>
</tr>
<tr>
<td>8.713</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[20]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_581_s4/DOUT[34]</td>
</tr>
<tr>
<td>10.605</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td>u_foc_top/u_iq_pi/n838_s27/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s27/F</td>
</tr>
<tr>
<td>11.134</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td>u_foc_top/u_iq_pi/n838_s15/I1</td>
</tr>
<tr>
<td>11.549</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s15/F</td>
</tr>
<tr>
<td>11.707</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td>u_foc_top/u_iq_pi/n838_s6/I1</td>
</tr>
<tr>
<td>12.233</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s6/F</td>
</tr>
<tr>
<td>12.235</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[3][A]</td>
<td>u_foc_top/u_iq_pi/n838_s2/I2</td>
</tr>
<tr>
<td>12.733</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R14C49[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s2/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>u_foc_top/u_iq_pi/n810_s1/I0</td>
</tr>
<tr>
<td>13.866</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n810_s1/F</td>
</tr>
<tr>
<td>13.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kidelta_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>u_foc_top/u_iq_pi/kidelta_29_s0/CLK</td>
</tr>
<tr>
<td>28.600</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>u_foc_top/u_iq_pi/kidelta_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.186, 50.397%; route: 5.706, 46.487%; tC2Q: 0.382, 3.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kidelta_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C37[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/Ki1_4_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>2.979</td>
<td>tNET</td>
<td>RR</td>
<td>57</td>
<td>DSP_R19[20]</td>
<td>u_foc_top/u_iq_pi/mult_581_s4/A[8]</td>
</tr>
<tr>
<td>8.713</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[20]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_581_s4/DOUT[34]</td>
</tr>
<tr>
<td>10.605</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td>u_foc_top/u_iq_pi/n838_s27/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s27/F</td>
</tr>
<tr>
<td>11.134</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td>u_foc_top/u_iq_pi/n838_s15/I1</td>
</tr>
<tr>
<td>11.549</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s15/F</td>
</tr>
<tr>
<td>11.707</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td>u_foc_top/u_iq_pi/n838_s6/I1</td>
</tr>
<tr>
<td>12.233</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s6/F</td>
</tr>
<tr>
<td>12.235</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[3][A]</td>
<td>u_foc_top/u_iq_pi/n838_s2/I2</td>
</tr>
<tr>
<td>12.733</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R14C49[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s2/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td>u_foc_top/u_iq_pi/n809_s1/I0</td>
</tr>
<tr>
<td>13.866</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n809_s1/F</td>
</tr>
<tr>
<td>13.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kidelta_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td>u_foc_top/u_iq_pi/kidelta_30_s0/CLK</td>
</tr>
<tr>
<td>28.600</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[0][B]</td>
<td>u_foc_top/u_iq_pi/kidelta_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.186, 50.397%; route: 5.706, 46.487%; tC2Q: 0.382, 3.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.349</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>u_foc_top/u_iq_pi/n399_s1/I0</td>
</tr>
<tr>
<td>13.875</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n399_s1/F</td>
</tr>
<tr>
<td>13.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.700</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_17_s0/CLK</td>
</tr>
<tr>
<td>28.636</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.034, 49.120%; route: 5.868, 47.766%; tC2Q: 0.382, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.349</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>u_foc_top/u_iq_pi/n398_s1/I0</td>
</tr>
<tr>
<td>13.875</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n398_s1/F</td>
</tr>
<tr>
<td>13.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.700</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_18_s0/CLK</td>
</tr>
<tr>
<td>28.636</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.034, 49.120%; route: 5.868, 47.766%; tC2Q: 0.382, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.617</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.326</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td>u_foc_top/u_iq_pi/n387_s1/I0</td>
</tr>
<tr>
<td>13.853</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n387_s1/F</td>
</tr>
<tr>
<td>13.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.681</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_29_s0/CLK</td>
</tr>
<tr>
<td>28.617</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[1][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.034, 49.210%; route: 5.845, 47.671%; tC2Q: 0.382, 3.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.617</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.326</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td>u_foc_top/u_iq_pi/n386_s1/I0</td>
</tr>
<tr>
<td>13.853</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n386_s1/F</td>
</tr>
<tr>
<td>13.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.681</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_30_s0/CLK</td>
</tr>
<tr>
<td>28.617</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[0][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.034, 49.210%; route: 5.845, 47.671%; tC2Q: 0.382, 3.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.349</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>u_foc_top/u_iq_pi/n412_s1/I0</td>
</tr>
<tr>
<td>13.875</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n412_s1/F</td>
</tr>
<tr>
<td>13.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.709</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_4_s0/CLK</td>
</tr>
<tr>
<td>28.646</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C46[2][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.034, 49.120%; route: 5.868, 47.766%; tC2Q: 0.382, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.349</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td>u_foc_top/u_iq_pi/n411_s1/I0</td>
</tr>
<tr>
<td>13.875</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n411_s1/F</td>
</tr>
<tr>
<td>13.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.709</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_5_s0/CLK</td>
</tr>
<tr>
<td>28.646</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C46[2][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.034, 49.120%; route: 5.868, 47.766%; tC2Q: 0.382, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.349</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td>u_foc_top/u_iq_pi/n410_s1/I0</td>
</tr>
<tr>
<td>13.875</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n410_s1/F</td>
</tr>
<tr>
<td>13.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.709</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_6_s0/CLK</td>
</tr>
<tr>
<td>28.646</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C46[1][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.034, 49.120%; route: 5.868, 47.766%; tC2Q: 0.382, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.349</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_foc_top/u_iq_pi/n409_s1/I0</td>
</tr>
<tr>
<td>13.875</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n409_s1/F</td>
</tr>
<tr>
<td>13.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.709</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_7_s0/CLK</td>
</tr>
<tr>
<td>28.646</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.034, 49.120%; route: 5.868, 47.766%; tC2Q: 0.382, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.349</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>u_foc_top/u_iq_pi/n408_s1/I0</td>
</tr>
<tr>
<td>13.875</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n408_s1/F</td>
</tr>
<tr>
<td>13.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.709</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_8_s0/CLK</td>
</tr>
<tr>
<td>28.646</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.034, 49.120%; route: 5.868, 47.766%; tC2Q: 0.382, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.349</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>u_foc_top/u_iq_pi/n401_s1/I0</td>
</tr>
<tr>
<td>13.875</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n401_s1/F</td>
</tr>
<tr>
<td>13.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.709</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_15_s0/CLK</td>
</tr>
<tr>
<td>28.646</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.034, 49.120%; route: 5.868, 47.766%; tC2Q: 0.382, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.600</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kidelta_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>u_foc_top/u_iq_pi/Ki1_4_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C37[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/Ki1_4_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>2.979</td>
<td>tNET</td>
<td>RR</td>
<td>57</td>
<td>DSP_R19[20]</td>
<td>u_foc_top/u_iq_pi/mult_581_s4/A[8]</td>
</tr>
<tr>
<td>8.713</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[20]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_581_s4/DOUT[34]</td>
</tr>
<tr>
<td>10.605</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td>u_foc_top/u_iq_pi/n838_s27/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s27/F</td>
</tr>
<tr>
<td>11.134</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td>u_foc_top/u_iq_pi/n838_s15/I1</td>
</tr>
<tr>
<td>11.549</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s15/F</td>
</tr>
<tr>
<td>11.707</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td>u_foc_top/u_iq_pi/n838_s6/I1</td>
</tr>
<tr>
<td>12.233</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C49[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s6/F</td>
</tr>
<tr>
<td>12.235</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[3][A]</td>
<td>u_foc_top/u_iq_pi/n838_s2/I2</td>
</tr>
<tr>
<td>12.733</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R14C49[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n838_s2/F</td>
</tr>
<tr>
<td>13.405</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>u_foc_top/u_iq_pi/n814_s1/I0</td>
</tr>
<tr>
<td>13.820</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n814_s1/F</td>
</tr>
<tr>
<td>13.820</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kidelta_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>u_foc_top/u_iq_pi/kidelta_25_s0/CLK</td>
</tr>
<tr>
<td>28.600</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>u_foc_top/u_iq_pi/kidelta_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.140, 50.210%; route: 5.706, 46.663%; tC2Q: 0.382, 3.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.349</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>u_foc_top/u_iq_pi/n400_s1/I0</td>
</tr>
<tr>
<td>13.846</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n400_s1/F</td>
</tr>
<tr>
<td>13.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.700</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_16_s0/CLK</td>
</tr>
<tr>
<td>28.636</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.005, 49.000%; route: 5.868, 47.878%; tC2Q: 0.382, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.592</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>u_foc_top/u_iq_pi/pdelta_14_s0/CLK</td>
</tr>
<tr>
<td>1.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C49[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/pdelta_14_s0/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>49</td>
<td>DSP_R19[8]</td>
<td>u_foc_top/u_iq_pi/mult_254_s2/A[14]</td>
</tr>
<tr>
<td>8.167</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[8]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/mult_254_s2/DOUT[19]</td>
</tr>
<tr>
<td>9.611</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s19/I3</td>
</tr>
<tr>
<td>10.073</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s19/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>u_foc_top/u_iq_pi/n415_s10/I1</td>
</tr>
<tr>
<td>10.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s10/F</td>
</tr>
<tr>
<td>11.556</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_foc_top/u_iq_pi/n415_s4/I1</td>
</tr>
<tr>
<td>12.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s4/F</td>
</tr>
<tr>
<td>12.085</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>u_foc_top/u_iq_pi/n415_s2/I0</td>
</tr>
<tr>
<td>12.583</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n415_s2/F</td>
</tr>
<tr>
<td>13.349</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[3][A]</td>
<td>u_foc_top/u_iq_pi/n413_s1/I0</td>
</tr>
<tr>
<td>13.846</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C46[3][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_iq_pi/n413_s1/F</td>
</tr>
<tr>
<td>13.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[3][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.709</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[3][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_3_s0/CLK</td>
</tr>
<tr>
<td>28.646</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C46[3][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.005, 49.000%; route: 5.868, 47.878%; tC2Q: 0.382, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_svpwm/x2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_svpwm/y3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.054</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>u_foc_top/u_svpwm/x2_1_s0/CLK</td>
</tr>
<tr>
<td>1.234</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/x2_1_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/y3_0_s1/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.048</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>u_foc_top/u_svpwm/y3_0_s1/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>u_foc_top/u_svpwm/y3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.116, 39.241%; tC2Q: 0.180, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_svpwm/x2_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_svpwm/y3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.060</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>u_foc_top/u_svpwm/x2_2_s0/CLK</td>
</tr>
<tr>
<td>1.240</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/x2_2_s0/Q</td>
</tr>
<tr>
<td>1.458</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/y3_0_s1/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.048</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>u_foc_top/u_svpwm/y3_0_s1/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>u_foc_top/u_svpwm/y3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.217, 54.717%; tC2Q: 0.180, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_cartesian2polar/acca_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.069</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>u_foc_top/u_cartesian2polar/acca_5_s1/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R6C40[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/acca_5_s1/Q</td>
</tr>
<tr>
<td>1.475</td>
<td>0.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/rom_a_0_s5/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.048</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s5/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.226, 55.692%; tC2Q: 0.180, 44.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_svpwm/x2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_svpwm/y3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.060</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[0][B]</td>
<td>u_foc_top/u_svpwm/x2_3_s0/CLK</td>
</tr>
<tr>
<td>1.240</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C48[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/x2_3_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/y3_0_s1/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.048</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>u_foc_top/u_svpwm/y3_0_s1/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>u_foc_top/u_svpwm/y3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_cartesian2polar/acca_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.069</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>u_foc_top/u_cartesian2polar/acca_5_s1/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R6C40[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/acca_5_s1/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/rom_a_0_s4/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.043</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s4/CLK</td>
</tr>
<tr>
<td>1.161</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.229, 55.963%; tC2Q: 0.180, 44.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_cartesian2polar/acca_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>u_foc_top/u_cartesian2polar/acca_13_s1/CLK</td>
</tr>
<tr>
<td>1.239</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/acca_13_s1/Q</td>
</tr>
<tr>
<td>1.484</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/rom_a_0_s3/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.048</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s3/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.380, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 57.647%; tC2Q: 0.180, 42.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_cartesian2polar/acca_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>u_foc_top/u_cartesian2polar/acca_11_s1/CLK</td>
</tr>
<tr>
<td>1.239</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C37[2][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/acca_11_s1/Q</td>
</tr>
<tr>
<td>1.484</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/rom_a_0_s3/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.048</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s3/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.380, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 57.647%; tC2Q: 0.180, 42.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_cartesian2polar/acca_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.066</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>u_foc_top/u_cartesian2polar/acca_3_s1/CLK</td>
</tr>
<tr>
<td>1.246</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/acca_3_s1/Q</td>
</tr>
<tr>
<td>1.491</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/rom_a_0_s2/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.053</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s2/CLK</td>
</tr>
<tr>
<td>1.171</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 57.647%; tC2Q: 0.180, 42.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_cartesian2polar/acca_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>u_foc_top/u_cartesian2polar/acca_11_s1/CLK</td>
</tr>
<tr>
<td>1.239</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C37[2][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/acca_11_s1/Q</td>
</tr>
<tr>
<td>1.501</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/rom_a_0_s4/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.043</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s4/CLK</td>
</tr>
<tr>
<td>1.161</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.380, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 59.322%; tC2Q: 0.180, 40.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_svpwm/x2_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_svpwm/y3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.054</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td>u_foc_top/u_svpwm/x2_8_s0/CLK</td>
</tr>
<tr>
<td>1.234</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/x2_8_s0/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/y3_0_s1/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.048</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>u_foc_top/u_svpwm/y3_0_s1/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>u_foc_top/u_svpwm/y3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 61.394%; tC2Q: 0.180, 38.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_svpwm/x2_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_svpwm/y3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.054</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>u_foc_top/u_svpwm/x2_4_s0/CLK</td>
</tr>
<tr>
<td>1.234</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/x2_4_s0/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/y3_0_s1/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.048</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>u_foc_top/u_svpwm/y3_0_s1/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>u_foc_top/u_svpwm/y3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 61.394%; tC2Q: 0.180, 38.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_svpwm/x2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_svpwm/y3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.054</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][B]</td>
<td>u_foc_top/u_svpwm/x2_0_s0/CLK</td>
</tr>
<tr>
<td>1.234</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/x2_0_s0/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/y3_0_s1/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.048</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>u_foc_top/u_svpwm/y3_0_s1/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>u_foc_top/u_svpwm/y3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 61.394%; tC2Q: 0.180, 38.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_cartesian2polar/acca_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>u_foc_top/u_cartesian2polar/acca_14_s1/CLK</td>
</tr>
<tr>
<td>1.239</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C37[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/acca_14_s1/Q</td>
</tr>
<tr>
<td>1.534</td>
<td>0.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/rom_a_0_s3/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.048</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s3/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.380, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.295, 62.105%; tC2Q: 0.180, 37.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_svpwm/rom_x_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_svpwm/rom_x_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.046</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[1][A]</td>
<td>u_foc_top/u_svpwm/rom_x_3_s1/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C49[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/rom_x_3_s1/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][A]</td>
<td>u_foc_top/u_svpwm/n1161_s0/I1</td>
</tr>
<tr>
<td>1.421</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_svpwm/n1161_s0/F</td>
</tr>
<tr>
<td>1.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/rom_x_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.046</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[1][A]</td>
<td>u_foc_top/u_svpwm/rom_x_3_s1/CLK</td>
</tr>
<tr>
<td>1.048</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C49[1][A]</td>
<td>u_foc_top/u_svpwm/rom_x_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.038</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_svpwm/rom_x_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_svpwm/rom_x_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.036</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>u_foc_top/u_svpwm/rom_x_4_s1/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/rom_x_4_s1/Q</td>
</tr>
<tr>
<td>1.220</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>u_foc_top/u_svpwm/n1160_s0/I1</td>
</tr>
<tr>
<td>1.411</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_svpwm/n1160_s0/F</td>
</tr>
<tr>
<td>1.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/rom_x_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.036</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>u_foc_top/u_svpwm/rom_x_4_s1/CLK</td>
</tr>
<tr>
<td>1.038</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>u_foc_top/u_svpwm/rom_x_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_cartesian2polar/theta_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/theta_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td>u_foc_top/u_cartesian2polar/theta_6_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C41[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/theta_6_s0/Q</td>
</tr>
<tr>
<td>1.257</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td>u_foc_top/u_cartesian2polar/n550_s0/I2</td>
</tr>
<tr>
<td>1.449</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_cartesian2polar/n550_s0/F</td>
</tr>
<tr>
<td>1.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/theta_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.074</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td>u_foc_top/u_cartesian2polar/theta_6_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C41[1][A]</td>
<td>u_foc_top/u_cartesian2polar/theta_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_as5600_read/send_shift_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_as5600_read/send_shift_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.066</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C56[1][A]</td>
<td>u_as5600_read/send_shift_3_s0/CLK</td>
</tr>
<tr>
<td>1.243</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C56[1][A]</td>
<td style=" font-weight:bold;">u_as5600_read/send_shift_3_s0/Q</td>
</tr>
<tr>
<td>1.250</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C56[1][A]</td>
<td>u_as5600_read/n755_s1/I1</td>
</tr>
<tr>
<td>1.441</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C56[1][A]</td>
<td style=" background: #97FFFF;">u_as5600_read/n755_s1/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C56[1][A]</td>
<td style=" font-weight:bold;">u_as5600_read/send_shift_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.066</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C56[1][A]</td>
<td>u_as5600_read/send_shift_3_s0/CLK</td>
</tr>
<tr>
<td>1.068</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C56[1][A]</td>
<td>u_as5600_read/send_shift_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_as5600_read/clkcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_as5600_read/clkcnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.046</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[1][A]</td>
<td>u_as5600_read/clkcnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R29C53[1][A]</td>
<td style=" font-weight:bold;">u_as5600_read/clkcnt_5_s0/Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C53[1][A]</td>
<td>u_as5600_read/n40_s2/I2</td>
</tr>
<tr>
<td>1.421</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C53[1][A]</td>
<td style=" background: #97FFFF;">u_as5600_read/n40_s2/F</td>
</tr>
<tr>
<td>1.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C53[1][A]</td>
<td style=" font-weight:bold;">u_as5600_read/clkcnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.046</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[1][A]</td>
<td>u_as5600_read/clkcnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.048</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C53[1][A]</td>
<td>u_as5600_read/clkcnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_monitor/itoa_sign_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_monitor/itoa_sign_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_uart_monitor/itoa_sign_s4/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_uart_monitor/itoa_sign_s4/Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_uart_monitor/n446_s3/I2</td>
</tr>
<tr>
<td>1.420</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">u_uart_monitor/n446_s3/F</td>
</tr>
<tr>
<td>1.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_uart_monitor/itoa_sign_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_uart_monitor/itoa_sign_s4/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_uart_monitor/itoa_sign_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_monitor/ccnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_monitor/ccnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>u_uart_monitor/ccnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R29C34[0][A]</td>
<td style=" font-weight:bold;">u_uart_monitor/ccnt_0_s0/Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>u_uart_monitor/n696_s1/I0</td>
</tr>
<tr>
<td>1.420</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">u_uart_monitor/n696_s1/F</td>
</tr>
<tr>
<td>1.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" font-weight:bold;">u_uart_monitor/ccnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>u_uart_monitor/ccnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>u_uart_monitor/ccnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.055</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_monitor/ccnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_monitor/ccnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.054</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>u_uart_monitor/ccnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C34[1][A]</td>
<td style=" font-weight:bold;">u_uart_monitor/ccnt_7_s0/Q</td>
</tr>
<tr>
<td>1.242</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>u_uart_monitor/n689_s1/I0</td>
</tr>
<tr>
<td>1.433</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" background: #97FFFF;">u_uart_monitor/n689_s1/F</td>
</tr>
<tr>
<td>1.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" font-weight:bold;">u_uart_monitor/ccnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.054</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>u_uart_monitor/ccnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.055</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>u_uart_monitor/ccnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C58[0][A]</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C58[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_adc_sn_ctrl/cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C58[0][A]</td>
<td>u_foc_top/u_adc_sn_ctrl/n44_s2/I1</td>
</tr>
<tr>
<td>1.420</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C58[0][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_adc_sn_ctrl/n44_s2/F</td>
</tr>
<tr>
<td>1.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C58[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_adc_sn_ctrl/cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C58[0][A]</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C58[0][A]</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_svpwm/rom_x_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_svpwm/rom_x_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.046</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>u_foc_top/u_svpwm/rom_x_0_s1/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R11C49[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/rom_x_0_s1/Q</td>
</tr>
<tr>
<td>1.234</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>u_foc_top/u_svpwm/n1164_s2/I1</td>
</tr>
<tr>
<td>1.425</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_svpwm/n1164_s2/F</td>
</tr>
<tr>
<td>1.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/rom_x_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.046</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>u_foc_top/u_svpwm/rom_x_0_s1/CLK</td>
</tr>
<tr>
<td>1.048</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C49[0][A]</td>
<td>u_foc_top/u_svpwm/rom_x_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_svpwm/rom_x_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_svpwm/rom_x_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.046</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>u_foc_top/u_svpwm/rom_x_5_s1/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C45[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/rom_x_5_s1/Q</td>
</tr>
<tr>
<td>1.234</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>u_foc_top/u_svpwm/n1159_s0/I1</td>
</tr>
<tr>
<td>1.425</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_svpwm/n1159_s0/F</td>
</tr>
<tr>
<td>1.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_svpwm/rom_x_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.046</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>u_foc_top/u_svpwm/rom_x_5_s1/CLK</td>
</tr>
<tr>
<td>1.048</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C45[1][A]</td>
<td>u_foc_top/u_svpwm/rom_x_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/u_cartesian2polar/theta_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/theta_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.049</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>u_foc_top/u_cartesian2polar/theta_4_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C39[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/theta_4_s0/Q</td>
</tr>
<tr>
<td>1.237</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>u_foc_top/u_cartesian2polar/n552_s0/I2</td>
</tr>
<tr>
<td>1.428</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">u_foc_top/u_cartesian2polar/n552_s0/F</td>
</tr>
<tr>
<td>1.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/theta_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.049</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>u_foc_top/u_cartesian2polar/theta_4_s0/CLK</td>
</tr>
<tr>
<td>1.050</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>u_foc_top/u_cartesian2polar/theta_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_park_tr/n234_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.923</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.516</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>u_foc_top/n61_s2/I0</td>
</tr>
<tr>
<td>4.751</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">u_foc_top/n61_s2/F</td>
</tr>
<tr>
<td>7.711</td>
<td>2.960</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>DSP_R19[19]</td>
<td style=" font-weight:bold;">u_foc_top/u_park_tr/n234_s0/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.702</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[19]</td>
<td>u_foc_top/u_park_tr/n234_s0/CLK[0]</td>
</tr>
<tr>
<td>28.451</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[19]</td>
<td>u_foc_top/u_park_tr/n234_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 3.809%; route: 5.552, 89.992%; tC2Q: 0.382, 6.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.880, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_park_tr/n138_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.923</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.516</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>u_foc_top/n61_s2/I0</td>
</tr>
<tr>
<td>4.751</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">u_foc_top/n61_s2/F</td>
</tr>
<tr>
<td>7.196</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[18]</td>
<td style=" font-weight:bold;">u_foc_top/u_park_tr/n138_s0/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.692</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[18]</td>
<td>u_foc_top/u_park_tr/n138_s0/CLK[0]</td>
</tr>
<tr>
<td>28.441</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[18]</td>
<td>u_foc_top/u_park_tr/n138_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.156%; route: 5.037, 89.080%; tC2Q: 0.382, 6.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_park_tr/n202_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.923</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.516</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>u_foc_top/n61_s2/I0</td>
</tr>
<tr>
<td>4.751</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">u_foc_top/n61_s2/F</td>
</tr>
<tr>
<td>6.992</td>
<td>2.241</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>DSP_R19[17]</td>
<td style=" font-weight:bold;">u_foc_top/u_park_tr/n202_s0/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.683</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[17]</td>
<td>u_foc_top/u_park_tr/n202_s0/CLK[0]</td>
</tr>
<tr>
<td>28.432</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[17]</td>
<td>u_foc_top/u_park_tr/n202_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 4.311%; route: 4.834, 88.672%; tC2Q: 0.382, 7.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_park_tr/n170_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.923</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.516</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>u_foc_top/n61_s2/I0</td>
</tr>
<tr>
<td>4.751</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">u_foc_top/n61_s2/F</td>
</tr>
<tr>
<td>5.948</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">u_foc_top/u_park_tr/n170_s0/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.692</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td>u_foc_top/u_park_tr/n170_s0/CLK[0]</td>
</tr>
<tr>
<td>28.441</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[16]</td>
<td>u_foc_top/u_park_tr/n170_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 5.332%; route: 3.790, 85.990%; tC2Q: 0.382, 8.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/mult_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.923</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.516</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>u_foc_top/n61_s2/I0</td>
</tr>
<tr>
<td>4.751</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">u_foc_top/n61_s2/F</td>
</tr>
<tr>
<td>5.773</td>
<td>1.023</td>
<td>tNET</td>
<td>FF</td>
<td>14</td>
<td>DSP_R19[6]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/mult_3_s1/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.692</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[6]</td>
<td>u_foc_top/u_cartesian2polar/mult_3_s1/CLK[0]</td>
</tr>
<tr>
<td>28.441</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[6]</td>
<td>u_foc_top/u_cartesian2polar/mult_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 5.552%; route: 3.615, 85.411%; tC2Q: 0.382, 9.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/mult_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.923</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.516</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>u_foc_top/n61_s2/I0</td>
</tr>
<tr>
<td>4.751</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">u_foc_top/n61_s2/F</td>
</tr>
<tr>
<td>5.406</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>12</td>
<td>DSP_R19[7]</td>
<td style=" font-weight:bold;">u_foc_top/mult_19_s1/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.702</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[7]</td>
<td>u_foc_top/mult_19_s1/CLK[0]</td>
</tr>
<tr>
<td>28.451</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[7]</td>
<td>u_foc_top/mult_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 6.080%; route: 3.247, 84.023%; tC2Q: 0.382, 9.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.880, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/smtb_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/smtb_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>u_foc_top/u_cartesian2polar/smtb_9_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>u_foc_top/u_cartesian2polar/smtb_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/smtb_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/smtb_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>u_foc_top/u_cartesian2polar/smtb_20_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>u_foc_top/u_cartesian2polar/smtb_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/smtb_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/smtb_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>u_foc_top/u_cartesian2polar/smtb_21_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[0][B]</td>
<td>u_foc_top/u_cartesian2polar/smtb_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/smtb_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/smtb_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>u_foc_top/u_cartesian2polar/smtb_22_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>u_foc_top/u_cartesian2polar/smtb_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/smtb_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/smtb_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td>u_foc_top/u_cartesian2polar/smtb_23_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[1][B]</td>
<td>u_foc_top/u_cartesian2polar/smtb_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kidelta_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kidelta_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>u_foc_top/u_iq_pi/kidelta_0_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>u_foc_top/u_iq_pi/kidelta_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kidelta_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kidelta_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>u_foc_top/u_iq_pi/kidelta_25_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[3][A]</td>
<td>u_foc_top/u_iq_pi/kidelta_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kidelta_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kidelta_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>u_foc_top/u_iq_pi/kidelta_26_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>u_foc_top/u_iq_pi/kidelta_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kidelta_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kidelta_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td>u_foc_top/u_iq_pi/kidelta_27_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[2][A]</td>
<td>u_foc_top/u_iq_pi/kidelta_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kidelta_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kidelta_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][B]</td>
<td>u_foc_top/u_iq_pi/kidelta_28_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[1][B]</td>
<td>u_foc_top/u_iq_pi/kidelta_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kidelta_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kidelta_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>u_foc_top/u_iq_pi/kidelta_29_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>u_foc_top/u_iq_pi/kidelta_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kidelta_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kidelta_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][B]</td>
<td>u_foc_top/u_iq_pi/kidelta_30_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[0][B]</td>
<td>u_foc_top/u_iq_pi/kidelta_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_park_tr/u_sincos/o_sin_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C59[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_park_tr/u_sincos/o_sin_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C59[0][A]</td>
<td>u_foc_top/u_park_tr/u_sincos/o_sin_6_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C59[0][A]</td>
<td>u_foc_top/u_park_tr/u_sincos/o_sin_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_park_tr/u_sincos/o_sin_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_park_tr/u_sincos/o_sin_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][A]</td>
<td>u_foc_top/u_park_tr/u_sincos/o_sin_11_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C55[1][A]</td>
<td>u_foc_top/u_park_tr/u_sincos/o_sin_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_park_tr/u_sincos/o_sin_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[1][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_park_tr/u_sincos/o_sin_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][B]</td>
<td>u_foc_top/u_park_tr/u_sincos/o_sin_15_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C55[1][B]</td>
<td>u_foc_top/u_park_tr/u_sincos/o_sin_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_park_tr/u_sincos/cos_tmp_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_park_tr/u_sincos/cos_tmp_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[0][A]</td>
<td>u_foc_top/u_park_tr/u_sincos/cos_tmp_11_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C55[0][A]</td>
<td>u_foc_top/u_park_tr/u_sincos/cos_tmp_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_park_tr/u_sincos/cos_tmp_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_park_tr/u_sincos/cos_tmp_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[0][B]</td>
<td>u_foc_top/u_park_tr/u_sincos/cos_tmp_15_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C55[0][B]</td>
<td>u_foc_top/u_park_tr/u_sincos/cos_tmp_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_park_tr/u_sincos/sin_z_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_park_tr/u_sincos/sin_z_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td>u_foc_top/u_park_tr/u_sincos/sin_z_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C55[2][A]</td>
<td>u_foc_top/u_park_tr/u_sincos/sin_z_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_park_tr/u_sincos/sin_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.908</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>4.079</td>
<td>2.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[2][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_park_tr/u_sincos/sin_s_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>27.143</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.664</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][B]</td>
<td>u_foc_top/u_park_tr/u_sincos/sin_s_s0/CLK</td>
</tr>
<tr>
<td>28.316</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C55[2][B]</td>
<td>u_foc_top/u_park_tr/u_sincos/sin_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.143</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.170, 85.519%; tC2Q: 0.368, 14.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.842, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/absx_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/absx_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.046</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>u_foc_top/u_cartesian2polar/absx_4_s1/CLK</td>
</tr>
<tr>
<td>0.858</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>u_foc_top/u_cartesian2polar/absx_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/accb_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/accb_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.046</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>u_foc_top/u_cartesian2polar/accb_12_s1/CLK</td>
</tr>
<tr>
<td>0.858</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>u_foc_top/u_cartesian2polar/accb_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/accb_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/accb_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.046</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_foc_top/u_cartesian2polar/accb_13_s1/CLK</td>
</tr>
<tr>
<td>0.858</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_foc_top/u_cartesian2polar/accb_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/accb_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/accb_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.046</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>u_foc_top/u_cartesian2polar/accb_17_s1/CLK</td>
</tr>
<tr>
<td>0.858</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>u_foc_top/u_cartesian2polar/accb_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/accb_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/accb_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.046</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td>u_foc_top/u_cartesian2polar/accb_20_s1/CLK</td>
</tr>
<tr>
<td>0.858</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[2][B]</td>
<td>u_foc_top/u_cartesian2polar/accb_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/absy_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/absy_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.046</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>u_foc_top/u_cartesian2polar/absy_4_s0/CLK</td>
</tr>
<tr>
<td>0.858</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>u_foc_top/u_cartesian2polar/absy_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.413</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[2][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.087</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[2][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta_9_s0/CLK</td>
</tr>
<tr>
<td>0.898</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[2][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.045</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.191, 86.873%; tC2Q: 0.180, 13.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.408, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.413</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.087</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta_10_s0/CLK</td>
</tr>
<tr>
<td>0.898</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.045</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.191, 86.873%; tC2Q: 0.180, 13.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.408, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.413</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.087</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta_11_s0/CLK</td>
</tr>
<tr>
<td>0.898</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.045</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.191, 86.873%; tC2Q: 0.180, 13.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.408, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.413</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.087</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta_12_s0/CLK</td>
</tr>
<tr>
<td>0.898</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[0][B]</td>
<td>u_foc_top/u_iq_pi/kpdelta_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.045</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.191, 86.873%; tC2Q: 0.180, 13.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.408, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.413</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.087</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta_13_s0/CLK</td>
</tr>
<tr>
<td>0.898</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.045</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.191, 86.873%; tC2Q: 0.180, 13.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.408, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.411</td>
<td>1.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.085</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta_14_s0/CLK</td>
</tr>
<tr>
<td>0.896</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[3][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.189, 86.852%; tC2Q: 0.180, 13.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.406, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_iq_pi/kpdelta_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.413</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_iq_pi/kpdelta_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.087</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta_21_s0/CLK</td>
</tr>
<tr>
<td>0.898</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[3][A]</td>
<td>u_foc_top/u_iq_pi/kpdelta_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.045</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.191, 86.873%; tC2Q: 0.180, 13.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.408, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_15_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C58[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_adc_sn_ctrl/cnt_15_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C58[1][A]</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_15_s7/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C58[1][A]</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_15_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C58[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_adc_sn_ctrl/cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C58[0][A]</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C58[0][A]</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C58[3][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_adc_sn_ctrl/cnt_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C58[3][A]</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_6_s1/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C58[3][A]</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C58[2][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_adc_sn_ctrl/cnt_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C58[2][A]</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_8_s1/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C58[2][A]</td>
<td>u_foc_top/u_adc_sn_ctrl/cnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_adc_sn_ctrl/latch1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C58[1][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_adc_sn_ctrl/latch1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C58[1][B]</td>
<td>u_foc_top/u_adc_sn_ctrl/latch1_s0/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C58[1][B]</td>
<td>u_foc_top/u_adc_sn_ctrl/latch1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/accb_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/accb_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td>u_foc_top/u_cartesian2polar/accb_9_s1/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[3][A]</td>
<td>u_foc_top/u_cartesian2polar/accb_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/accb_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/accb_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>u_foc_top/u_cartesian2polar/accb_15_s1/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>u_foc_top/u_cartesian2polar/accb_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/accb_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/accb_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>u_foc_top/u_cartesian2polar/accb_16_s1/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>u_foc_top/u_cartesian2polar/accb_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/accb_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/accb_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>u_foc_top/u_cartesian2polar/accb_18_s1/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>u_foc_top/u_cartesian2polar/accb_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/accb_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/accb_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>u_foc_top/u_cartesian2polar/accb_19_s1/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[0][B]</td>
<td>u_foc_top/u_cartesian2polar/accb_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/accb_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/accb_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_foc_top/u_cartesian2polar/accb_21_s1/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_foc_top/u_cartesian2polar/accb_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_foc_top/init_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_foc_top/u_cartesian2polar/accb_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_foc_top/init_done_s0/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>838</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_foc_top/init_done_s0/Q</td>
</tr>
<tr>
<td>2.368</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" font-weight:bold;">u_foc_top/u_cartesian2polar/accb_22_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>1379</td>
<td>PLL_R[1]</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.042</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_foc_top/u_cartesian2polar/accb_22_s1/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_foc_top/u_cartesian2polar/accb_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 86.428%; tC2Q: 0.180, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.070</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.070</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_foc_top/u_park_tr/u_sincos/rom_y_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.250</td>
<td>0.679</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>15.125</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>u_foc_top/u_park_tr/u_sincos/rom_y_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.196</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>u_foc_top/u_park_tr/u_sincos/rom_y_0_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.070</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.070</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.250</td>
<td>0.679</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>15.125</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.196</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.073</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.073</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_foc_top/u_park_tr/u_sincos/rom_y_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.557</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>u_foc_top/u_park_tr/u_sincos/rom_y_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.250</td>
<td>0.679</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.630</td>
<td>0.380</td>
<td>tNET</td>
<td>FF</td>
<td>u_foc_top/u_park_tr/u_sincos/rom_y_0_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.073</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.073</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.557</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.250</td>
<td>0.679</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.630</td>
<td>0.380</td>
<td>tNET</td>
<td>FF</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_foc_top/mult_19_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.559</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_foc_top/mult_19_s1/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.250</td>
<td>0.679</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.633</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>u_foc_top/mult_19_s1/CLK[0]</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_foc_top/u_park_tr/n234_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.679</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.559</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>u_foc_top/u_park_tr/n234_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.250</td>
<td>0.679</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>14.633</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>u_foc_top/u_park_tr/n234_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_foc_top/u_park_tr/n234_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.250</td>
<td>0.679</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>15.125</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>u_foc_top/u_park_tr/n234_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.199</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>u_foc_top/u_park_tr/n234_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.074</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.074</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_foc_top/mult_19_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.250</td>
<td>0.679</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>15.125</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>u_foc_top/mult_19_s1/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.199</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>u_foc_top/mult_19_s1/CLK[0]</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.075</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.075</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_foc_top/u_svpwm/y3_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.250</td>
<td>0.679</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>15.116</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>u_foc_top/u_svpwm/y3_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.191</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>u_foc_top/u_svpwm/y3_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.075</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.075</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>14.250</td>
<td>0.679</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>15.116</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.143</td>
<td>0.000</td>
<td></td>
<td></td>
<td>your_instance_name/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>27.822</td>
<td>0.679</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>28.191</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>u_foc_top/u_cartesian2polar/rom_a_0_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1379</td>
<td>clk</td>
<td>14.566</td>
<td>0.922</td>
</tr>
<tr>
<td>838</td>
<td>init_done</td>
<td>20.740</td>
<td>2.592</td>
</tr>
<tr>
<td>130</td>
<td>en1</td>
<td>23.868</td>
<td>2.829</td>
</tr>
<tr>
<td>129</td>
<td>en2</td>
<td>23.588</td>
<td>3.063</td>
</tr>
<tr>
<td>81</td>
<td>n65_7</td>
<td>20.008</td>
<td>2.750</td>
</tr>
<tr>
<td>61</td>
<td>n3654_4</td>
<td>20.848</td>
<td>2.078</td>
</tr>
<tr>
<td>59</td>
<td>n2280_4</td>
<td>22.013</td>
<td>1.419</td>
</tr>
<tr>
<td>57</td>
<td>smta_27_8</td>
<td>21.733</td>
<td>1.359</td>
</tr>
<tr>
<td>44</td>
<td>acca_15_8</td>
<td>19.942</td>
<td>1.694</td>
</tr>
<tr>
<td>43</td>
<td>en_adc</td>
<td>24.887</td>
<td>1.614</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R19C38</td>
<td>52.78%</td>
</tr>
<tr>
<td>R19C41</td>
<td>52.78%</td>
</tr>
<tr>
<td>R9C37</td>
<td>51.39%</td>
</tr>
<tr>
<td>R19C36</td>
<td>51.39%</td>
</tr>
<tr>
<td>R19C39</td>
<td>51.39%</td>
</tr>
<tr>
<td>R21C50</td>
<td>50.00%</td>
</tr>
<tr>
<td>R19C35</td>
<td>48.61%</td>
</tr>
<tr>
<td>R19C37</td>
<td>48.61%</td>
</tr>
<tr>
<td>R23C49</td>
<td>48.61%</td>
</tr>
<tr>
<td>R21C36</td>
<td>48.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
