{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503576220529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503576220529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 20:03:40 2017 " "Processing started: Thu Aug 24 20:03:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503576220529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503576220529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdr_test -c sdr_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdr_test -c sdr_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503576220529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1503576221046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3b_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file lc3b_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lc3b_types (SystemVerilog) " "Found design unit 1: lc3b_types (SystemVerilog)" {  } { { "lc3b_types.sv" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/lc3b_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_para.v 0 0 " "Found 0 design units, including 0 entities, in source file sdr_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_speed_select " "Found entity 1: uart_speed_select" {  } { { "uart_speed_select.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_speed_select.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl " "Found entity 1: uart_ctrl" {  } { { "uart_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221108 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sdr_test.v(136) " "Verilog HDL Module Instantiation warning at sdr_test.v(136): ignored dangling comma in List of Port Connections" {  } { { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1503576221108 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "sdr_test sdr_test.v(22) " "Verilog Module Declaration warning at sdr_test.v(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"sdr_test\"" {  } { { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 22 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576221108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_test " "Found entity 1: sdr_test" {  } { { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "sdram_cmd.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_cmd.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "sdram_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_ctrl.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "sdram_top.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_wr_data.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_data " "Found entity 1: sdram_wr_data" {  } { { "sdram_wr_data.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_wr_data.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_ctrl " "Found entity 1: sys_ctrl" {  } { { "sys_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sys_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_ctrl " "Found entity 1: PLL_ctrl" {  } { { "PLL_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/PLL_ctrl.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "wrfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdfifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdfifo_ctrl " "Found entity 1: sdfifo_ctrl" {  } { { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datagene.v 1 1 " "Found 1 design units, including 1 entities, in source file datagene.v" { { "Info" "ISGN_ENTITY_NAME" "1 datagene " "Found entity 1: datagene" {  } { { "datagene.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/datagene.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_ctrl " "Found entity 1: clk_ctrl" {  } { { "clk_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/clk_ctrl.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array.sv 1 1 " "Found 1 design units, including 1 entities, in source file array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "array.sv" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/array.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576221130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576221130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdr_test " "Elaborating entity \"sdr_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1503576222062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_ctrl sys_ctrl:uut_sysctrl " "Elaborating entity \"sys_ctrl\" for hierarchy \"sys_ctrl:uut_sysctrl\"" {  } { { "sdr_test.v" "uut_sysctrl" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl " "Elaborating entity \"PLL\" for hierarchy \"sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\"" {  } { { "sys_ctrl.v" "uut_PLL_ctrl" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sys_ctrl.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/PLL.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component " "Elaborated megafunction instantiation \"sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/PLL.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component " "Instantiated megafunction \"sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -5000 " "Parameter \"clk1_phase_shift\" = \"-5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -3500 " "Parameter \"clk2_phase_shift\" = \"-3500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK2 " "Parameter \"compensate_clock\" = \"CLK2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222094 ""}  } { { "PLL.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/PLL.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1503576222094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576222162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576222162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"sys_ctrl:uut_sysctrl\|PLL:uut_PLL_ctrl\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:uut_sdramtop " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:uut_sdramtop\"" {  } { { "sdr_test.v" "uut_sdramtop" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:uut_sdramtop\|sdram_ctrl:module_001 " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:uut_sdramtop\|sdram_ctrl:module_001\"" {  } { { "sdram_top.v" "module_001" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222162 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(351) " "Verilog HDL Case Statement information at sdram_ctrl.v(351): all case item expressions in this case statement are onehot" {  } { { "sdram_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_ctrl.v" 351 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1503576222162 "|sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:uut_sdramtop\|sdram_cmd:module_002 " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:uut_sdramtop\|sdram_cmd:module_002\"" {  } { { "sdram_top.v" "module_002" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_top.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_wr_data sdram_top:uut_sdramtop\|sdram_wr_data:module_003 " "Elaborating entity \"sdram_wr_data\" for hierarchy \"sdram_top:uut_sdramtop\|sdram_wr_data:module_003\"" {  } { { "sdram_top.v" "module_003" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_top.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdfifo_ctrl sdfifo_ctrl:uut_sdffifoctrl " "Elaborating entity \"sdfifo_ctrl\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\"" {  } { { "sdr_test.v" "uut_sdffifoctrl" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222178 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__wire_read_stop sdfifo_ctrl.v(72) " "Verilog HDL or VHDL warning at sdfifo_ctrl.v(72): object \"__wire_read_stop\" assigned a value but never read" {  } { { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1503576222178 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdfifo_ctrl.v(79) " "Verilog HDL assignment warning at sdfifo_ctrl.v(79): truncated value with size 32 to match size of target (4)" {  } { { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503576222178 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\"" {  } { { "sdfifo_ctrl.v" "uut_wrfifo" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "wrfifo.v" "dcfifo_component" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/wrfifo.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "wrfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/wrfifo.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576222231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized TRUE " "Parameter \"clocks_are_synchronized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222231 ""}  } { { "wrfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/wrfifo.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1503576222231 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 178 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1503576222293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_sel1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_sel1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_sel1 " "Found entity 1: dcfifo_sel1" {  } { { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576222293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576222293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_sel1 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated " "Elaborating entity \"dcfifo_sel1\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576222309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576222309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|a_gray2bin_6ib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|a_gray2bin_6ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_sel1.tdf" "wrptr_g_gray2bin" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3p6 " "Found entity 1: a_graycounter_3p6" {  } { { "db/a_graycounter_3p6.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/a_graycounter_3p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576222362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576222362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3p6 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|a_graycounter_3p6:rdptr_g1p " "Elaborating entity \"a_graycounter_3p6\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|a_graycounter_3p6:rdptr_g1p\"" {  } { { "db/dcfifo_sel1.tdf" "rdptr_g1p" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_v6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_v6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_v6c " "Found entity 1: a_graycounter_v6c" {  } { { "db/a_graycounter_v6c.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/a_graycounter_v6c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576222409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576222409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_v6c sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|a_graycounter_v6c:wrptr_g1p " "Elaborating entity \"a_graycounter_v6c\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|a_graycounter_v6c:wrptr_g1p\"" {  } { { "db/dcfifo_sel1.tdf" "wrptr_g1p" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2s21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2s21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2s21 " "Found entity 1: altsyncram_2s21" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576222478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576222478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2s21 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram " "Elaborating entity \"altsyncram_2s21\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\"" {  } { { "db/dcfifo_sel1.tdf" "fifo_ram" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_uq7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uq7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_uq7 " "Found entity 1: alt_synch_pipe_uq7" {  } { { "db/alt_synch_pipe_uq7.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/alt_synch_pipe_uq7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576222494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576222494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_uq7 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|alt_synch_pipe_uq7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_uq7\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|alt_synch_pipe_uq7:rs_dgwp\"" {  } { { "db/dcfifo_sel1.tdf" "rs_dgwp" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_909.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_909 " "Found entity 1: dffpipe_909" {  } { { "db/dffpipe_909.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dffpipe_909.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576222494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576222494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_909 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|alt_synch_pipe_uq7:rs_dgwp\|dffpipe_909:dffpipe10 " "Elaborating entity \"dffpipe_909\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|alt_synch_pipe_uq7:rs_dgwp\|dffpipe_909:dffpipe10\"" {  } { { "db/alt_synch_pipe_uq7.tdf" "dffpipe10" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/alt_synch_pipe_uq7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fv7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fv7 " "Found entity 1: alt_synch_pipe_fv7" {  } { { "db/alt_synch_pipe_fv7.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/alt_synch_pipe_fv7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576222510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576222510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fv7 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|alt_synch_pipe_fv7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_fv7\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|alt_synch_pipe_fv7:ws_dgrp\"" {  } { { "db/dcfifo_sel1.tdf" "ws_dgrp" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_a09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_a09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_a09 " "Found entity 1: dffpipe_a09" {  } { { "db/dffpipe_a09.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dffpipe_a09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576222531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576222531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_a09 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|alt_synch_pipe_fv7:ws_dgrp\|dffpipe_a09:dffpipe12 " "Elaborating entity \"dffpipe_a09\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|alt_synch_pipe_fv7:ws_dgrp\|dffpipe_a09:dffpipe12\"" {  } { { "db/alt_synch_pipe_fv7.tdf" "dffpipe12" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/alt_synch_pipe_fv7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576222579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576222579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_sel1.tdf" "rdempty_eq_comp1_lsb" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576222647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576222647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|wrfifo:uut_wrfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_sel1.tdf" "rdemp_eq_comp_lsb_mux" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\"" {  } { { "sdfifo_ctrl.v" "uut_rdfifo" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datagene datagene:uut_datagene " "Elaborating entity \"datagene\" for hierarchy \"datagene:uut_datagene\"" {  } { { "sdr_test.v" "uut_datagene" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 datagene.v(133) " "Verilog HDL assignment warning at datagene.v(133): truncated value with size 32 to match size of target (5)" {  } { { "datagene.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/datagene.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503576222710 "|sdr_test|datagene:uut_datagene"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ctrl uart_ctrl:uut_uartctrl " "Elaborating entity \"uart_ctrl\" for hierarchy \"uart_ctrl:uut_uartctrl\"" {  } { { "sdr_test.v" "uut_uartctrl" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_ctrl:uut_uartctrl\|uart_tx:uut_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_ctrl:uut_uartctrl\|uart_tx:uut_tx\"" {  } { { "uart_ctrl.v" "uut_tx" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_ctrl.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_speed_select uart_ctrl:uut_uartctrl\|uart_speed_select:uut_ss " "Elaborating entity \"uart_speed_select\" for hierarchy \"uart_ctrl:uut_uartctrl\|uart_speed_select:uut_ss\"" {  } { { "uart_ctrl.v" "uut_ss" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_ctrl.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array array:array " "Elaborating entity \"array\" for hierarchy \"array:array\"" {  } { { "sdr_test.v" "array" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503576222747 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data.data_a 0 array.sv(11) " "Net \"data.data_a\" at array.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "array.sv" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/array.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1503576222747 "|sdr_test|array:array"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data.waddr_a 0 array.sv(11) " "Net \"data.waddr_a\" at array.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "array.sv" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/array.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1503576222747 "|sdr_test|array:array"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data.we_a 0 array.sv(11) " "Net \"data.we_a\" at array.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "array.sv" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/array.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1503576222747 "|sdr_test|array:array"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0s14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0s14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0s14 " "Found entity 1: altsyncram_0s14" {  } { { "db/altsyncram_0s14.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_0s14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576223797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576223797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576223934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576223934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576223997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576223997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cntr_jgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576224135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576224135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576224182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576224182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576224298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576224298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576224414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576224414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576224467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576224467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576224583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576224583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503576224651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503576224651 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576224736 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[8\] " "Synthesized away node \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 296 2 0 } } { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 74 0 0 } } { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576225167 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[9\] " "Synthesized away node \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 328 2 0 } } { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 74 0 0 } } { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576225167 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[10\] " "Synthesized away node \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 360 2 0 } } { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 74 0 0 } } { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576225167 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[11\] " "Synthesized away node \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 392 2 0 } } { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 74 0 0 } } { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576225167 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[12\] " "Synthesized away node \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 424 2 0 } } { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 74 0 0 } } { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576225167 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[13\] " "Synthesized away node \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 456 2 0 } } { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 74 0 0 } } { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576225167 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[14\] " "Synthesized away node \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 488 2 0 } } { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 74 0 0 } } { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576225167 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[15\] " "Synthesized away node \"sdfifo_ctrl:uut_sdffifoctrl\|rdfifo:uut_rdfifo\|dcfifo:dcfifo_component\|dcfifo_sel1:auto_generated\|altsyncram_2s21:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_2s21.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf" 520 2 0 } } { "db/dcfifo_sel1.tdf" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf" 57 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "rdfifo.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v" 74 0 0 } } { "sdfifo_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v" 105 0 0 } } { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576225167 "|sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1503576225167 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1503576225167 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "array:array\|data " "RAM logic \"array:array\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1503576225484 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1503576225484 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sdram_cmd.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_cmd.v" 60 -1 0 } } { "sdram_top.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_top.v" 78 -1 0 } } { "uart_tx.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_tx.v" 67 -1 0 } } { "uart_tx.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_tx.v" 43 -1 0 } } { "sys_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sys_ctrl.v" 40 -1 0 } } { "sys_ctrl.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sys_ctrl.v" 28 -1 0 } } { "datagene.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/datagene.v" 148 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1503576226270 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1503576226270 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[12\] GND " "Pin \"sdram_addr\[12\]\" is stuck at GND" {  } { { "sdr_test.v" "" { Text "F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503576226539 "|sdr_test|sdram_addr[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1503576226539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576226702 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1503576227172 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1503576227203 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1503576227203 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503576227257 "|sdr_test|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1503576227257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576227373 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 124 126 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 124 of its 126 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1503576228104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1503576228158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503576228158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2344 " "Implemented 2344 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1503576228490 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1503576228490 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1503576228490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2189 " "Implemented 2189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1503576228490 ""} { "Info" "ICUT_CUT_TM_RAMS" "87 " "Implemented 87 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1503576228490 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1503576228490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1503576228490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "614 " "Peak virtual memory: 614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503576228543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 20:03:48 2017 " "Processing ended: Thu Aug 24 20:03:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503576228543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503576228543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503576228543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503576228543 ""}
