; Top Design: "ECE382M:LNA_wrk:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="ECE382M:LNA_wrk:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=4
#ifndef inc_ECE382M_3aLNA__wrk_3aschematic__130nm__bulk_2enet
#define inc_ECE382M_3aLNA__wrk_3aschematic__130nm__bulk_2enet 1
#include "C:\Users\manth\Github\RFICProject\ECE382M_wrk\130nm_bulk.net"
#endif
aele ft=gm/cgs;id = MOSFET4.Id;vds = MOSFET4.Vds;cgs=MOSFET4.Cgso * width;Vov = vgs - MOSFET4.Vth;GmId = gm/id;gm=MOSFET4.Gm;
"nmos":MOSFET3  N__0 N__0 0 0 Length=130 nm Width=1.2 um Mode=1 Noise=yes _M=1 

vgs=1.3
width=5.7
DC:DC1 StatusLevel=2 DevOpPtLevel=0 UseFiniteDiff=no PrintOpPoint=no Restart=1 \
OutputPlan="DC1_Output" 

OutputPlan:DC1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

V_Source:SRC4  Vdd 0 Type="V_DC" Vdc=2.5 V SaveCurrent=1 
"nmos":MOSFET4  N__17 N__0 Vin 0 Length=130 nm Width=width um Mode=1 Noise=yes _M=10 
R:R3  Vdd N__12 R=750 Ohm Noise=yes 
R:R2  Vdd N__0 R=100 kOhm Noise=yes 
C:C2  N__12 Vdd C=30 fF 
L:L3  Vdd N__12 L=10 nH Noise=yes  
"nmos":MOSFET5  N__12 Vdd N__17 0 Length=130 nm Width=width um Mode=1 Noise=yes _M=10 
L:L4  Vin 0 L=10 nH Noise=yes  
C:C3  0 N__0 C=1 pF 
