{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666807638277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666807638277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 14:07:18 2022 " "Processing started: Wed Oct 26 14:07:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666807638277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666807638277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666807638277 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666807638723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/final/final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666807638763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666807638763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666807638793 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/lab 4/sseg/sseg.vhd 2 1 " "Using design file /users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/lab 4/sseg/sseg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/lab 4/sseg/sseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666807639168 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/lab 4/sseg/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666807639168 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1666807639168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst2 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst2\"" {  } { { "final.bdf" "inst2" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/final/final.bdf" { { 152 752 936 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666807639168 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/lab 4/johns/johns.vhd 2 1 " "Using design file /users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/lab 4/johns/johns.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johns-Behavior " "Found design unit 1: johns-Behavior" {  } { { "johns.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/lab 4/johns/johns.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666807639255 ""} { "Info" "ISGN_ENTITY_NAME" "1 johns " "Found entity 1: johns" {  } { { "johns.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/lab 4/johns/johns.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666807639255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1666807639255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "johns johns:inst1 " "Elaborating entity \"johns\" for hierarchy \"johns:inst1\"" {  } { { "final.bdf" "inst1" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/final/final.bdf" { { 168 368 568 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666807639255 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qreg johns.vhd(35) " "VHDL Process Statement warning at johns.vhd(35): signal \"Qreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "johns.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/lab 4/johns/johns.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666807639265 "|final|johns:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/final/final.bdf" { { 152 1056 1232 168 "leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666807639583 "|final|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] VCC " "Pin \"leds\[2\]\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/final/final.bdf" { { 152 1056 1232 168 "leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666807639583 "|final|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_2\[0\] GND " "Pin \"leds_2\[0\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/final/final.bdf" { { 224 1056 1232 240 "leds_2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666807639583 "|final|leds_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_2\[1\] GND " "Pin \"leds_2\[1\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/final/final.bdf" { { 224 1056 1232 240 "leds_2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666807639583 "|final|leds_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_2\[2\] GND " "Pin \"leds_2\[2\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/final/final.bdf" { { 224 1056 1232 240 "leds_2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666807639583 "|final|leds_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_2\[3\] GND " "Pin \"leds_2\[3\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/final/final.bdf" { { 224 1056 1232 240 "leds_2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666807639583 "|final|leds_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_2\[4\] GND " "Pin \"leds_2\[4\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/final/final.bdf" { { 224 1056 1232 240 "leds_2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666807639583 "|final|leds_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_2\[5\] GND " "Pin \"leds_2\[5\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/final/final.bdf" { { 224 1056 1232 240 "leds_2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666807639583 "|final|leds_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_2\[6\] GND " "Pin \"leds_2\[6\]\" is stuck at GND" {  } { { "final.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/final/final.bdf" { { 224 1056 1232 240 "leds_2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666807639583 "|final|leds_2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1666807639583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666807639832 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666807639832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666807639897 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666807639897 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666807639897 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666807639897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666807639945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 14:07:19 2022 " "Processing ended: Wed Oct 26 14:07:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666807639945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666807639945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666807639945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666807639945 ""}
