#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb 12 15:01:44 2019
# Process ID: 8960
# Current directory: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8964 C:\Users\SET253-17U.HCCMAIN\Documents\GitHub\ENES246\-7FourSevenSegDisplays\4_d4x7segDisplay\d4x7SegDisplay.xpr
# Log file: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/vivado.log
# Journal file: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay'
INFO: [Project 1-313] Project file moved from 'C:/Users/FoersterGame/Desktop/vivado/d4x7SegDisplay' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.ip_user_files', nor could it be found using path 'C:/Users/FoersterGame/Desktop/vivado/d4x7SegDisplay/d4x7SegDisplay.ip_user_files'.
INFO: [Project 1-230] Project 'd4x7SegDisplay.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 688.039 ; gain = 85.219
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: d4x7segDisplay
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 800.957 ; gain = 22.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'd4x7segDisplay' [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:13]
INFO: [Synth 8-6157] synthesizing module 'd2to4decoder' [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:70]
INFO: [Synth 8-226] default block is never used [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:77]
INFO: [Synth 8-6155] done synthesizing module 'd2to4decoder' (1#1) [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:70]
INFO: [Synth 8-6157] synthesizing module 'd7segDisplay' [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:45]
INFO: [Synth 8-6157] synthesizing module 'm16x4Mux' [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/imports/new/m16x4Mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'm4x2Mux' [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/imports/new/m4x2Mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'm2x1Mux' [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/imports/new/m2x1mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'm2x1Mux' (2#1) [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/imports/new/m2x1mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'm4x2Mux' (3#1) [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/imports/new/m4x2Mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'vcb' [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/imports/new/vcb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vcb' (4#1) [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/imports/new/vcb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'm16x4Mux' (5#1) [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/imports/new/m16x4Mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'd7segDisplay' (6#1) [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:45]
INFO: [Synth 8-6155] done synthesizing module 'd4x7segDisplay' (7#1) [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:13]
WARNING: [Synth 8-3917] design d4x7segDisplay has port outAnnode_selector[7] driven by constant 1
WARNING: [Synth 8-3917] design d4x7segDisplay has port outAnnode_selector[6] driven by constant 1
WARNING: [Synth 8-3917] design d4x7segDisplay has port outAnnode_selector[5] driven by constant 1
WARNING: [Synth 8-3917] design d4x7segDisplay has port outAnnode_selector[4] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 841.410 ; gain = 62.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 841.410 ; gain = 62.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 841.410 ; gain = 62.699
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/constrs_1/imports/CONSTANTS/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/constrs_1/imports/CONSTANTS/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1186.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1220.984 ; gain = 442.273
20 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1220.984 ; gain = 442.273
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Feb 12 15:03:57 2019] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Feb 12 15:04:51 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Feb 12 15:06:15 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4022BA
set_property PROGRAM.FILE {C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.runs/impl_1/d4x7segDisplay.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-7FourSevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.runs/impl_1/d4x7segDisplay.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 12 15:14:43 2019...
