<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/ise/git/firmware-surf/par/iseconfig/filter.filter -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml TOP_v38.twx TOP_v38.ncd -o TOP_v38.twr TOP_v38.pcf

</twCmdLine><twDesign>TOP_v38.ncd</twDesign><twDesignPath>TOP_v38.ncd</twDesignPath><twPCF>TOP_v38.pcf</twPCF><twPcfPath>TOP_v38.pcf</twPcfPath><twDevInfo arch="spartan3" pkg="fg456"><twDevName>xc3s2000</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.39 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;BCLKO_IBUFG&quot; PERIOD = 30 ns HIGH 50%;</twConstName><twItemCnt>47975</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8171</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>24.030</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mess/LDBUF[20].u_ld (W14.O1), 2 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.985</twSlack><twSrc BELType="FF">u_mess/ncs3_q</twSrc><twDest BELType="FF">u_mess/LDBUF[20].u_ld</twDest><twTotPathDel>11.713</twTotPathDel><twClkSkew dest = "0.815" src = "1.117">0.302</twClkSkew><twDelConst>15.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_mess/ncs3_q</twSrc><twDest BELType='FF'>u_mess/LDBUF[20].u_ld</twDest><twLogLvls>1</twLogLvls><twSrcSite>U20.ICLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>U20.IQ1</twSite><twDelType>Tiockiq</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>nCS3</twComp><twBEL>u_mess/ncs3_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">7.563</twDelInfo><twComp>u_mess/ncs3_q</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_dacs/dac_storage&lt;2&gt;_0_9</twComp><twBEL>u_mess/ldo_in_mux&lt;20&gt;1</twBEL></twPathDel><twPathDel><twSite>W14.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.535</twDelInfo><twComp>u_mess/ldo_in_mux&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>W14.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LD&lt;20&gt;</twComp><twBEL>u_mess/LDBUF[20].u_ld</twBEL></twPathDel><twLogDel>1.615</twLogDel><twRouteDel>10.098</twRouteDel><twTotDel>11.713</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">u_scalers/clk33_i</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.613</twSlack><twSrc BELType="FF">u_mess/regs_or_hk_20</twSrc><twDest BELType="FF">u_mess/LDBUF[20].u_ld</twDest><twTotPathDel>6.387</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_mess/regs_or_hk_20</twSrc><twDest BELType='FF'>u_mess/LDBUF[20].u_ld</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X98Y23.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_mess/regs_or_hk&lt;20&gt;</twComp><twBEL>u_mess/regs_or_hk_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y15.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>u_mess/regs_or_hk&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_dacs/dac_storage&lt;2&gt;_0_9</twComp><twBEL>u_mess/ldo_in_mux&lt;20&gt;1</twBEL></twPathDel><twPathDel><twSite>W14.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.535</twDelInfo><twComp>u_mess/ldo_in_mux&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>W14.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LD&lt;20&gt;</twComp><twBEL>u_mess/LDBUF[20].u_ld</twBEL></twPathDel><twLogDel>2.076</twLogDel><twRouteDel>4.311</twRouteDel><twTotDel>6.387</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">u_scalers/clk33_i</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mess/LDBUF[31].u_ld (U12.O1), 2 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.134</twSlack><twSrc BELType="FF">u_mess/ncs3_q</twSrc><twDest BELType="FF">u_mess/LDBUF[31].u_ld</twDest><twTotPathDel>11.583</twTotPathDel><twClkSkew dest = "0.834" src = "1.117">0.283</twClkSkew><twDelConst>15.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_mess/ncs3_q</twSrc><twDest BELType='FF'>u_mess/LDBUF[31].u_ld</twDest><twLogLvls>1</twLogLvls><twSrcSite>U20.ICLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>U20.IQ1</twSite><twDelType>Tiockiq</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>nCS3</twComp><twBEL>u_mess/ncs3_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">8.129</twDelInfo><twComp>u_mess/ncs3_q</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_mess/ldo_in_mux&lt;31&gt;</twComp><twBEL>u_mess/ldo_in_mux&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>U12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>u_mess/ldo_in_mux&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>U12.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LD&lt;31&gt;</twComp><twBEL>u_mess/LDBUF[31].u_ld</twBEL></twPathDel><twLogDel>1.615</twLogDel><twRouteDel>9.968</twRouteDel><twTotDel>11.583</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">u_scalers/clk33_i</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.999</twSlack><twSrc BELType="FF">u_mess/regs_or_hk_31</twSrc><twDest BELType="FF">u_mess/LDBUF[31].u_ld</twDest><twTotPathDel>6.001</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_mess/regs_or_hk_31</twSrc><twDest BELType='FF'>u_mess/LDBUF[31].u_ld</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X102Y25.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_mess/regs_or_hk&lt;31&gt;</twComp><twBEL>u_mess/regs_or_hk_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y11.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.086</twDelInfo><twComp>u_mess/regs_or_hk&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_mess/ldo_in_mux&lt;31&gt;</twComp><twBEL>u_mess/ldo_in_mux&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>U12.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>u_mess/ldo_in_mux&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>U12.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LD&lt;31&gt;</twComp><twBEL>u_mess/LDBUF[31].u_ld</twBEL></twPathDel><twLogDel>2.076</twLogDel><twRouteDel>3.925</twRouteDel><twTotDel>6.001</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">u_scalers/clk33_i</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mess/LDBUF[22].u_ld (AB13.O1), 2 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.281</twSlack><twSrc BELType="FF">u_mess/ncs3_q</twSrc><twDest BELType="FF">u_mess/LDBUF[22].u_ld</twDest><twTotPathDel>11.440</twTotPathDel><twClkSkew dest = "0.838" src = "1.117">0.279</twClkSkew><twDelConst>15.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_mess/ncs3_q</twSrc><twDest BELType='FF'>u_mess/LDBUF[22].u_ld</twDest><twLogLvls>1</twLogLvls><twSrcSite>U20.ICLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>U20.IQ1</twSite><twDelType>Tiockiq</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>nCS3</twComp><twBEL>u_mess/ncs3_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">8.225</twDelInfo><twComp>u_mess/ncs3_q</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u_mess/ldo_in_mux&lt;22&gt;</twComp><twBEL>u_mess/ldo_in_mux&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>AB13.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>u_mess/ldo_in_mux&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>AB13.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LD&lt;22&gt;</twComp><twBEL>u_mess/LDBUF[22].u_ld</twBEL></twPathDel><twLogDel>1.558</twLogDel><twRouteDel>9.882</twRouteDel><twTotDel>11.440</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">u_scalers/clk33_i</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.707</twSlack><twSrc BELType="FF">u_mess/regs_or_hk_22</twSrc><twDest BELType="FF">u_mess/LDBUF[22].u_ld</twDest><twTotPathDel>6.293</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_mess/regs_or_hk_22</twSrc><twDest BELType='FF'>u_mess/LDBUF[22].u_ld</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X100Y25.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_mess/regs_or_hk&lt;22&gt;</twComp><twBEL>u_mess/regs_or_hk_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y11.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.617</twDelInfo><twComp>u_mess/regs_or_hk&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u_mess/ldo_in_mux&lt;22&gt;</twComp><twBEL>u_mess/ldo_in_mux&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>AB13.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>u_mess/ldo_in_mux&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>AB13.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>LD&lt;22&gt;</twComp><twBEL>u_mess/LDBUF[22].u_ld</twBEL></twPathDel><twLogDel>2.019</twLogDel><twRouteDel>4.274</twRouteDel><twTotDel>6.293</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">u_scalers/clk33_i</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;BCLKO_IBUFG&quot; PERIOD = 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dacs/dac_storage&lt;2&gt;_2_3 (SLICE_X127Y1.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.491</twSlack><twSrc BELType="FF">u_mess/ldi_q_3</twSrc><twDest BELType="FF">u_dacs/dac_storage&lt;2&gt;_2_3</twDest><twTotPathDel>0.434</twTotPathDel><twClkSkew dest = "0.151" src = "0.208">0.057</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_mess/ldi_q_3</twSrc><twDest BELType='FF'>u_dacs/dac_storage&lt;2&gt;_2_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>V18.ICLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>V18.IQ1</twSite><twDelType>Tiockiq</twDelType><twDelInfo twEdge="twFalling">0.207</twDelInfo><twComp>LD&lt;3&gt;</twComp><twBEL>u_mess/ldi_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y1.BY</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>u_mess/ldi_q&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y1.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.237</twDelInfo><twComp>u_dacs/dac_storage&lt;2&gt;_2_3</twComp><twBEL>u_dacs/dac_storage&lt;2&gt;_2_3</twBEL></twPathDel><twLogDel>-0.030</twLogDel><twRouteDel>0.464</twRouteDel><twTotDel>0.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">u_scalers/clk33_i</twDestClk><twPctLog>-6.9</twPctLog><twPctRoute>106.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dacs/dac_storage&lt;5&gt;_2_4 (SLICE_X99Y0.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.510</twSlack><twSrc BELType="FF">u_mess/ldi_q_4</twSrc><twDest BELType="FF">u_dacs/dac_storage&lt;5&gt;_2_4</twDest><twTotPathDel>0.451</twTotPathDel><twClkSkew dest = "0.143" src = "0.202">0.059</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_mess/ldi_q_4</twSrc><twDest BELType='FF'>u_dacs/dac_storage&lt;5&gt;_2_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>AA17.ICLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>AA17.IQ1</twSite><twDelType>Tiockiq</twDelType><twDelInfo twEdge="twFalling">0.207</twDelInfo><twComp>LD&lt;4&gt;</twComp><twBEL>u_mess/ldi_q_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y0.BY</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twFalling">0.481</twDelInfo><twComp>u_mess/ldi_q&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y0.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.237</twDelInfo><twComp>u_dacs/dac_storage&lt;5&gt;_2_4</twComp><twBEL>u_dacs/dac_storage&lt;5&gt;_2_4</twBEL></twPathDel><twLogDel>-0.030</twLogDel><twRouteDel>0.481</twRouteDel><twTotDel>0.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">u_scalers/clk33_i</twDestClk><twPctLog>-6.7</twPctLog><twPctRoute>106.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dacs/dac_storage&lt;5&gt;_3_4 (SLICE_X99Y1.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.510</twSlack><twSrc BELType="FF">u_mess/ldi_q_4</twSrc><twDest BELType="FF">u_dacs/dac_storage&lt;5&gt;_3_4</twDest><twTotPathDel>0.451</twTotPathDel><twClkSkew dest = "0.143" src = "0.202">0.059</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_mess/ldi_q_4</twSrc><twDest BELType='FF'>u_dacs/dac_storage&lt;5&gt;_3_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>AA17.ICLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>AA17.IQ1</twSite><twDelType>Tiockiq</twDelType><twDelInfo twEdge="twFalling">0.207</twDelInfo><twComp>LD&lt;4&gt;</twComp><twBEL>u_mess/ldi_q_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y1.BY</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twFalling">0.481</twDelInfo><twComp>u_mess/ldi_q&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y1.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.237</twDelInfo><twComp>u_dacs/dac_storage&lt;5&gt;_3_4</twComp><twBEL>u_dacs/dac_storage&lt;5&gt;_3_4</twBEL></twPathDel><twLogDel>-0.030</twLogDel><twRouteDel>0.481</twRouteDel><twTotDel>0.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">u_scalers/clk33_i</twDestClk><twPctLog>-6.7</twPctLog><twPctRoute>106.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="26"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;BCLKO_IBUFG&quot; PERIOD = 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="27" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="20.000" period="30.000" constraintValue="15.000" deviceLimit="5.000" physResource="u_infrastructure/u_clk100/DCM_INST/CLKIN" logResource="u_infrastructure/u_clk100/DCM_INST/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="u_scalers/clk33_i"/><twPinLimit anchorID="28" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="20.000" period="30.000" constraintValue="15.000" deviceLimit="5.000" physResource="u_infrastructure/u_clk100/DCM_INST/CLKIN" logResource="u_infrastructure/u_clk100/DCM_INST/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="u_scalers/clk33_i"/><twPinLimit anchorID="29" type="MINPERIOD" name="Tdcmpps" slack="24.013" period="30.000" constraintValue="30.000" deviceLimit="5.987" freqLimit="167.029" physResource="u_infrastructure/u_clk125/DCM_INST/PSCLK" logResource="u_infrastructure/u_clk125/DCM_INST/PSCLK" locationPin="DCM_X1Y1.PSCLK" clockNet="u_scalers/clk33_i"/></twPinLimitRpt></twConst><twConst anchorID="30" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;u_infrastructure/u_clk100/CLKFX_BUF&quot; derived from  NET &quot;BCLKO_IBUFG&quot; PERIOD = 30 ns HIGH 50%;  divided by 3.00 to 10 nS and duty cycle corrected to HIGH 5 nS  </twConstName><twItemCnt>1240</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>664</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.817</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_labtop/LAB[0].u_test/u_wclk/FF1 (C7.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.298</twSlack><twSrc BELType="FF">u_labtop/LAB[0].u_test/clock_reset</twSrc><twDest BELType="FF">u_labtop/LAB[0].u_test/u_wclk/FF1</twDest><twTotPathDel>3.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_labtop/LAB[0].u_test/clock_reset</twSrc><twDest BELType='FF'>u_labtop/LAB[0].u_test/u_wclk/FF1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X29Y145.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_labtop/LAB[0].u_test/clock_reset</twComp><twBEL>u_labtop/LAB[0].u_test/clock_reset</twBEL></twPathDel><twPathDel><twSite>C7.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>u_labtop/LAB[0].u_test/clock_reset</twComp></twPathDel><twPathDel><twSite>C7.OTCLK2</twSite><twDelType>Tiosrcko</twDelType><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>A_GCK</twComp><twBEL>u_labtop/LAB[0].u_test/u_wclk/FF1</twBEL></twPathDel><twLogDel>1.711</twLogDel><twRouteDel>1.991</twRouteDel><twTotDel>3.702</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">clk100</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_labtop/LAB[3].u_test/u_wclk/FF1 (AA6.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.888</twSlack><twSrc BELType="FF">u_labtop/LAB[3].u_test/clock_reset</twSrc><twDest BELType="FF">u_labtop/LAB[3].u_test/u_wclk/FF1</twDest><twTotPathDel>3.108</twTotPathDel><twClkSkew dest = "0.662" src = "0.666">0.004</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>u_labtop/LAB[3].u_test/clock_reset</twSrc><twDest BELType='FF'>u_labtop/LAB[3].u_test/u_wclk/FF1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X39Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_labtop/LAB[3].u_test/clock_reset</twComp><twBEL>u_labtop/LAB[3].u_test/clock_reset</twBEL></twPathDel><twPathDel><twSite>AA6.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>u_labtop/LAB[3].u_test/clock_reset</twComp></twPathDel><twPathDel><twSite>AA6.OTCLK2</twSite><twDelType>Tiosrcko</twDelType><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>D_GCK</twComp><twBEL>u_labtop/LAB[3].u_test/u_wclk/FF1</twBEL></twPathDel><twLogDel>1.711</twLogDel><twRouteDel>1.397</twRouteDel><twTotDel>3.108</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">clk100</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_labtop/LAB[2].u_test/u_wclk/FF1 (P4.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.979</twSlack><twSrc BELType="FF">u_labtop/LAB[2].u_test/clock_reset</twSrc><twDest BELType="FF">u_labtop/LAB[2].u_test/u_wclk/FF1</twDest><twTotPathDel>2.883</twTotPathDel><twClkSkew dest = "0.522" src = "0.660">0.138</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>u_labtop/LAB[2].u_test/clock_reset</twSrc><twDest BELType='FF'>u_labtop/LAB[2].u_test/u_wclk/FF1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X1Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_labtop/LAB[2].u_test/clock_reset</twComp><twBEL>u_labtop/LAB[2].u_test/clock_reset</twBEL></twPathDel><twPathDel><twSite>P4.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>u_labtop/LAB[2].u_test/clock_reset</twComp></twPathDel><twPathDel><twSite>P4.OTCLK2</twSite><twDelType>Tiosrcko</twDelType><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>C_GCK</twComp><twBEL>u_labtop/LAB[2].u_test/u_wclk/FF1</twBEL></twPathDel><twLogDel>1.711</twLogDel><twRouteDel>1.172</twRouteDel><twTotDel>2.883</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">clk100</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;u_infrastructure/u_clk100/CLKFX_BUF&quot; derived from
 NET &quot;BCLKO_IBUFG&quot; PERIOD = 30 ns HIGH 50%;
 divided by 3.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_labtop/LAB[3].u_read_done_sync/Mshreg_SyncA_clkB_1/SRL16E (SLICE_X64Y16.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.686</twSlack><twSrc BELType="FF">u_labtop/LAB[3].u_read_done_sync/FlagToggle_clkA</twSrc><twDest BELType="FF">u_labtop/LAB[3].u_read_done_sync/Mshreg_SyncA_clkB_1/SRL16E</twDest><twTotPathDel>3.408</twTotPathDel><twClkSkew dest = "3.962" src = "1.240">-2.722</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_labtop/LAB[3].u_read_done_sync/FlagToggle_clkA</twSrc><twDest BELType='FF'>u_labtop/LAB[3].u_read_done_sync/Mshreg_SyncA_clkB_1/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X66Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u_labtop/LAB[3].u_read_done_sync/FlagToggle_clkA</twComp><twBEL>u_labtop/LAB[3].u_read_done_sync/FlagToggle_clkA</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y16.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">2.550</twDelInfo><twComp>u_labtop/LAB[3].u_read_done_sync/FlagToggle_clkA</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y16.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_labtop/LAB[3].u_read_done_sync/SyncA_clkB&lt;1&gt;</twComp><twBEL>u_labtop/LAB[3].u_read_done_sync/Mshreg_SyncA_clkB_1/SRL16E</twBEL></twPathDel><twLogDel>0.858</twLogDel><twRouteDel>2.550</twRouteDel><twTotDel>3.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk100</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/phase_0 (SLICE_X117Y88.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.827</twSlack><twSrc BELType="FF">u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/phase_0</twSrc><twDest BELType="FF">u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/phase_0</twDest><twTotPathDel>0.827</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/phase_0</twSrc><twDest BELType='FF'>u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/phase_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X117Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X117Y88.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/phase&lt;0&gt;</twComp><twBEL>u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/phase_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y88.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.534</twDelInfo><twComp>u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/phase&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/phase&lt;0&gt;</twComp><twBEL>u_trigger/u_scalers/L0_SCALERS[6].u_scaler_100Mhz/phase_0</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.534</twRouteDel><twTotDel>0.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/Mshreg_SyncB_clkA_1/SRL16E (SLICE_X106Y95.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.842</twSlack><twSrc BELType="FF">u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1</twSrc><twDest BELType="FF">u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/Mshreg_SyncB_clkA_1/SRL16E</twDest><twTotPathDel>3.555</twTotPathDel><twClkSkew dest = "3.607" src = "0.894">-2.713</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1</twSrc><twDest BELType='FF'>u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/Mshreg_SyncB_clkA_1/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X106Y94.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB&lt;1&gt;</twComp><twBEL>u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y95.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">2.697</twDelInfo><twComp>u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncA_clkB&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y95.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/SyncB_clkA&lt;1&gt;</twComp><twBEL>u_trigger/u_scalers/L0_SCALERS[3].u_scaler_100Mhz/L0_SCALER_LOOP[3].u_scaler_sync/Mshreg_SyncB_clkA_1/SRL16E</twBEL></twPathDel><twLogDel>0.858</twLogDel><twRouteDel>2.697</twRouteDel><twTotDel>3.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk100</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="43"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;u_infrastructure/u_clk100/CLKFX_BUF&quot; derived from
 NET &quot;BCLKO_IBUFG&quot; PERIOD = 30 ns HIGH 50%;
 divided by 3.00 to 10 nS and duty cycle corrected to HIGH 5 nS 
</twPinLimitBanner><twPinLimit anchorID="44" type="MINPERIOD" name="Tdcmpfx" slack="5.239" period="10.000" constraintValue="10.000" deviceLimit="4.761" freqLimit="210.040" physResource="u_infrastructure/u_clk100/DCM_INST/CLKFX" logResource="u_infrastructure/u_clk100/DCM_INST/CLKFX" locationPin="DCM_X0Y0.CLKFX" clockNet="u_infrastructure/u_clk100/CLKFX_BUF"/><twPinLimit anchorID="45" type="MINLOWPULSE" name="Tcl" slack="8.428" period="10.000" constraintValue="5.000" deviceLimit="0.786" physResource="u_trigger/u_scalers/L0_SCALERS[11].u_scaler_100Mhz/pulse_abcd&lt;0&gt;/CLK" logResource="u_trigger/u_scalers/L0_SCALERS[11].u_scaler_100Mhz/pulse_abcd_0/CK" locationPin="SLICE_X106Y121.CLK" clockNet="clk100"/><twPinLimit anchorID="46" type="MINHIGHPULSE" name="Tch" slack="8.428" period="10.000" constraintValue="5.000" deviceLimit="0.786" physResource="u_trigger/u_scalers/L0_SCALERS[11].u_scaler_100Mhz/pulse_abcd&lt;0&gt;/CLK" logResource="u_trigger/u_scalers/L0_SCALERS[11].u_scaler_100Mhz/pulse_abcd_0/CK" locationPin="SLICE_X106Y121.CLK" clockNet="clk100"/></twPinLimitRpt></twConst><twConst anchorID="47" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;u_infrastructure/clk125_to_bufg&quot; PERIOD = 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.987</twMinPer></twConstHead><twPinLimitRpt anchorID="48"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;u_infrastructure/clk125_to_bufg&quot; PERIOD = 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="49" type="MINPERIOD" name="Tdcmpc" slack="2.013" period="8.000" constraintValue="8.000" deviceLimit="5.987" freqLimit="167.029" physResource="u_infrastructure/u_clk125/DCM_INST/CLKIN" logResource="u_infrastructure/u_clk125/DCM_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="u_infrastructure/clk125_o"/><twPinLimit anchorID="50" type="MINPERIOD" name="Tdcmpco" slack="2.013" period="8.000" constraintValue="8.000" deviceLimit="5.987" freqLimit="167.029" physResource="u_infrastructure/u_clk125/DCM_INST/CLK0" logResource="u_infrastructure/u_clk125/DCM_INST/CLK0" locationPin="DCM_X1Y1.CLK0" clockNet="u_infrastructure/u_clk125/CLK0_BUF"/><twPinLimit anchorID="51" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="3.200" period="8.000" constraintValue="4.000" deviceLimit="2.400" physResource="u_infrastructure/u_clk125/DCM_INST/CLKIN" logResource="u_infrastructure/u_clk125/DCM_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="u_infrastructure/clk125_o"/></twPinLimitRpt></twConst><twConst anchorID="52" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;u_infrastructure/u_clk125/CLK2X_BUF&quot; derived from  NET &quot;u_infrastructure/clk125_to_bufg&quot; PERIOD = 8 ns HIGH 50%;  divided by 2.00 to 4 nS and duty cycle corrected to HIGH 2 nS  </twConstName><twItemCnt>192</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>164</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.980</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/PHI_L0[1].u_mid_l/trig_oneshot (SLICE_X92Y134.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/PHI_L0[1].u_mid_l/trig_reset_0</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/PHI_L0[1].u_mid_l/trig_oneshot</twDest><twTotPathDel>3.980</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_trigger/u_trig_phi0/PHI_L0[1].u_mid_l/trig_reset_0</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/PHI_L0[1].u_mid_l/trig_oneshot</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X86Y157.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[1].u_mid_l/trig_reset&lt;0&gt;</twComp><twBEL>u_trigger/u_trig_phi0/PHI_L0[1].u_mid_l/trig_reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y134.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.658</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[1].u_mid_l/trig_reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y134.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[1].u_mid_l/trig_oneshot</twComp><twBEL>u_trigger/u_trig_phi0/PHI_L0[1].u_mid_l/trig_oneshot</twBEL></twPathDel><twLogDel>1.322</twLogDel><twRouteDel>2.658</twRouteDel><twTotDel>3.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/trig_oneshot (SLICE_X92Y132.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.038</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/trig_reset_0</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/trig_oneshot</twDest><twTotPathDel>3.886</twTotPathDel><twClkSkew dest = "0.631" src = "0.707">0.076</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/trig_reset_0</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/trig_oneshot</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X74Y146.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/trig_reset&lt;0&gt;</twComp><twBEL>u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/trig_reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.564</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/trig_reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/trig_oneshot</twComp><twBEL>u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/trig_oneshot</twBEL></twPathDel><twLogDel>1.322</twLogDel><twRouteDel>2.564</twRouteDel><twTotDel>3.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/trig_oneshot (SLICE_X88Y132.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.052</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/trig_reset_0</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/trig_oneshot</twDest><twTotPathDel>3.876</twTotPathDel><twClkSkew dest = "0.649" src = "0.721">0.072</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/trig_reset_0</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/trig_oneshot</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X71Y147.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/trig_reset&lt;0&gt;</twComp><twBEL>u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/trig_reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.554</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/trig_reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/trig_oneshot</twComp><twBEL>u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/trig_oneshot</twBEL></twPathDel><twLogDel>1.322</twLogDel><twRouteDel>2.554</twRouteDel><twTotDel>3.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;u_infrastructure/u_clk125/CLK2X_BUF&quot; derived from
 NET &quot;u_infrastructure/clk125_to_bufg&quot; PERIOD = 8 ns HIGH 50%;
 divided by 2.00 to 4 nS and duty cycle corrected to HIGH 2 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/mid_top_sr_0_1 (SLICE_X107Y130.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/mid_top_sr_0_0</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/mid_top_sr_0_1</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_trigger/u_trig_phi0/mid_top_sr_0_0</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/mid_top_sr_0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X106Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X106Y131.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u_trigger/u_trig_phi0/mid_top_sr_0&lt;0&gt;</twComp><twBEL>u_trigger/u_trig_phi0/mid_top_sr_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y130.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>u_trigger/u_trig_phi0/mid_top_sr_0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X107Y130.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>u_trigger/u_trig_phi0/mid_top_sr_0&lt;1&gt;</twComp><twBEL>u_trigger/u_trig_phi0/mid_top_sr_0_1</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.513</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/mid_top_sr_1_1 (SLICE_X95Y129.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.813</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/mid_top_sr_1_0</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/mid_top_sr_1_1</twDest><twTotPathDel>0.813</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_trigger/u_trig_phi0/mid_top_sr_1_0</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/mid_top_sr_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X95Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X95Y128.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u_trigger/u_trig_phi0/mid_top_sr_1&lt;0&gt;</twComp><twBEL>u_trigger/u_trig_phi0/mid_top_sr_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y129.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.520</twDelInfo><twComp>u_trigger/u_trig_phi0/mid_top_sr_1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y129.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>u_trigger/u_trig_phi0/mid_top_sr_1&lt;1&gt;</twComp><twBEL>u_trigger/u_trig_phi0/mid_top_sr_1_1</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>0.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/trig_reset_0 (SLICE_X111Y148.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.873</twSlack><twSrc BELType="FF">u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/FDCE_reg</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/trig_reset_0</twDest><twTotPathDel>0.873</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/FDCE_reg</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/trig_reset_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X110Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">clk250</twSrcClk><twPathDel><twSite>SLICE_X110Y149.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/trig_sync_meta</twComp><twBEL>u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/FDCE_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y148.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.534</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/trig_sync_meta</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y148.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.237</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/trig_reset&lt;0&gt;</twComp><twBEL>u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/trig_reset_0</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.534</twRouteDel><twTotDel>0.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk250</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="65"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;u_infrastructure/u_clk125/CLK2X_BUF&quot; derived from
 NET &quot;u_infrastructure/clk125_to_bufg&quot; PERIOD = 8 ns HIGH 50%;
 divided by 2.00 to 4 nS and duty cycle corrected to HIGH 2 nS 
</twPinLimitBanner><twPinLimit anchorID="66" type="MINPERIOD" name="Tdcmpco" slack="1.007" period="4.000" constraintValue="4.000" deviceLimit="2.993" freqLimit="334.113" physResource="u_infrastructure/u_clk125/DCM_INST/CLK2X" logResource="u_infrastructure/u_clk125/DCM_INST/CLK2X" locationPin="DCM_X1Y1.CLK2X" clockNet="u_infrastructure/u_clk125/CLK2X_BUF"/><twPinLimit anchorID="67" type="MINLOWPULSE" name="Tcl" slack="2.428" period="4.000" constraintValue="2.000" deviceLimit="0.786" physResource="u_trigger/u_trig_phi0/L2_bot_mid&lt;1&gt;/CLK" logResource="u_trigger/u_trig_phi0/L2_bot_mid_1/CK" locationPin="SLICE_X106Y123.CLK" clockNet="clk250"/><twPinLimit anchorID="68" type="MINHIGHPULSE" name="Tch" slack="2.428" period="4.000" constraintValue="2.000" deviceLimit="0.786" physResource="u_trigger/u_trig_phi0/L2_bot_mid&lt;1&gt;/CLK" logResource="u_trigger/u_trig_phi0/L2_bot_mid_1/CK" locationPin="SLICE_X106Y123.CLK" clockNet="clk250"/></twPinLimitRpt></twConst><twConst anchorID="69" twConstType="PATHDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_LABA = MAXDELAY FROM TIMEGRP &quot;HOLDA&quot; TO TIMEGRP &quot;NRUNA&quot; 9.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.665</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point A_NRUN (D9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathFromToDelay"><twSlack>0.035</twSlack><twSrc BELType="PAD">HOLD_P&lt;0&gt;</twSrc><twDest BELType="PAD">A_NRUN</twDest><twTotPathDel>9.665</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>9.700</twDelConst><twDetPath maxSiteLen="6"><twSrc BELType='PAD'>HOLD_P&lt;0&gt;</twSrc><twDest BELType='PAD'>A_NRUN</twDest><twLogLvls>2</twLogLvls><twSrcSite>J19.PAD</twSrcSite><twPathDel><twSite>J19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>HOLD_P&lt;0&gt;</twComp><twBEL>HOLD_P&lt;0&gt;</twBEL><twBEL>u_infrastructure/LAB[0].u_hold_ibufds/IBUFDS</twBEL></twPathDel><twPathDel><twSite>D9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.859</twDelInfo><twComp>HOLD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>D9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>A_NRUN</twComp><twBEL>A_NRUN_OBUF</twBEL><twBEL>A_NRUN</twBEL></twPathDel><twLogDel>3.806</twLogDel><twRouteDel>5.859</twRouteDel><twTotDel>9.665</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_LABA = MAXDELAY FROM TIMEGRP &quot;HOLDA&quot; TO TIMEGRP &quot;NRUNA&quot; 9.7 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point A_NRUN (D9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twUnconstPath anchorID="73" twDataPathType="twDataPathMinDelay" ><twTotDel>7.881</twTotDel><twSrc BELType="PAD">HOLD_P&lt;0&gt;</twSrc><twDest BELType="PAD">A_NRUN</twDest><twDelConst>0.000</twDelConst><twTotPathDel>7.881</twTotPathDel><twDetPath maxSiteLen="6"><twSrc BELType='PAD'>HOLD_P&lt;0&gt;</twSrc><twDest BELType='PAD'>A_NRUN</twDest><twLogLvls>2</twLogLvls><twSrcSite>J19.PAD</twSrcSite><twPathDel><twSite>J19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>HOLD_P&lt;0&gt;</twComp><twBEL>HOLD_P&lt;0&gt;</twBEL><twBEL>u_infrastructure/LAB[0].u_hold_ibufds/IBUFDS</twBEL></twPathDel><twPathDel><twSite>D9.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.687</twDelInfo><twComp>HOLD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>D9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.783</twDelInfo><twComp>A_NRUN</twComp><twBEL>A_NRUN_OBUF</twBEL><twBEL>A_NRUN</twBEL></twPathDel><twLogDel>3.194</twLogDel><twRouteDel>4.687</twRouteDel><twTotDel>7.881</twTotDel><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="74" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_LABB = MAXDELAY FROM TIMEGRP &quot;HOLDB&quot; TO TIMEGRP &quot;NRUNB&quot; 9.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.429</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point B_NRUN (F5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathFromToDelay"><twSlack>0.271</twSlack><twSrc BELType="PAD">HOLD_P&lt;1&gt;</twSrc><twDest BELType="PAD">B_NRUN</twDest><twTotPathDel>9.429</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>9.700</twDelConst><twDetPath maxSiteLen="6"><twSrc BELType='PAD'>HOLD_P&lt;1&gt;</twSrc><twDest BELType='PAD'>B_NRUN</twDest><twLogLvls>2</twLogLvls><twSrcSite>J22.PAD</twSrcSite><twPathDel><twSite>J22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>HOLD_P&lt;1&gt;</twComp><twBEL>HOLD_P&lt;1&gt;</twBEL><twBEL>u_infrastructure/LAB[1].u_hold_ibufds/IBUFDS</twBEL></twPathDel><twPathDel><twSite>F5.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.623</twDelInfo><twComp>HOLD&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>F5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>B_NRUN</twComp><twBEL>B_NRUN_OBUF</twBEL><twBEL>B_NRUN</twBEL></twPathDel><twLogDel>3.806</twLogDel><twRouteDel>5.623</twRouteDel><twTotDel>9.429</twTotDel><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_LABB = MAXDELAY FROM TIMEGRP &quot;HOLDB&quot; TO TIMEGRP &quot;NRUNB&quot; 9.7 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point B_NRUN (F5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twUnconstPath anchorID="78" twDataPathType="twDataPathMinDelay" ><twTotDel>7.692</twTotDel><twSrc BELType="PAD">HOLD_P&lt;1&gt;</twSrc><twDest BELType="PAD">B_NRUN</twDest><twDelConst>0.000</twDelConst><twTotPathDel>7.692</twTotPathDel><twDetPath maxSiteLen="6"><twSrc BELType='PAD'>HOLD_P&lt;1&gt;</twSrc><twDest BELType='PAD'>B_NRUN</twDest><twLogLvls>2</twLogLvls><twSrcSite>J22.PAD</twSrcSite><twPathDel><twSite>J22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>HOLD_P&lt;1&gt;</twComp><twBEL>HOLD_P&lt;1&gt;</twBEL><twBEL>u_infrastructure/LAB[1].u_hold_ibufds/IBUFDS</twBEL></twPathDel><twPathDel><twSite>F5.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.498</twDelInfo><twComp>HOLD&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>F5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.783</twDelInfo><twComp>B_NRUN</twComp><twBEL>B_NRUN_OBUF</twBEL><twBEL>B_NRUN</twBEL></twPathDel><twLogDel>3.194</twLogDel><twRouteDel>4.498</twRouteDel><twTotDel>7.692</twTotDel><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="79" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_LABC = MAXDELAY FROM TIMEGRP &quot;HOLDC&quot; TO TIMEGRP &quot;NRUNC&quot; 9.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.609</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point C_NRUN (N4.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>0.091</twSlack><twSrc BELType="PAD">HOLD_P&lt;2&gt;</twSrc><twDest BELType="PAD">C_NRUN</twDest><twTotPathDel>9.609</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>9.700</twDelConst><twDetPath maxSiteLen="6"><twSrc BELType='PAD'>HOLD_P&lt;2&gt;</twSrc><twDest BELType='PAD'>C_NRUN</twDest><twLogLvls>2</twLogLvls><twSrcSite>K18.PAD</twSrcSite><twPathDel><twSite>K18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>HOLD_P&lt;2&gt;</twComp><twBEL>HOLD_P&lt;2&gt;</twBEL><twBEL>u_infrastructure/LAB[2].u_hold_ibufds/IBUFDS</twBEL></twPathDel><twPathDel><twSite>N4.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.803</twDelInfo><twComp>HOLD&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>N4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>C_NRUN</twComp><twBEL>C_NRUN_OBUF</twBEL><twBEL>C_NRUN</twBEL></twPathDel><twLogDel>3.806</twLogDel><twRouteDel>5.803</twRouteDel><twTotDel>9.609</twTotDel><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_LABC = MAXDELAY FROM TIMEGRP &quot;HOLDC&quot; TO TIMEGRP &quot;NRUNC&quot; 9.7 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point C_NRUN (N4.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMinDelay" ><twTotDel>7.837</twTotDel><twSrc BELType="PAD">HOLD_P&lt;2&gt;</twSrc><twDest BELType="PAD">C_NRUN</twDest><twDelConst>0.000</twDelConst><twTotPathDel>7.837</twTotPathDel><twDetPath maxSiteLen="6"><twSrc BELType='PAD'>HOLD_P&lt;2&gt;</twSrc><twDest BELType='PAD'>C_NRUN</twDest><twLogLvls>2</twLogLvls><twSrcSite>K18.PAD</twSrcSite><twPathDel><twSite>K18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>HOLD_P&lt;2&gt;</twComp><twBEL>HOLD_P&lt;2&gt;</twBEL><twBEL>u_infrastructure/LAB[2].u_hold_ibufds/IBUFDS</twBEL></twPathDel><twPathDel><twSite>N4.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.643</twDelInfo><twComp>HOLD&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>N4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.783</twDelInfo><twComp>C_NRUN</twComp><twBEL>C_NRUN_OBUF</twBEL><twBEL>C_NRUN</twBEL></twPathDel><twLogDel>3.194</twLogDel><twRouteDel>4.643</twRouteDel><twTotDel>7.837</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="84" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_LABD = MAXDELAY FROM TIMEGRP &quot;HOLDD&quot; TO TIMEGRP &quot;NRUND&quot; 10.8 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>10.774</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point D_NRUN (AA4.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathFromToDelay"><twSlack>0.026</twSlack><twSrc BELType="PAD">HOLD_P&lt;3&gt;</twSrc><twDest BELType="PAD">D_NRUN</twDest><twTotPathDel>10.774</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.800</twDelConst><twDetPath maxSiteLen="7"><twSrc BELType='PAD'>HOLD_P&lt;3&gt;</twSrc><twDest BELType='PAD'>D_NRUN</twDest><twLogLvls>2</twLogLvls><twSrcSite>K20.PAD</twSrcSite><twPathDel><twSite>K20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.577</twDelInfo><twComp>HOLD_P&lt;3&gt;</twComp><twBEL>HOLD_P&lt;3&gt;</twBEL><twBEL>u_infrastructure/LAB[3].u_hold_ibufds/IBUFDS</twBEL></twPathDel><twPathDel><twSite>AA4.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.968</twDelInfo><twComp>HOLD&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AA4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>D_NRUN</twComp><twBEL>D_NRUN_OBUF</twBEL><twBEL>D_NRUN</twBEL></twPathDel><twLogDel>3.806</twLogDel><twRouteDel>6.968</twRouteDel><twTotDel>10.774</twTotDel><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_LABD = MAXDELAY FROM TIMEGRP &quot;HOLDD&quot; TO TIMEGRP &quot;NRUND&quot; 10.8 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point D_NRUN (AA4.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMinDelay" ><twTotDel>8.768</twTotDel><twSrc BELType="PAD">HOLD_P&lt;3&gt;</twSrc><twDest BELType="PAD">D_NRUN</twDest><twDelConst>0.000</twDelConst><twTotPathDel>8.768</twTotPathDel><twDetPath maxSiteLen="7"><twSrc BELType='PAD'>HOLD_P&lt;3&gt;</twSrc><twDest BELType='PAD'>D_NRUN</twDest><twLogLvls>2</twLogLvls><twSrcSite>K20.PAD</twSrcSite><twPathDel><twSite>K20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>HOLD_P&lt;3&gt;</twComp><twBEL>HOLD_P&lt;3&gt;</twBEL><twBEL>u_infrastructure/LAB[3].u_hold_ibufds/IBUFDS</twBEL></twPathDel><twPathDel><twSite>AA4.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.574</twDelInfo><twComp>HOLD&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AA4.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.783</twDelInfo><twComp>D_NRUN</twComp><twBEL>D_NRUN_OBUF</twBEL><twBEL>D_NRUN</twBEL></twPathDel><twLogDel>3.194</twLogDel><twRouteDel>5.574</twRouteDel><twTotDel>8.768</twTotDel><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="89" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_false_mask_path_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/FDCE_latch (SLICE_X56Y159.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twUnconstPath anchorID="91" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.406</twTotDel><twSrc BELType="FF">u_mess/short_mask_11</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/FDCE_latch</twDest><twDel>6.779</twDel><twSUTime>0.260</twSUTime><twTotPathDel>7.039</twTotPathDel><twClkSkew dest = "1.954" src = "2.321">0.367</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_mess/short_mask_11</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/FDCE_latch</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X92Y73.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_mess/short_mask&lt;11&gt;</twComp><twBEL>u_mess/short_mask_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y159.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">6.059</twDelInfo><twComp>u_mess/short_mask&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y159.CLK</twSite><twDelType></twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/trig_latch</twComp><twBEL>u_trigger/u_trig_phi0/PHI_L0[1].u_top_l/FDCE_latch</twBEL></twPathDel><twLogDel>0.980</twLogDel><twRouteDel>6.059</twRouteDel><twTotDel>7.039</twTotDel><twDestClk twEdge ="twFalling">ANT_C&lt;1&gt;</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/FDCE_latch (SLICE_X58Y159.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.114</twTotDel><twSrc BELType="FF">u_mess/short_mask_4</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/FDCE_latch</twDest><twDel>6.615</twDel><twSUTime>0.260</twSUTime><twTotPathDel>6.875</twTotPathDel><twClkSkew dest = "1.954" src = "2.193">0.239</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_mess/short_mask_4</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/FDCE_latch</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X85Y67.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_mess/short_mask&lt;4&gt;</twComp><twBEL>u_mess/short_mask_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y159.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.895</twDelInfo><twComp>u_mess/short_mask&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y159.CLK</twSite><twDelType></twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/trig_latch</twComp><twBEL>u_trigger/u_trig_phi0/PHI_L0[0].u_top_r/FDCE_latch</twBEL></twPathDel><twLogDel>0.980</twLogDel><twRouteDel>5.895</twRouteDel><twTotDel>6.875</twTotDel><twDestClk twEdge ="twFalling">ANT_B&lt;0&gt;</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/PHI_L0[0].u_bot_l/FDCE_latch (SLICE_X70Y159.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.051</twTotDel><twSrc BELType="FF">u_mess/short_mask_1</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/PHI_L0[0].u_bot_l/FDCE_latch</twDest><twDel>6.337</twDel><twSUTime>0.260</twSUTime><twTotPathDel>6.597</twTotPathDel><twClkSkew dest = "1.954" src = "2.408">0.454</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_mess/short_mask_1</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/PHI_L0[0].u_bot_l/FDCE_latch</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X112Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X112Y78.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_mess/short_mask&lt;1&gt;</twComp><twBEL>u_mess/short_mask_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y159.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.617</twDelInfo><twComp>u_mess/short_mask&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y159.CLK</twSite><twDelType></twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[0].u_bot_l/trig_latch</twComp><twBEL>u_trigger/u_trig_phi0/PHI_L0[0].u_bot_l/FDCE_latch</twBEL></twPathDel><twLogDel>0.980</twLogDel><twRouteDel>5.617</twRouteDel><twTotDel>6.597</twTotDel><twDestClk twEdge ="twFalling">ANT_B&lt;7&gt;</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_false_mask_path_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/PHI_L0[0].u_mid_r/FDCE_latch (SLICE_X126Y159.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMinDelay" ><twTotDel>3.001</twTotDel><twSrc BELType="FF">u_mess/short_mask_2</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/PHI_L0[0].u_mid_r/FDCE_latch</twDest><twDel>3.192</twDel><twSUTime>0.238</twSUTime><twTotPathDel>2.954</twTotPathDel><twClkSkew dest = "2.294" src = "2.341">0.047</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_mess/short_mask_2</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/PHI_L0[0].u_mid_r/FDCE_latch</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X127Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X127Y66.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>u_mess/short_mask&lt;2&gt;</twComp><twBEL>u_mess/short_mask_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y159.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.616</twDelInfo><twComp>u_mess/short_mask&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y159.CLK</twSite><twDelType></twDelType><twDelInfo twEdge="twRising">-0.238</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[0].u_mid_r/trig_latch</twComp><twBEL>u_trigger/u_trig_phi0/PHI_L0[0].u_mid_r/FDCE_latch</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>2.616</twRouteDel><twTotDel>2.954</twTotDel><twDestClk twEdge ="twFalling">ANT_B&lt;4&gt;</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/FDCE_latch (SLICE_X117Y159.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMinDelay" ><twTotDel>3.093</twTotDel><twSrc BELType="FF">u_mess/short_mask_7</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/FDCE_latch</twDest><twDel>3.510</twDel><twSUTime>0.237</twSUTime><twTotPathDel>3.273</twTotPathDel><twClkSkew dest = "2.630" src = "2.450">-0.180</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u_mess/short_mask_7</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/FDCE_latch</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X117Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X117Y74.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>u_mess/short_mask&lt;7&gt;</twComp><twBEL>u_mess/short_mask_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y159.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.934</twDelInfo><twComp>u_mess/short_mask&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y159.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.237</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/trig_latch</twComp><twBEL>u_trigger/u_trig_phi0/PHI_L0[1].u_bot_l/FDCE_latch</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>2.934</twRouteDel><twTotDel>3.273</twTotDel><twDestClk twEdge ="twFalling">ANT_C&lt;7&gt;</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_trigger/u_trig_phi0/PHI_L0[1].u_bot_r/FDCE_latch (SLICE_X97Y159.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMinDelay" ><twTotDel>3.691</twTotDel><twSrc BELType="FF">u_mess/short_mask_6</twSrc><twDest BELType="FF">u_trigger/u_trig_phi0/PHI_L0[1].u_bot_r/FDCE_latch</twDest><twDel>4.274</twDel><twSUTime>0.237</twSUTime><twTotPathDel>4.037</twTotPathDel><twClkSkew dest = "2.639" src = "2.293">-0.346</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_mess/short_mask_6</twSrc><twDest BELType='FF'>u_trigger/u_trig_phi0/PHI_L0[1].u_bot_r/FDCE_latch</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X102Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_scalers/clk33_i</twSrcClk><twPathDel><twSite>SLICE_X102Y75.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>u_mess/short_mask&lt;6&gt;</twComp><twBEL>u_mess/short_mask_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y159.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.698</twDelInfo><twComp>u_mess/short_mask&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y159.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.237</twDelInfo><twComp>u_trigger/u_trig_phi0/PHI_L0[1].u_bot_r/trig_latch</twComp><twBEL>u_trigger/u_trig_phi0/PHI_L0[1].u_bot_r/FDCE_latch</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>3.698</twRouteDel><twTotDel>4.037</twTotDel><twDestClk twEdge ="twFalling">ANT_C&lt;6&gt;</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="102"><twConstRollup name="BCLKO_IBUFG" fullName="NET &quot;BCLKO_IBUFG&quot; PERIOD = 30 ns HIGH 50%;" type="origin" depth="0" requirement="30.000" prefType="period" actual="24.030" actualRollup="23.451" errors="0" errorRollup="0" items="47975" itemsRollup="1240"/><twConstRollup name="u_infrastructure/u_clk100/CLKFX_BUF" fullName="PERIOD analysis for net &quot;u_infrastructure/u_clk100/CLKFX_BUF&quot; derived from  NET &quot;BCLKO_IBUFG&quot; PERIOD = 30 ns HIGH 50%;  divided by 3.00 to 10 nS and duty cycle corrected to HIGH 5 nS  " type="child" depth="1" requirement="10.000" prefType="period" actual="7.817" actualRollup="N/A" errors="0" errorRollup="0" items="1240" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="103"><twConstRollup name="u_infrastructure/clk125_to_bufg" fullName="NET &quot;u_infrastructure/clk125_to_bufg&quot; PERIOD = 8 ns HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="5.987" actualRollup="7.960" errors="0" errorRollup="0" items="0" itemsRollup="192"/><twConstRollup name="u_infrastructure/u_clk125/CLK2X_BUF" fullName="PERIOD analysis for net &quot;u_infrastructure/u_clk125/CLK2X_BUF&quot; derived from  NET &quot;u_infrastructure/clk125_to_bufg&quot; PERIOD = 8 ns HIGH 50%;  divided by 2.00 to 4 nS and duty cycle corrected to HIGH 2 nS  " type="child" depth="1" requirement="4.000" prefType="period" actual="3.980" actualRollup="N/A" errors="0" errorRollup="0" items="192" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="104">0</twUnmetConstCnt><twDataSheet anchorID="105" twNameLen="15"><twClk2SUList anchorID="106" twDestWidth="5"><twDest>A2TC&lt;0&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>7.114</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="107" twDestWidth="5"><twDest>A2TC&lt;1&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>6.656</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="108" twDestWidth="5"><twDest>A2TC&lt;4&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>4.606</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="109" twDestWidth="5"><twDest>A2TC&lt;5&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>6.430</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="110" twDestWidth="5"><twDest>A2TC&lt;6&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>6.848</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="111" twDestWidth="5"><twDest>A2TC&lt;7&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>7.051</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="112" twDestWidth="5"><twDest>A3TC&lt;0&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>6.113</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="113" twDestWidth="5"><twDest>A3TC&lt;1&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>7.406</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="114" twDestWidth="5"><twDest>A3TC&lt;4&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>6.086</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="115" twDestWidth="5"><twDest>A3TC&lt;5&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>5.505</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="116" twDestWidth="5"><twDest>A3TC&lt;6&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>5.635</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="117" twDestWidth="5"><twDest>A3TC&lt;7&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>4.844</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="118" twDestWidth="5"><twDest>BCLKO</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseRise>16.703</twRiseRise><twRiseFall>12.015</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="119" twDestWidth="8"><twDest>CLK125_N</twDest><twClk2SU><twSrc>CLK125_N</twSrc><twRiseRise>3.980</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK125_P</twSrc><twRiseRise>3.980</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="120" twDestWidth="8"><twDest>CLK125_P</twDest><twClk2SU><twSrc>CLK125_N</twSrc><twRiseRise>3.980</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK125_P</twSrc><twRiseRise>3.980</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="121" twDestWidth="5"><twDest>VTRG_A2TC&lt;0&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>7.114</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="122" twDestWidth="5"><twDest>VTRG_A2TC&lt;1&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>6.656</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="123" twDestWidth="5"><twDest>VTRG_A2TC&lt;4&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>4.606</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="124" twDestWidth="5"><twDest>VTRG_A2TC&lt;5&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>6.430</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="125" twDestWidth="5"><twDest>VTRG_A2TC&lt;6&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>6.848</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="126" twDestWidth="5"><twDest>VTRG_A2TC&lt;7&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>7.051</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="127" twDestWidth="5"><twDest>VTRG_A3TC&lt;0&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>6.113</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="128" twDestWidth="5"><twDest>VTRG_A3TC&lt;1&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>7.406</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="129" twDestWidth="5"><twDest>VTRG_A3TC&lt;4&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>6.086</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="130" twDestWidth="5"><twDest>VTRG_A3TC&lt;5&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>5.505</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="131" twDestWidth="5"><twDest>VTRG_A3TC&lt;6&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>5.635</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="132" twDestWidth="5"><twDest>VTRG_A3TC&lt;7&gt;</twDest><twClk2SU><twSrc>BCLKO</twSrc><twRiseFall>4.844</twRiseFall></twClk2SU></twClk2SUList><twPad2PadList anchorID="133" twSrcWidth="9" twDestWidth="6"><twPad2Pad><twSrc>HOLD_P&lt;0&gt;</twSrc><twDest>A_NRUN</twDest><twDel>9.665</twDel></twPad2Pad><twPad2Pad><twSrc>HOLD_P&lt;1&gt;</twSrc><twDest>B_NRUN</twDest><twDel>9.429</twDel></twPad2Pad><twPad2Pad><twSrc>HOLD_P&lt;2&gt;</twSrc><twDest>C_NRUN</twDest><twDel>9.609</twDel></twPad2Pad><twPad2Pad><twSrc>HOLD_P&lt;3&gt;</twSrc><twDest>D_NRUN</twDest><twDel>10.774</twDel></twPad2Pad></twPad2PadList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="134"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>49423</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>15625</twConnCnt></twConstCov><twStats anchorID="135"><twMinPer>24.030</twMinPer><twFootnote number="1" /><twMaxFreq>41.615</twMaxFreq><twMaxFromToDel>10.774</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Aug 11 15:31:34 2023 </twTimestamp></twFoot><twClientInfo anchorID="136"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 429 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
