###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       559039   # Number of WRITE/WRITEP commands
num_reads_done                 =       883791   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       717607   # Number of read row buffer hits
num_read_cmds                  =       883782   # Number of READ/READP commands
num_writes_done                =       559039   # Number of read requests issued
num_write_row_hits             =       438018   # Number of write row buffer hits
num_act_cmds                   =       288879   # Number of ACT commands
num_pre_cmds                   =       288852   # Number of PRE commands
num_ondemand_pres              =       262444   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9562789   # Cyles of rank active rank.0
rank_active_cycles.1           =      9399955   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       437211   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       600045   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1370729   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14902   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4373   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5279   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6852   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        11766   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2752   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          725   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          901   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          623   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23928   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          324   # Write cmd latency (cycles)
write_latency[20-39]           =         2903   # Write cmd latency (cycles)
write_latency[40-59]           =         4078   # Write cmd latency (cycles)
write_latency[60-79]           =         7417   # Write cmd latency (cycles)
write_latency[80-99]           =        11197   # Write cmd latency (cycles)
write_latency[100-119]         =        14582   # Write cmd latency (cycles)
write_latency[120-139]         =        20057   # Write cmd latency (cycles)
write_latency[140-159]         =        24526   # Write cmd latency (cycles)
write_latency[160-179]         =        28582   # Write cmd latency (cycles)
write_latency[180-199]         =        31214   # Write cmd latency (cycles)
write_latency[200-]            =       414159   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       252687   # Read request latency (cycles)
read_latency[40-59]            =        98529   # Read request latency (cycles)
read_latency[60-79]            =        94421   # Read request latency (cycles)
read_latency[80-99]            =        43561   # Read request latency (cycles)
read_latency[100-119]          =        34513   # Read request latency (cycles)
read_latency[120-139]          =        28937   # Read request latency (cycles)
read_latency[140-159]          =        23566   # Read request latency (cycles)
read_latency[160-179]          =        20577   # Read request latency (cycles)
read_latency[180-199]          =        18042   # Read request latency (cycles)
read_latency[200-]             =       268949   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.79072e+09   # Write energy
read_energy                    =  3.56341e+09   # Read energy
act_energy                     =  7.90373e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.09861e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.88022e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96718e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86557e+09   # Active standby energy rank.1
average_read_latency           =      206.739   # Average read request latency (cycles)
average_interarrival           =      6.93061   # Average request interarrival latency (cycles)
total_energy                   =  2.01798e+10   # Total energy (pJ)
average_power                  =      2017.98   # Average power (mW)
average_bandwidth              =      12.3121   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       543592   # Number of WRITE/WRITEP commands
num_reads_done                 =       865040   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       739877   # Number of read row buffer hits
num_read_cmds                  =       865039   # Number of READ/READP commands
num_writes_done                =       543598   # Number of read requests issued
num_write_row_hits             =       457603   # Number of write row buffer hits
num_act_cmds                   =       212373   # Number of ACT commands
num_pre_cmds                   =       212345   # Number of PRE commands
num_ondemand_pres              =       187364   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9518222   # Cyles of rank active rank.0
rank_active_cycles.1           =      9477295   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       481778   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       522705   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1334383   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17004   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4331   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5405   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6855   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        11887   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2626   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          755   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          890   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          610   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23892   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          257   # Write cmd latency (cycles)
write_latency[20-39]           =         3255   # Write cmd latency (cycles)
write_latency[40-59]           =         4968   # Write cmd latency (cycles)
write_latency[60-79]           =         9531   # Write cmd latency (cycles)
write_latency[80-99]           =        14978   # Write cmd latency (cycles)
write_latency[100-119]         =        18899   # Write cmd latency (cycles)
write_latency[120-139]         =        23552   # Write cmd latency (cycles)
write_latency[140-159]         =        26502   # Write cmd latency (cycles)
write_latency[160-179]         =        28998   # Write cmd latency (cycles)
write_latency[180-199]         =        29975   # Write cmd latency (cycles)
write_latency[200-]            =       382677   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       292965   # Read request latency (cycles)
read_latency[40-59]            =       108132   # Read request latency (cycles)
read_latency[60-79]            =        93314   # Read request latency (cycles)
read_latency[80-99]            =        43881   # Read request latency (cycles)
read_latency[100-119]          =        33926   # Read request latency (cycles)
read_latency[120-139]          =        28082   # Read request latency (cycles)
read_latency[140-159]          =        22110   # Read request latency (cycles)
read_latency[160-179]          =        17876   # Read request latency (cycles)
read_latency[180-199]          =        15711   # Read request latency (cycles)
read_latency[200-]             =       209042   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.71361e+09   # Write energy
read_energy                    =  3.48784e+09   # Read energy
act_energy                     =  5.81053e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.31253e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.50898e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93937e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.91383e+09   # Active standby energy rank.1
average_read_latency           =      175.441   # Average read request latency (cycles)
average_interarrival           =      7.09884   # Average request interarrival latency (cycles)
total_energy                   =  1.98225e+10   # Total energy (pJ)
average_power                  =      1982.25   # Average power (mW)
average_bandwidth              =      12.0204   # Average bandwidth
