I am a Senior Deep Learning Architect at [NVIDIA](https://www.nvidia.com/en-us/). Previously , I was a Postdoc Research Fellow at the [University of British Columbia (UBC)](http://www.ece.ubc.ca), where I also earned my doctorate in 2020. I worked with Prof. [Mieszko Lis](http://mieszko.ece.ubc.ca) at UBC. I worked in computer architecture and computer systems, with particular focuses on GPUs and Machine Learning Accelerators. Before joining UBC, I received my master and bachelor degrees in [Xi'an Jiaotong University](http://en.xjtu.edu.cn/).

[[Curriculum Vitae](./docs/Xiaowei_Ren_CV.pdf)] [[Google Scholar](https://scholar.google.ca/citations?user=5t92QC0AAAAJ&hl=en)][[LinkedIn](https://www.linkedin.com/in/xiaowei-ren-95a7318a/)]

Email: xren@nvidia.com

# Education

PhD, University of British Columbia, Canada, Oct. 2020 \\
Dissertation: [Efficient Synchronization Mechanisms for Scalable GPU Architectures](./docs/Xiaowei_Ren_PhD_Dissertation.pdf)

M.Sc, Xi'an Jiaotong University, China, Jun. 2015\\
Thesis: Parallel Acceleration Algorithms and FPGA Implementation for KLMS and KAP

B.Sc, Xi'an Jiaotong University, China, Jun. 2012

# Professional Experience

|Jun. 2021 -- Present    | Senior Architect        | NVIDIA, Canada                                     |
|Nov. 2020 -- Jun. 2021  | Postdoc Research Fellow | University of British Columbia, Canada             |
|Sept. 2015 -- Oct. 2020 | Research Assistant      | University of British Columbia, Canada             |
|Sept. 2019 -- Nov. 2019 | Research Intern         | Max Planck Institute for Software Systems, Germany |
|Aug. 2018 -- Nov. 2018  | Research Intern         | NVIDIA, USA            |
|May. 2017 -- Aug. 2017  | Research Intern         | NVIDIA, USA            |
|Sept. 2012 -- Jun. 2015 | Research Assistant      | Xi'an Jiaotong University, China                   |
|Jul. 2011 -- Sept. 2011 | Undergraduate Intern    | ICT, Chinese Academy of Science, China             |

# Professional Service

* External Reviewer Committee, MICRO, 2021
* External Reviewer Committee, ISCA, 2021, 2022
* Artifact Evaluation Committee, ASPLOS, 2021
* Reviewer, ACM TECS, 2020
* Reviewer, ACM TACO, 2020, 2021
* Reviewer, IEEE TPDS, 2021
* Reviewer, IEEE TC, 2020
* Reviewer, IEEE TCAD, 2020, 2021
* Reviewer, IEEE CAL, 2020, 2021
* Reviewer, JPDC, 2020
* Subreviewer, HPCA, 2021
* Shadow Program Committee, EuroSys, 2021

# Publications

* Michalis Kokologiannakis, **Xiaowei Ren**, and Viktor Vafeiadis. "Dynamic Partial Order Reductions for Spinloops", _Annual International Conference of Formal Methods in Computer-Aided Design (FMCAD)_, Yale University, Connecticut, USA, October 2021. [[paper](./docs/FMCAD2021/SAVER-FMCAD2021.pdf)][[full-talk-slides](./docs/FMCAD2021/SAVER-FMCAD2021-slides.pdf)][[full-talk-video](https://www.youtube.com/watch?v=XfOlO7hugb4)]

* **Xiaowei Ren**, and Mieszko Lis. "CHOPIN: Scalable Graphics Rendering in Multi-GPU Systems via Parallel Image Composition", _27th International Symposium on High Performance Computer Architecture (HPCA)_, Seoul, South Korea, February 2021. (acceptance rate: 63/258 = 24.4%) [[paper](./docs/HPCA2021/CHOPIN-HPCA2021.pdf)][[full-talk-slides](./docs/HPCA2021/CHOPIN-HPCA2021-full.pptx)][[short-talk-slides](./docs/HPCA2021/CHOPIN-HPCA2021-short.pptx)][[short-talk-video](https://youtu.be/mNZ3rVbiMnA)]

* Dingqing Yang, Amin Ghasemazar\*, **Xiaowei Ren**\*, Maximilian Golub, Guy Lemieux, and Mieszko Lis. "Procrustes: a Dataflow and Accelerator for Sparse Deep Neural Network Training", _53rd International Symposium on Microarchitecture (MICRO)_, Athens, Greece, October 2020. (acceptance rate: 82/424 = 19.3%, \*equal contribution) [[paper](./docs/MICRO2020/Procrustes-MICRO2020.pdf)][[arXiv](https://arxiv.org/abs/2009.10976)][[lightning-video](https://youtu.be/JE54xyg5UOs)][[full-talk-video](https://youtu.be/9ev6W70elBI)]

* **Xiaowei Ren**, Daniel Lustig, Evgeny Bolotin, Aamer Jaleel, Oreste Villa, and David Nellans. "HMG: Extending Cache Coherence Protocols Across Modern Hierarchical Multi-GPU Systems", _26th International Symposium on High Performance Computer Architecture (HPCA)_, San Diego, USA, February 2020. (acceptance rate: 48/248 = 19.4%) [[paper](./docs/HPCA2020/HMG-HPCA2020.pdf)][[slides](./docs/HPCA2020/HMG-HPCA2020.pptx)][[lightning-slides](./docs/HPCA2020/HMG-HPCA2020-Lightning.pptx)][[lightning-video](https://youtu.be/FEG6lYoWeIE)]

* **Xiaowei Ren**, and Mieszko Lis. "High-Performance GPU Transactional Memory via Eager Conflict Detection", _24th International Symposium on High Performance Computer Architecture (HPCA)_, Vienna, Austria, February 2018. (acceptance rate: 54/260 = 20.8%) [[paper](./docs/HPCA2018/GETM-HPCA2018.pdf)][[slides](./docs/HPCA2018/GETM-HPCA2018.pptx)][[lightning-slides](./docs/HPCA2018/GETM-HPCA2018-Lightning.pptx)][[lightning-video](https://youtu.be/WTIKRyiUYtQ)]

* **Xiaowei Ren**, and Mieszko Lis. "Efficient Sequential Consistency in GPUs via Relativistic Cache Coherence", _23rd International Symposium on High Performance Computer Architecture (HPCA)_, Austin, USA, February 2017. (acceptance rate: 50/224 = 22.3%) [[paper](./docs/HPCA2017/RCC-HPCA2017.pdf)][[slides](./docs/HPCA2017/RCC-HPCA2017.pptx)][[lightning-slides](./docs/HPCA2017/RCC-HPCA2017-Lightning.pptx)]

* Pengju Ren, **Xiaowei Ren**, Sudhanshu Sane, Michel A. Kinsy, and Nanning Zheng. "A Deadlock-Free and Connectivity-Guaranteed Methodology for Achieving Fault-tolerance in On-Chip Networks", _IEEE Transactions on Computers (TC)_, 2016.

* **Xiaowei Ren**, Qihang Yu, Badong Chen, Nanning Zheng, and Pengju Ren. "A Reconfigurable Parallel Accelerator for the Kernel Affine Projection Algorithm", _IEEE International Conference on Digital Signal Processing (DSP)_, Singapore, July 2015.

* **Xiaowei Ren**, Qihang Yu, Badong Chen, Nanning Zheng, and Pengju Ren. "A 128-way FPGA Platform for the Acceleration of KLMS Algorithm", _Asia and South Pacific Design Automation Conference (ASP-DAC)_, Tokyo, Japan, January 2015. (University LSI Design Contest)

* **Xiaowei Ren**, Qihang Yu, Badong Chen, Nanning Zheng, and Pengju Ren. "A Real-time Permutation Entropy Computation for EEG Signals", _Asia and South Pacific Design Automation Conference (ASP-DAC)_, Tokyo, Japan, January 2015. (University LSI Design Contest)

* **Xiaowei Ren**, Pengju Ren, Badong Chen, Jose C. Principe, and Nanning Zheng. "A Reconfigurable Parallel Acceleration Platform for Evaluation of Permutation Entropy", _36th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)_, Chicago, USA, August 2014.

* **Xiaowei Ren**, Pengju Ren, Badong Chen, Tai Min, and Nanning Zheng. "Hardware implementation of KLMS Algorithm using FPGA", _International Joint Conference on Neural Networks (IJCNN)_, Beijing, China, July 2014.

* Pengju Ren, Qingxin Meng, **Xiaowei Ren**, and Nanning Zheng. "Fault-tolerant Routing for On-chip Network without Using Virtual Channel", _ACM/EDAC/IEEE Design Automation Conference (DAC)_, San Francisco, USA, June 2014. (acceptance rate: 3150/10963 = 29%)

# Awards

|2016 -- 2020 | UBC Graduate Support Initiative (GSI) Awards                |
|2012 -- 2015 | National Master Scholarship (honors top 5% students)        |
|2013 -- 2014 | Suzhou Industrial Park Scholarship                          |
|2010 -- 2011 | CASC Secondary Class Scholarship                            |
|2009 -- 2010 | National Encouragement Scholarship (honors top 3% students) |
|2008 -- 2009 | Siyuan Scholarship                                          |
