# Reading C:/intelFPGA_lite/18.1/modelsim_ae/tcl/vsim/pref.tcl
# do lab1-2_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {lab1-2.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:22 on Oct 01,2021
# vcom -reportprogress 300 -93 -work work lab1-2.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity seven_segment
# -- Compiling architecture structure of seven_segment
# End time: 00:07:22 on Oct 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Xuan/Documents/MC_Lab/lab1-2/lab1-2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:07:22 on Oct 01,2021
# vcom -reportprogress 300 -93 -work work D:/Xuan/Documents/MC_Lab/lab1-2/lab1-2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_segment
# -- Compiling architecture archi of seven_segment
# End time: 00:07:23 on Oct 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /NA=lab1-2_vhd.sdo -L altera -L cycloneive -L gate_work -L work -voptargs="+acc"  test
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp /NA=lab1-2_vhd.sdo -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" test 
# Start time: 00:07:23 on Oct 01,2021
# ** Error: (vsim-3170) Could not find 'test'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ae/altera/vhdl/altera
#             C:/intelFPGA_lite/18.1/modelsim_ae/altera/vhdl/cycloneive
#             D:/Xuan/Documents/MC_Lab/lab1-2/simulation/modelsim/gate_work
#             D:/Xuan/Documents/MC_Lab/lab1-2/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab1-2_run_msim_gate_vhdl.do PAUSED at line 12
vsim work.seven_segment
# vsim work.seven_segment 
# Start time: 00:07:23 on Oct 01,2021
# //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seven_segment(archi)
add wave -position insertpoint  \
sim:/seven_segment/W \
sim:/seven_segment/X \
sim:/seven_segment/Y \
sim:/seven_segment/Z \
sim:/seven_segment/a \
sim:/seven_segment/b \
sim:/seven_segment/c \
sim:/seven_segment/d \
sim:/seven_segment/e \
sim:/seven_segment/f \
sim:/seven_segment/g
# End time: 00:08:05 on Oct 01,2021, Elapsed time: 0:00:42
# Errors: 1, Warnings: 0
