/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  reg [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [22:0] celloutsig_0_1z;
  reg [15:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [15:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_1z & celloutsig_1_5z);
  assign celloutsig_0_6z = ~((celloutsig_0_2z[4] | celloutsig_0_2z[5]) & celloutsig_0_2z[2]);
  assign celloutsig_1_5z = ~((celloutsig_1_1z | celloutsig_1_3z) & celloutsig_1_4z);
  assign celloutsig_0_13z = ~(celloutsig_0_1z[6] ^ in_data[43]);
  assign celloutsig_1_3z = ~(in_data[182] ^ celloutsig_1_2z);
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 9'h000;
    else _00_ <= in_data[92:84];
  assign celloutsig_1_10z = { celloutsig_1_9z[9:0], celloutsig_1_5z } / { 1'h1, in_data[157:154], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_9z[3:0], celloutsig_1_5z } === { celloutsig_1_9z[13:11], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_9z[13], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_11z } === { celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_15z };
  assign celloutsig_0_7z = { _00_[2:1], celloutsig_0_0z } === { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[27:25] <= in_data[60:58];
  assign celloutsig_1_13z = { celloutsig_1_9z[11:9], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z } <= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } && { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_27z = _00_[7:0] && { celloutsig_0_14z[9:3], celloutsig_0_13z };
  assign celloutsig_1_12z = ! { celloutsig_1_10z[9:2], celloutsig_1_5z };
  assign celloutsig_0_10z = ! { in_data[77:48], celloutsig_0_7z };
  assign celloutsig_1_0z = ! in_data[149:143];
  assign celloutsig_0_3z = ! celloutsig_0_1z[17:11];
  assign celloutsig_1_17z = { in_data[147:146], celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_8z } || { celloutsig_1_10z[10:8], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[130:126] || { in_data[129], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[118:115], celloutsig_1_1z, celloutsig_1_1z } || in_data[164:159];
  assign celloutsig_1_15z = celloutsig_1_1z & ~(celloutsig_1_4z);
  assign celloutsig_1_18z = in_data[108] & ~(in_data[130]);
  assign celloutsig_0_11z = celloutsig_0_2z[5] & ~(_00_[8]);
  assign celloutsig_1_7z = in_data[152:143] != { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_1z = ~ in_data[69:47];
  assign celloutsig_0_5z = & { celloutsig_0_3z, in_data[12:7] };
  assign celloutsig_0_19z = celloutsig_0_10z & celloutsig_0_18z[0];
  assign celloutsig_1_4z = celloutsig_1_1z & celloutsig_1_2z;
  assign celloutsig_0_2z = in_data[7:2] << celloutsig_0_1z[14:9];
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z } >>> { in_data[180:169], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_14z = { celloutsig_0_1z[16:8], celloutsig_0_5z } ~^ { _00_[8:1], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_26z = { celloutsig_0_18z[3:0], celloutsig_0_19z, celloutsig_0_7z } ~^ celloutsig_0_22z[15:10];
  always_latch
    if (clkin_data[0]) celloutsig_0_18z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_18z = { in_data[21:20], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_10z };
  always_latch
    if (clkin_data[0]) celloutsig_0_22z = 16'h0000;
    else if (!clkin_data[32]) celloutsig_0_22z = celloutsig_0_1z[20:5];
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
