
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                     Premise(F2)
	S3= ICache[addr]={16,0,rT,rD,0,sel}                         Premise(F3)
	S4= CP0[rD]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F8)
	S16= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={16,0,rT,rD,0,sel}                          ICache-Search(S18,S3)
	S21= ICache.Out=>IR_IMMU.In                                 Premise(F10)
	S22= IR_IMMU.In={16,0,rT,rD,0,sel}                          Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={16,0,rT,rD,0,sel}                        Path(S20,S23)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F12)
	S26= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S19,S25)
	S27= ICache.Out=>IR_ID.In                                   Premise(F13)
	S28= IR_ID.In={16,0,rT,rD,0,sel}                            Path(S20,S27)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S30= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F15)
	S31= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F16)
	S32= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S33= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S34= FU.ICacheHit=ICacheHit(addr)                           Path(S19,S33)
	S35= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S36= FU.Bub_IF=>CU_IF.Bub                                   Premise(F20)
	S37= CtrlASIDIn=0                                           Premise(F21)
	S38= CtrlCP0=0                                              Premise(F22)
	S39= CP0[ASID]=pid                                          CP0-Hold(S0,S38)
	S40= CP0[rD]=a                                              CP0-Hold(S4,S38)
	S41= CtrlEPCIn=0                                            Premise(F23)
	S42= CtrlExCodeIn=0                                         Premise(F24)
	S43= CtrlIMMU=0                                             Premise(F25)
	S44= CtrlPC=0                                               Premise(F26)
	S45= CtrlPCInc=1                                            Premise(F27)
	S46= PC[Out]=addr+4                                         PC-Inc(S1,S44,S45)
	S47= PC[CIA]=addr                                           PC-Inc(S1,S44,S45)
	S48= CtrlIAddrReg=0                                         Premise(F28)
	S49= CtrlICache=0                                           Premise(F29)
	S50= ICache[addr]={16,0,rT,rD,0,sel}                        ICache-Hold(S3,S49)
	S51= CtrlIR_IMMU=0                                          Premise(F30)
	S52= CtrlICacheReg=0                                        Premise(F31)
	S53= CtrlIR_ID=1                                            Premise(F32)
	S54= [IR_ID]={16,0,rT,rD,0,sel}                             IR_ID-Write(S28,S53)
	S55= CtrlIMem=0                                             Premise(F33)
	S56= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                    IMem-Hold(S2,S55)
	S57= CtrlIRMux=0                                            Premise(F34)
	S58= CtrlGPR=0                                              Premise(F35)
	S59= CtrlIR_EX=0                                            Premise(F36)
	S60= CtrlIR_MEM=0                                           Premise(F37)
	S61= CtrlIR_DMMU1=0                                         Premise(F38)
	S62= CtrlIR_WB=0                                            Premise(F39)
	S63= CtrlIR_DMMU2=0                                         Premise(F40)

ID	S64= CP0.ASID=pid                                           CP0-Read-ASID(S39)
	S65= PC.Out=addr+4                                          PC-Out(S46)
	S66= PC.CIA=addr                                            PC-Out(S47)
	S67= PC.CIA31_28=addr[31:28]                                PC-Out(S47)
	S68= IR_ID.Out={16,0,rT,rD,0,sel}                           IR-Out(S54)
	S69= IR_ID.Out31_26=16                                      IR-Out(S54)
	S70= IR_ID.Out25_21=0                                       IR-Out(S54)
	S71= IR_ID.Out20_16=rT                                      IR-Out(S54)
	S72= IR_ID.Out15_11=rD                                      IR-Out(S54)
	S73= IR_ID.Out10_3=0                                        IR-Out(S54)
	S74= IR_ID.Out2_0=sel                                       IR-Out(S54)
	S75= IR_ID.Out=>FU.IR_ID                                    Premise(F61)
	S76= FU.IR_ID={16,0,rT,rD,0,sel}                            Path(S68,S75)
	S77= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F62)
	S78= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F63)
	S79= IR_ID.Out31_26=>CU_ID.Op                               Premise(F64)
	S80= CU_ID.Op=16                                            Path(S69,S79)
	S81= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F65)
	S82= CU_ID.IRFunc2=0                                        Path(S70,S81)
	S83= IR_ID.Out15_11=>CP0.RReg                               Premise(F66)
	S84= CP0.RReg=rD                                            Path(S72,S83)
	S85= CP0.Rdata=a                                            CP0-Read(S84,S40)
	S86= IR_ID.Out20_16=>GPR.WReg                               Premise(F67)
	S87= GPR.WReg=rT                                            Path(S71,S86)
	S88= CP0.Rdata=>GPR.WData                                   Premise(F68)
	S89= GPR.WData=a                                            Path(S85,S88)
	S90= IR_ID.Out=>IR_EX.In                                    Premise(F69)
	S91= IR_EX.In={16,0,rT,rD,0,sel}                            Path(S68,S90)
	S92= FU.Halt_ID=>CU_ID.Halt                                 Premise(F70)
	S93= FU.Bub_ID=>CU_ID.Bub                                   Premise(F71)
	S94= FU.InID1_RReg=5'b00000                                 Premise(F72)
	S95= FU.InID2_RReg=5'b00000                                 Premise(F73)
	S96= CtrlASIDIn=0                                           Premise(F74)
	S97= CtrlCP0=0                                              Premise(F75)
	S98= CP0[ASID]=pid                                          CP0-Hold(S39,S97)
	S99= CP0[rD]=a                                              CP0-Hold(S40,S97)
	S100= CtrlEPCIn=0                                           Premise(F76)
	S101= CtrlExCodeIn=0                                        Premise(F77)
	S102= CtrlIMMU=0                                            Premise(F78)
	S103= CtrlPC=0                                              Premise(F79)
	S104= CtrlPCInc=0                                           Premise(F80)
	S105= PC[CIA]=addr                                          PC-Hold(S47,S104)
	S106= PC[Out]=addr+4                                        PC-Hold(S46,S103,S104)
	S107= CtrlIAddrReg=0                                        Premise(F81)
	S108= CtrlICache=0                                          Premise(F82)
	S109= ICache[addr]={16,0,rT,rD,0,sel}                       ICache-Hold(S50,S108)
	S110= CtrlIR_IMMU=0                                         Premise(F83)
	S111= CtrlICacheReg=0                                       Premise(F84)
	S112= CtrlIR_ID=0                                           Premise(F85)
	S113= [IR_ID]={16,0,rT,rD,0,sel}                            IR_ID-Hold(S54,S112)
	S114= CtrlIMem=0                                            Premise(F86)
	S115= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S56,S114)
	S116= CtrlIRMux=0                                           Premise(F87)
	S117= CtrlGPR=1                                             Premise(F88)
	S118= GPR[rT]=a                                             GPR-Write(S87,S89,S117)
	S119= CtrlIR_EX=1                                           Premise(F89)
	S120= [IR_EX]={16,0,rT,rD,0,sel}                            IR_EX-Write(S91,S119)
	S121= CtrlIR_MEM=0                                          Premise(F90)
	S122= CtrlIR_DMMU1=0                                        Premise(F91)
	S123= CtrlIR_WB=0                                           Premise(F92)
	S124= CtrlIR_DMMU2=0                                        Premise(F93)

EX	S125= CP0.ASID=pid                                          CP0-Read-ASID(S98)
	S126= PC.CIA=addr                                           PC-Out(S105)
	S127= PC.CIA31_28=addr[31:28]                               PC-Out(S105)
	S128= PC.Out=addr+4                                         PC-Out(S106)
	S129= IR_ID.Out={16,0,rT,rD,0,sel}                          IR-Out(S113)
	S130= IR_ID.Out31_26=16                                     IR-Out(S113)
	S131= IR_ID.Out25_21=0                                      IR-Out(S113)
	S132= IR_ID.Out20_16=rT                                     IR-Out(S113)
	S133= IR_ID.Out15_11=rD                                     IR-Out(S113)
	S134= IR_ID.Out10_3=0                                       IR-Out(S113)
	S135= IR_ID.Out2_0=sel                                      IR-Out(S113)
	S136= IR_EX.Out={16,0,rT,rD,0,sel}                          IR_EX-Out(S120)
	S137= IR_EX.Out31_26=16                                     IR_EX-Out(S120)
	S138= IR_EX.Out25_21=0                                      IR_EX-Out(S120)
	S139= IR_EX.Out20_16=rT                                     IR_EX-Out(S120)
	S140= IR_EX.Out15_11=rD                                     IR_EX-Out(S120)
	S141= IR_EX.Out10_3=0                                       IR_EX-Out(S120)
	S142= IR_EX.Out2_0=sel                                      IR_EX-Out(S120)
	S143= IR_EX.Out=>FU.IR_EX                                   Premise(F94)
	S144= FU.IR_EX={16,0,rT,rD,0,sel}                           Path(S136,S143)
	S145= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F95)
	S146= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F96)
	S147= IR_EX.Out31_26=>CU_EX.Op                              Premise(F97)
	S148= CU_EX.Op=16                                           Path(S137,S147)
	S149= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F98)
	S150= CU_EX.IRFunc2=0                                       Path(S138,S149)
	S151= IR_EX.Out=>IR_MEM.In                                  Premise(F99)
	S152= IR_MEM.In={16,0,rT,rD,0,sel}                          Path(S136,S151)
	S153= FU.InEX_WReg=5'b00000                                 Premise(F100)
	S154= CtrlASIDIn=0                                          Premise(F101)
	S155= CtrlCP0=0                                             Premise(F102)
	S156= CP0[ASID]=pid                                         CP0-Hold(S98,S155)
	S157= CP0[rD]=a                                             CP0-Hold(S99,S155)
	S158= CtrlEPCIn=0                                           Premise(F103)
	S159= CtrlExCodeIn=0                                        Premise(F104)
	S160= CtrlIMMU=0                                            Premise(F105)
	S161= CtrlPC=0                                              Premise(F106)
	S162= CtrlPCInc=0                                           Premise(F107)
	S163= PC[CIA]=addr                                          PC-Hold(S105,S162)
	S164= PC[Out]=addr+4                                        PC-Hold(S106,S161,S162)
	S165= CtrlIAddrReg=0                                        Premise(F108)
	S166= CtrlICache=0                                          Premise(F109)
	S167= ICache[addr]={16,0,rT,rD,0,sel}                       ICache-Hold(S109,S166)
	S168= CtrlIR_IMMU=0                                         Premise(F110)
	S169= CtrlICacheReg=0                                       Premise(F111)
	S170= CtrlIR_ID=0                                           Premise(F112)
	S171= [IR_ID]={16,0,rT,rD,0,sel}                            IR_ID-Hold(S113,S170)
	S172= CtrlIMem=0                                            Premise(F113)
	S173= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S115,S172)
	S174= CtrlIRMux=0                                           Premise(F114)
	S175= CtrlGPR=0                                             Premise(F115)
	S176= GPR[rT]=a                                             GPR-Hold(S118,S175)
	S177= CtrlIR_EX=0                                           Premise(F116)
	S178= [IR_EX]={16,0,rT,rD,0,sel}                            IR_EX-Hold(S120,S177)
	S179= CtrlIR_MEM=1                                          Premise(F117)
	S180= [IR_MEM]={16,0,rT,rD,0,sel}                           IR_MEM-Write(S152,S179)
	S181= CtrlIR_DMMU1=0                                        Premise(F118)
	S182= CtrlIR_WB=0                                           Premise(F119)
	S183= CtrlIR_DMMU2=0                                        Premise(F120)

MEM	S184= CP0.ASID=pid                                          CP0-Read-ASID(S156)
	S185= PC.CIA=addr                                           PC-Out(S163)
	S186= PC.CIA31_28=addr[31:28]                               PC-Out(S163)
	S187= PC.Out=addr+4                                         PC-Out(S164)
	S188= IR_ID.Out={16,0,rT,rD,0,sel}                          IR-Out(S171)
	S189= IR_ID.Out31_26=16                                     IR-Out(S171)
	S190= IR_ID.Out25_21=0                                      IR-Out(S171)
	S191= IR_ID.Out20_16=rT                                     IR-Out(S171)
	S192= IR_ID.Out15_11=rD                                     IR-Out(S171)
	S193= IR_ID.Out10_3=0                                       IR-Out(S171)
	S194= IR_ID.Out2_0=sel                                      IR-Out(S171)
	S195= IR_EX.Out={16,0,rT,rD,0,sel}                          IR_EX-Out(S178)
	S196= IR_EX.Out31_26=16                                     IR_EX-Out(S178)
	S197= IR_EX.Out25_21=0                                      IR_EX-Out(S178)
	S198= IR_EX.Out20_16=rT                                     IR_EX-Out(S178)
	S199= IR_EX.Out15_11=rD                                     IR_EX-Out(S178)
	S200= IR_EX.Out10_3=0                                       IR_EX-Out(S178)
	S201= IR_EX.Out2_0=sel                                      IR_EX-Out(S178)
	S202= IR_MEM.Out={16,0,rT,rD,0,sel}                         IR_MEM-Out(S180)
	S203= IR_MEM.Out31_26=16                                    IR_MEM-Out(S180)
	S204= IR_MEM.Out25_21=0                                     IR_MEM-Out(S180)
	S205= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S180)
	S206= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S180)
	S207= IR_MEM.Out10_3=0                                      IR_MEM-Out(S180)
	S208= IR_MEM.Out2_0=sel                                     IR_MEM-Out(S180)
	S209= IR_MEM.Out=>FU.IR_MEM                                 Premise(F121)
	S210= FU.IR_MEM={16,0,rT,rD,0,sel}                          Path(S202,S209)
	S211= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F122)
	S212= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F123)
	S213= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F124)
	S214= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F125)
	S215= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F126)
	S216= CU_MEM.Op=16                                          Path(S203,S215)
	S217= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F127)
	S218= CU_MEM.IRFunc2=0                                      Path(S204,S217)
	S219= IR_MEM.Out=>IR_DMMU1.In                               Premise(F128)
	S220= IR_DMMU1.In={16,0,rT,rD,0,sel}                        Path(S202,S219)
	S221= IR_MEM.Out=>IR_WB.In                                  Premise(F129)
	S222= IR_WB.In={16,0,rT,rD,0,sel}                           Path(S202,S221)
	S223= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F130)
	S224= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F131)
	S225= FU.InMEM_WReg=5'b00000                                Premise(F132)
	S226= CtrlASIDIn=0                                          Premise(F133)
	S227= CtrlCP0=0                                             Premise(F134)
	S228= CP0[ASID]=pid                                         CP0-Hold(S156,S227)
	S229= CP0[rD]=a                                             CP0-Hold(S157,S227)
	S230= CtrlEPCIn=0                                           Premise(F135)
	S231= CtrlExCodeIn=0                                        Premise(F136)
	S232= CtrlIMMU=0                                            Premise(F137)
	S233= CtrlPC=0                                              Premise(F138)
	S234= CtrlPCInc=0                                           Premise(F139)
	S235= PC[CIA]=addr                                          PC-Hold(S163,S234)
	S236= PC[Out]=addr+4                                        PC-Hold(S164,S233,S234)
	S237= CtrlIAddrReg=0                                        Premise(F140)
	S238= CtrlICache=0                                          Premise(F141)
	S239= ICache[addr]={16,0,rT,rD,0,sel}                       ICache-Hold(S167,S238)
	S240= CtrlIR_IMMU=0                                         Premise(F142)
	S241= CtrlICacheReg=0                                       Premise(F143)
	S242= CtrlIR_ID=0                                           Premise(F144)
	S243= [IR_ID]={16,0,rT,rD,0,sel}                            IR_ID-Hold(S171,S242)
	S244= CtrlIMem=0                                            Premise(F145)
	S245= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S173,S244)
	S246= CtrlIRMux=0                                           Premise(F146)
	S247= CtrlGPR=0                                             Premise(F147)
	S248= GPR[rT]=a                                             GPR-Hold(S176,S247)
	S249= CtrlIR_EX=0                                           Premise(F148)
	S250= [IR_EX]={16,0,rT,rD,0,sel}                            IR_EX-Hold(S178,S249)
	S251= CtrlIR_MEM=0                                          Premise(F149)
	S252= [IR_MEM]={16,0,rT,rD,0,sel}                           IR_MEM-Hold(S180,S251)
	S253= CtrlIR_DMMU1=1                                        Premise(F150)
	S254= [IR_DMMU1]={16,0,rT,rD,0,sel}                         IR_DMMU1-Write(S220,S253)
	S255= CtrlIR_WB=1                                           Premise(F151)
	S256= [IR_WB]={16,0,rT,rD,0,sel}                            IR_WB-Write(S222,S255)
	S257= CtrlIR_DMMU2=0                                        Premise(F152)

MEM(DMMU1)	S258= CP0.ASID=pid                                          CP0-Read-ASID(S228)
	S259= PC.CIA=addr                                           PC-Out(S235)
	S260= PC.CIA31_28=addr[31:28]                               PC-Out(S235)
	S261= PC.Out=addr+4                                         PC-Out(S236)
	S262= IR_ID.Out={16,0,rT,rD,0,sel}                          IR-Out(S243)
	S263= IR_ID.Out31_26=16                                     IR-Out(S243)
	S264= IR_ID.Out25_21=0                                      IR-Out(S243)
	S265= IR_ID.Out20_16=rT                                     IR-Out(S243)
	S266= IR_ID.Out15_11=rD                                     IR-Out(S243)
	S267= IR_ID.Out10_3=0                                       IR-Out(S243)
	S268= IR_ID.Out2_0=sel                                      IR-Out(S243)
	S269= IR_EX.Out={16,0,rT,rD,0,sel}                          IR_EX-Out(S250)
	S270= IR_EX.Out31_26=16                                     IR_EX-Out(S250)
	S271= IR_EX.Out25_21=0                                      IR_EX-Out(S250)
	S272= IR_EX.Out20_16=rT                                     IR_EX-Out(S250)
	S273= IR_EX.Out15_11=rD                                     IR_EX-Out(S250)
	S274= IR_EX.Out10_3=0                                       IR_EX-Out(S250)
	S275= IR_EX.Out2_0=sel                                      IR_EX-Out(S250)
	S276= IR_MEM.Out={16,0,rT,rD,0,sel}                         IR_MEM-Out(S252)
	S277= IR_MEM.Out31_26=16                                    IR_MEM-Out(S252)
	S278= IR_MEM.Out25_21=0                                     IR_MEM-Out(S252)
	S279= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S252)
	S280= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S252)
	S281= IR_MEM.Out10_3=0                                      IR_MEM-Out(S252)
	S282= IR_MEM.Out2_0=sel                                     IR_MEM-Out(S252)
	S283= IR_DMMU1.Out={16,0,rT,rD,0,sel}                       IR_DMMU1-Out(S254)
	S284= IR_DMMU1.Out31_26=16                                  IR_DMMU1-Out(S254)
	S285= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S254)
	S286= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S254)
	S287= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S254)
	S288= IR_DMMU1.Out10_3=0                                    IR_DMMU1-Out(S254)
	S289= IR_DMMU1.Out2_0=sel                                   IR_DMMU1-Out(S254)
	S290= IR_WB.Out={16,0,rT,rD,0,sel}                          IR-Out(S256)
	S291= IR_WB.Out31_26=16                                     IR-Out(S256)
	S292= IR_WB.Out25_21=0                                      IR-Out(S256)
	S293= IR_WB.Out20_16=rT                                     IR-Out(S256)
	S294= IR_WB.Out15_11=rD                                     IR-Out(S256)
	S295= IR_WB.Out10_3=0                                       IR-Out(S256)
	S296= IR_WB.Out2_0=sel                                      IR-Out(S256)
	S297= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F153)
	S298= FU.IR_DMMU1={16,0,rT,rD,0,sel}                        Path(S283,S297)
	S299= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F154)
	S300= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F155)
	S301= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F156)
	S302= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F157)
	S303= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F158)
	S304= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F159)
	S305= CU_DMMU1.Op=16                                        Path(S284,S304)
	S306= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F160)
	S307= CU_DMMU1.IRFunc2=0                                    Path(S285,S306)
	S308= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F161)
	S309= IR_DMMU2.In={16,0,rT,rD,0,sel}                        Path(S283,S308)
	S310= FU.InDMMU1_WReg=5'b00000                              Premise(F162)
	S311= CtrlASIDIn=0                                          Premise(F163)
	S312= CtrlCP0=0                                             Premise(F164)
	S313= CP0[ASID]=pid                                         CP0-Hold(S228,S312)
	S314= CP0[rD]=a                                             CP0-Hold(S229,S312)
	S315= CtrlEPCIn=0                                           Premise(F165)
	S316= CtrlExCodeIn=0                                        Premise(F166)
	S317= CtrlIMMU=0                                            Premise(F167)
	S318= CtrlPC=0                                              Premise(F168)
	S319= CtrlPCInc=0                                           Premise(F169)
	S320= PC[CIA]=addr                                          PC-Hold(S235,S319)
	S321= PC[Out]=addr+4                                        PC-Hold(S236,S318,S319)
	S322= CtrlIAddrReg=0                                        Premise(F170)
	S323= CtrlICache=0                                          Premise(F171)
	S324= ICache[addr]={16,0,rT,rD,0,sel}                       ICache-Hold(S239,S323)
	S325= CtrlIR_IMMU=0                                         Premise(F172)
	S326= CtrlICacheReg=0                                       Premise(F173)
	S327= CtrlIR_ID=0                                           Premise(F174)
	S328= [IR_ID]={16,0,rT,rD,0,sel}                            IR_ID-Hold(S243,S327)
	S329= CtrlIMem=0                                            Premise(F175)
	S330= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S245,S329)
	S331= CtrlIRMux=0                                           Premise(F176)
	S332= CtrlGPR=0                                             Premise(F177)
	S333= GPR[rT]=a                                             GPR-Hold(S248,S332)
	S334= CtrlIR_EX=0                                           Premise(F178)
	S335= [IR_EX]={16,0,rT,rD,0,sel}                            IR_EX-Hold(S250,S334)
	S336= CtrlIR_MEM=0                                          Premise(F179)
	S337= [IR_MEM]={16,0,rT,rD,0,sel}                           IR_MEM-Hold(S252,S336)
	S338= CtrlIR_DMMU1=0                                        Premise(F180)
	S339= [IR_DMMU1]={16,0,rT,rD,0,sel}                         IR_DMMU1-Hold(S254,S338)
	S340= CtrlIR_WB=0                                           Premise(F181)
	S341= [IR_WB]={16,0,rT,rD,0,sel}                            IR_WB-Hold(S256,S340)
	S342= CtrlIR_DMMU2=1                                        Premise(F182)
	S343= [IR_DMMU2]={16,0,rT,rD,0,sel}                         IR_DMMU2-Write(S309,S342)

MEM(DMMU2)	S344= CP0.ASID=pid                                          CP0-Read-ASID(S313)
	S345= PC.CIA=addr                                           PC-Out(S320)
	S346= PC.CIA31_28=addr[31:28]                               PC-Out(S320)
	S347= PC.Out=addr+4                                         PC-Out(S321)
	S348= IR_ID.Out={16,0,rT,rD,0,sel}                          IR-Out(S328)
	S349= IR_ID.Out31_26=16                                     IR-Out(S328)
	S350= IR_ID.Out25_21=0                                      IR-Out(S328)
	S351= IR_ID.Out20_16=rT                                     IR-Out(S328)
	S352= IR_ID.Out15_11=rD                                     IR-Out(S328)
	S353= IR_ID.Out10_3=0                                       IR-Out(S328)
	S354= IR_ID.Out2_0=sel                                      IR-Out(S328)
	S355= IR_EX.Out={16,0,rT,rD,0,sel}                          IR_EX-Out(S335)
	S356= IR_EX.Out31_26=16                                     IR_EX-Out(S335)
	S357= IR_EX.Out25_21=0                                      IR_EX-Out(S335)
	S358= IR_EX.Out20_16=rT                                     IR_EX-Out(S335)
	S359= IR_EX.Out15_11=rD                                     IR_EX-Out(S335)
	S360= IR_EX.Out10_3=0                                       IR_EX-Out(S335)
	S361= IR_EX.Out2_0=sel                                      IR_EX-Out(S335)
	S362= IR_MEM.Out={16,0,rT,rD,0,sel}                         IR_MEM-Out(S337)
	S363= IR_MEM.Out31_26=16                                    IR_MEM-Out(S337)
	S364= IR_MEM.Out25_21=0                                     IR_MEM-Out(S337)
	S365= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S337)
	S366= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S337)
	S367= IR_MEM.Out10_3=0                                      IR_MEM-Out(S337)
	S368= IR_MEM.Out2_0=sel                                     IR_MEM-Out(S337)
	S369= IR_DMMU1.Out={16,0,rT,rD,0,sel}                       IR_DMMU1-Out(S339)
	S370= IR_DMMU1.Out31_26=16                                  IR_DMMU1-Out(S339)
	S371= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S339)
	S372= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S339)
	S373= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S339)
	S374= IR_DMMU1.Out10_3=0                                    IR_DMMU1-Out(S339)
	S375= IR_DMMU1.Out2_0=sel                                   IR_DMMU1-Out(S339)
	S376= IR_WB.Out={16,0,rT,rD,0,sel}                          IR-Out(S341)
	S377= IR_WB.Out31_26=16                                     IR-Out(S341)
	S378= IR_WB.Out25_21=0                                      IR-Out(S341)
	S379= IR_WB.Out20_16=rT                                     IR-Out(S341)
	S380= IR_WB.Out15_11=rD                                     IR-Out(S341)
	S381= IR_WB.Out10_3=0                                       IR-Out(S341)
	S382= IR_WB.Out2_0=sel                                      IR-Out(S341)
	S383= IR_DMMU2.Out={16,0,rT,rD,0,sel}                       IR_DMMU2-Out(S343)
	S384= IR_DMMU2.Out31_26=16                                  IR_DMMU2-Out(S343)
	S385= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S343)
	S386= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S343)
	S387= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S343)
	S388= IR_DMMU2.Out10_3=0                                    IR_DMMU2-Out(S343)
	S389= IR_DMMU2.Out2_0=sel                                   IR_DMMU2-Out(S343)
	S390= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F183)
	S391= FU.IR_DMMU2={16,0,rT,rD,0,sel}                        Path(S383,S390)
	S392= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F184)
	S393= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F185)
	S394= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F186)
	S395= CU_DMMU2.Op=16                                        Path(S384,S394)
	S396= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F187)
	S397= CU_DMMU2.IRFunc2=0                                    Path(S385,S396)
	S398= IR_DMMU2.Out=>IR_WB.In                                Premise(F188)
	S399= IR_WB.In={16,0,rT,rD,0,sel}                           Path(S383,S398)
	S400= FU.InDMMU2_WReg=5'b00000                              Premise(F189)
	S401= CtrlASIDIn=0                                          Premise(F190)
	S402= CtrlCP0=0                                             Premise(F191)
	S403= CP0[ASID]=pid                                         CP0-Hold(S313,S402)
	S404= CP0[rD]=a                                             CP0-Hold(S314,S402)
	S405= CtrlEPCIn=0                                           Premise(F192)
	S406= CtrlExCodeIn=0                                        Premise(F193)
	S407= CtrlIMMU=0                                            Premise(F194)
	S408= CtrlPC=0                                              Premise(F195)
	S409= CtrlPCInc=0                                           Premise(F196)
	S410= PC[CIA]=addr                                          PC-Hold(S320,S409)
	S411= PC[Out]=addr+4                                        PC-Hold(S321,S408,S409)
	S412= CtrlIAddrReg=0                                        Premise(F197)
	S413= CtrlICache=0                                          Premise(F198)
	S414= ICache[addr]={16,0,rT,rD,0,sel}                       ICache-Hold(S324,S413)
	S415= CtrlIR_IMMU=0                                         Premise(F199)
	S416= CtrlICacheReg=0                                       Premise(F200)
	S417= CtrlIR_ID=0                                           Premise(F201)
	S418= [IR_ID]={16,0,rT,rD,0,sel}                            IR_ID-Hold(S328,S417)
	S419= CtrlIMem=0                                            Premise(F202)
	S420= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S330,S419)
	S421= CtrlIRMux=0                                           Premise(F203)
	S422= CtrlGPR=0                                             Premise(F204)
	S423= GPR[rT]=a                                             GPR-Hold(S333,S422)
	S424= CtrlIR_EX=0                                           Premise(F205)
	S425= [IR_EX]={16,0,rT,rD,0,sel}                            IR_EX-Hold(S335,S424)
	S426= CtrlIR_MEM=0                                          Premise(F206)
	S427= [IR_MEM]={16,0,rT,rD,0,sel}                           IR_MEM-Hold(S337,S426)
	S428= CtrlIR_DMMU1=0                                        Premise(F207)
	S429= [IR_DMMU1]={16,0,rT,rD,0,sel}                         IR_DMMU1-Hold(S339,S428)
	S430= CtrlIR_WB=1                                           Premise(F208)
	S431= [IR_WB]={16,0,rT,rD,0,sel}                            IR_WB-Write(S399,S430)
	S432= CtrlIR_DMMU2=0                                        Premise(F209)
	S433= [IR_DMMU2]={16,0,rT,rD,0,sel}                         IR_DMMU2-Hold(S343,S432)

WB	S434= CP0.ASID=pid                                          CP0-Read-ASID(S403)
	S435= PC.CIA=addr                                           PC-Out(S410)
	S436= PC.CIA31_28=addr[31:28]                               PC-Out(S410)
	S437= PC.Out=addr+4                                         PC-Out(S411)
	S438= IR_ID.Out={16,0,rT,rD,0,sel}                          IR-Out(S418)
	S439= IR_ID.Out31_26=16                                     IR-Out(S418)
	S440= IR_ID.Out25_21=0                                      IR-Out(S418)
	S441= IR_ID.Out20_16=rT                                     IR-Out(S418)
	S442= IR_ID.Out15_11=rD                                     IR-Out(S418)
	S443= IR_ID.Out10_3=0                                       IR-Out(S418)
	S444= IR_ID.Out2_0=sel                                      IR-Out(S418)
	S445= IR_EX.Out={16,0,rT,rD,0,sel}                          IR_EX-Out(S425)
	S446= IR_EX.Out31_26=16                                     IR_EX-Out(S425)
	S447= IR_EX.Out25_21=0                                      IR_EX-Out(S425)
	S448= IR_EX.Out20_16=rT                                     IR_EX-Out(S425)
	S449= IR_EX.Out15_11=rD                                     IR_EX-Out(S425)
	S450= IR_EX.Out10_3=0                                       IR_EX-Out(S425)
	S451= IR_EX.Out2_0=sel                                      IR_EX-Out(S425)
	S452= IR_MEM.Out={16,0,rT,rD,0,sel}                         IR_MEM-Out(S427)
	S453= IR_MEM.Out31_26=16                                    IR_MEM-Out(S427)
	S454= IR_MEM.Out25_21=0                                     IR_MEM-Out(S427)
	S455= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S427)
	S456= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S427)
	S457= IR_MEM.Out10_3=0                                      IR_MEM-Out(S427)
	S458= IR_MEM.Out2_0=sel                                     IR_MEM-Out(S427)
	S459= IR_DMMU1.Out={16,0,rT,rD,0,sel}                       IR_DMMU1-Out(S429)
	S460= IR_DMMU1.Out31_26=16                                  IR_DMMU1-Out(S429)
	S461= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S429)
	S462= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S429)
	S463= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S429)
	S464= IR_DMMU1.Out10_3=0                                    IR_DMMU1-Out(S429)
	S465= IR_DMMU1.Out2_0=sel                                   IR_DMMU1-Out(S429)
	S466= IR_WB.Out={16,0,rT,rD,0,sel}                          IR-Out(S431)
	S467= IR_WB.Out31_26=16                                     IR-Out(S431)
	S468= IR_WB.Out25_21=0                                      IR-Out(S431)
	S469= IR_WB.Out20_16=rT                                     IR-Out(S431)
	S470= IR_WB.Out15_11=rD                                     IR-Out(S431)
	S471= IR_WB.Out10_3=0                                       IR-Out(S431)
	S472= IR_WB.Out2_0=sel                                      IR-Out(S431)
	S473= IR_DMMU2.Out={16,0,rT,rD,0,sel}                       IR_DMMU2-Out(S433)
	S474= IR_DMMU2.Out31_26=16                                  IR_DMMU2-Out(S433)
	S475= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S433)
	S476= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S433)
	S477= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S433)
	S478= IR_DMMU2.Out10_3=0                                    IR_DMMU2-Out(S433)
	S479= IR_DMMU2.Out2_0=sel                                   IR_DMMU2-Out(S433)
	S480= IR_WB.Out=>FU.IR_WB                                   Premise(F210)
	S481= FU.IR_WB={16,0,rT,rD,0,sel}                           Path(S466,S480)
	S482= IR_WB.Out31_26=>CU_WB.Op                              Premise(F211)
	S483= CU_WB.Op=16                                           Path(S467,S482)
	S484= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F212)
	S485= CU_WB.IRFunc2=0                                       Path(S468,S484)
	S486= FU.InWB_WReg=5'b00000                                 Premise(F213)
	S487= CtrlASIDIn=0                                          Premise(F214)
	S488= CtrlCP0=0                                             Premise(F215)
	S489= CP0[ASID]=pid                                         CP0-Hold(S403,S488)
	S490= CP0[rD]=a                                             CP0-Hold(S404,S488)
	S491= CtrlEPCIn=0                                           Premise(F216)
	S492= CtrlExCodeIn=0                                        Premise(F217)
	S493= CtrlIMMU=0                                            Premise(F218)
	S494= CtrlPC=0                                              Premise(F219)
	S495= CtrlPCInc=0                                           Premise(F220)
	S496= PC[CIA]=addr                                          PC-Hold(S410,S495)
	S497= PC[Out]=addr+4                                        PC-Hold(S411,S494,S495)
	S498= CtrlIAddrReg=0                                        Premise(F221)
	S499= CtrlICache=0                                          Premise(F222)
	S500= ICache[addr]={16,0,rT,rD,0,sel}                       ICache-Hold(S414,S499)
	S501= CtrlIR_IMMU=0                                         Premise(F223)
	S502= CtrlICacheReg=0                                       Premise(F224)
	S503= CtrlIR_ID=0                                           Premise(F225)
	S504= [IR_ID]={16,0,rT,rD,0,sel}                            IR_ID-Hold(S418,S503)
	S505= CtrlIMem=0                                            Premise(F226)
	S506= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S420,S505)
	S507= CtrlIRMux=0                                           Premise(F227)
	S508= CtrlGPR=0                                             Premise(F228)
	S509= GPR[rT]=a                                             GPR-Hold(S423,S508)
	S510= CtrlIR_EX=0                                           Premise(F229)
	S511= [IR_EX]={16,0,rT,rD,0,sel}                            IR_EX-Hold(S425,S510)
	S512= CtrlIR_MEM=0                                          Premise(F230)
	S513= [IR_MEM]={16,0,rT,rD,0,sel}                           IR_MEM-Hold(S427,S512)
	S514= CtrlIR_DMMU1=0                                        Premise(F231)
	S515= [IR_DMMU1]={16,0,rT,rD,0,sel}                         IR_DMMU1-Hold(S429,S514)
	S516= CtrlIR_WB=0                                           Premise(F232)
	S517= [IR_WB]={16,0,rT,rD,0,sel}                            IR_WB-Hold(S431,S516)
	S518= CtrlIR_DMMU2=0                                        Premise(F233)
	S519= [IR_DMMU2]={16,0,rT,rD,0,sel}                         IR_DMMU2-Hold(S433,S518)

POST	S489= CP0[ASID]=pid                                         CP0-Hold(S403,S488)
	S490= CP0[rD]=a                                             CP0-Hold(S404,S488)
	S496= PC[CIA]=addr                                          PC-Hold(S410,S495)
	S497= PC[Out]=addr+4                                        PC-Hold(S411,S494,S495)
	S500= ICache[addr]={16,0,rT,rD,0,sel}                       ICache-Hold(S414,S499)
	S504= [IR_ID]={16,0,rT,rD,0,sel}                            IR_ID-Hold(S418,S503)
	S506= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S420,S505)
	S509= GPR[rT]=a                                             GPR-Hold(S423,S508)
	S511= [IR_EX]={16,0,rT,rD,0,sel}                            IR_EX-Hold(S425,S510)
	S513= [IR_MEM]={16,0,rT,rD,0,sel}                           IR_MEM-Hold(S427,S512)
	S515= [IR_DMMU1]={16,0,rT,rD,0,sel}                         IR_DMMU1-Hold(S429,S514)
	S517= [IR_WB]={16,0,rT,rD,0,sel}                            IR_WB-Hold(S431,S516)
	S519= [IR_DMMU2]={16,0,rT,rD,0,sel}                         IR_DMMU2-Hold(S433,S518)

