#pragma once

#include <Luna/common.hpp>

#include <Luna/drivers/acpi.hpp>
#include <Luna/drivers/pci.hpp>

#include <Luna/drivers/iommu/intel/sl_paging.hpp>

#include <std/bitmap.hpp>
#include <std/unordered_map.hpp>
#include <std/linked_list.hpp>

namespace vt_d {
    struct [[gnu::packed]] Dmar {
        static constexpr const char* signature = "DMAR";
        acpi::SDTHeader header;
        uint8_t host_address_width;
        union {
            struct {
                uint8_t irq_remap : 1;
                uint8_t x2APIC_opt_out : 1;
                uint8_t dma_control_opt_in : 1;
                uint8_t reserved : 5;
            };
            uint8_t raw;
        } flags;
        uint8_t reserved_0[10];
    };
    static_assert(acpi::Table<Dmar>);

    struct [[gnu::packed]] Drhd {
        static constexpr uint16_t id = 0;
        uint16_t type;
        uint16_t length;
        struct {
            uint8_t pci_include_all : 1;
            uint8_t reserved : 7;
        } flags;
        uint8_t reserved_0;
        uint16_t segment;
        uint64_t mmio_base;
        uint8_t device_scope[];
    };

    struct [[gnu::packed]] Rmrr {
        static constexpr uint16_t id = 1;
        uint16_t type;
        uint16_t length;
        uint16_t reserved;
        uint16_t segment;
        uint64_t base;
        uint64_t limit;
        uint8_t device_scope[];
    };

    struct [[gnu::packed]] DevicePathEntry {
        uint8_t device, function;
    };

    struct [[gnu::packed]] DeviceScope {
        uint8_t type;
        uint8_t length;
        uint16_t reserved;
        uint8_t enum_id;
        uint8_t start_bus;
        DevicePathEntry path[];
    };

    struct [[gnu::packed]] RootEntry {
        uint64_t present : 1;
        uint64_t reserved : 11;
        uint64_t context_table : 52;
        uint64_t reserved_0;
    };

    struct [[gnu::packed]] RootTable {
        RootEntry entries[256];

        auto& operator[](size_t i) {
            return entries[i];
        }
    };
    static_assert(sizeof(RootTable) == pmm::block_size);

    struct [[gnu::packed]] ContextEntry {
        uint64_t present : 1;
        uint64_t fault_processing_disable : 1;
        uint64_t translation_type : 2;
        uint64_t reserved : 8;
        uint64_t sl_translation_ptr : 52;
        uint64_t address_width : 3;
        uint64_t ignored : 4;
        uint64_t reserved_0 : 1;
        uint64_t domain_id : 16;
        uint64_t reserved_1 : 40;
    };

    struct [[gnu::packed]] ContextTable {
        ContextEntry entries[256];

        auto& operator[](size_t i) {
            return entries[i];
        }
    };
    static_assert(sizeof(ContextTable) == pmm::block_size);

    union [[gnu::packed]] FaultRecordingRegister {
        struct {
            uint64_t reserved : 12;
            uint64_t fault_info : 52;
            uint64_t source_id : 16;
            uint64_t reserved_0 : 12;
            uint64_t type_bit_2 : 1;
            uint64_t supervisor : 1;
            uint64_t execute : 1;
            uint64_t pasid_present : 1;
            uint64_t reason : 8;
            uint64_t pasid : 20;
            uint64_t address_type : 2;
            uint64_t type_bit_1 : 1;
            uint64_t fault : 1;
        };
        struct {
            uint64_t a;
            uint64_t b;
        } raw;
    };
    static_assert(sizeof(FaultRecordingRegister) == 16);

    struct [[gnu::packed]] IOTLB {
        uint64_t addr;
        uint64_t cmd;
    };
    static_assert(sizeof(IOTLB) == 16);

    union [[gnu::packed]] IOTLBCmd {
        struct {
            uint64_t reserved : 32;
            uint64_t domain_id : 16;
            uint64_t drain_writes : 1;
            uint64_t drain_reads : 1;
            uint64_t reserved_0 : 7;
            uint64_t invl_granularity : 2;
            uint64_t reserved_1 : 1;
            uint64_t req_granularity : 2;
            uint64_t reserved_2 : 1;
            uint64_t invalidate : 1;
        };
        uint64_t raw;
    };
    static_assert(sizeof(IOTLBCmd) == 8);

    union [[gnu::packed]] IOTLBAddr {
        struct {
            uint64_t mask : 6;
            uint64_t hint : 1;
            uint64_t reserved : 5;
            uint64_t addr : 52;
        };
        uint64_t raw;
    };
    static_assert(sizeof(IOTLBAddr) == 8);

    enum GlobalCommand : uint32_t {
        CompatibilityFormatIRQ = (1 << 23),
        SetIRQRemapTable = (1 << 24),
        IRQRemappingEnable = (1 << 25),
        QueuedInvalidationEnable = (1 << 26),
        FlushWriteBuffer = (1 << 27),
        AdvancedFaultLoggingEnable = (1 << 28),
        SetFaultLog = (1 << 29),
        SetRootTablePointer = (1 << 30),
        TranslationEnable = (1u << 31)
    };

    struct [[gnu::packed]] RemappingEngineRegs {
        uint32_t version;
        uint32_t reserved;
        uint64_t capabilities;
        uint64_t extended_capabilities;
        uint32_t global_command;
        uint32_t global_status;

        union [[gnu::packed]] RootTableAddress {
            struct {
                uint64_t reserved : 10;
                uint64_t translation_type : 2;
                uint64_t address : 52;
            };
            uint64_t raw;
        };
        uint64_t root_table_address;

        union [[gnu::packed]] ContextCommand {
            struct {
                uint64_t domain_id : 16;
                uint64_t source_id : 16;
                uint64_t function_mask : 2;
                uint64_t reserved : 25;
                uint64_t actual_granularity : 2;
                uint64_t granularity : 2;
                uint64_t invalidate : 1;
            };
            uint64_t raw;
        };
        uint64_t context_command;
        uint32_t reserved_0;
        uint32_t fault_status;
        uint32_t fault_event_control;
        uint32_t fault_event_data;
        uint32_t fault_event_address;

        union [[gnu::packed]] FaultEventUpperAddress {
            struct {
                uint32_t reserved : 8;
                uint32_t upper_dest_id : 24;
            };
            uint32_t raw;
        };
        uint32_t fault_event_upper_address;

        uint64_t reserved_1[2];
        uint64_t advanced_fault_log;
        uint32_t reserved_2;
        uint32_t protected_mem_enable;
        uint32_t protected_low_mem_base;
        uint32_t protected_low_mem_limit;
        uint64_t protected_high_mem_base;
        uint64_t protected_high_mem_limit;
        uint64_t invalidation_queue_head;
        uint64_t invalidation_queue_tail;
        union [[gnu::packed]] InalidationQueueAddress {
            struct {
                uint64_t size : 3;
                uint64_t reserved : 8;
                uint64_t descriptor_width : 1;
                uint64_t address : 52;
            };
            uint64_t raw;
        };
        uint64_t invalidation_queue_address;
        uint32_t reserved_3;
        uint32_t invalidation_completion_status;
        uint32_t invalidation_completion_event_control;
        uint32_t invalidation_completion_event_data;
        uint32_t invalidation_completion_event_address;
        uint32_t invalidation_completion_event_upper_address;
        uint64_t invalidation_queue_event_record;
        uint64_t irq_remapping_table_base;
        uint64_t page_request_queue_head;
        uint64_t page_request_queue_tail;
        uint64_t page_request_queue_address;
        uint32_t reserved_4;
        uint32_t page_request_status;
        uint32_t page_request_event_control;
        uint32_t page_request_event_data;
        uint32_t page_request_event_address;
        uint32_t page_request_event_upper_address;

        uint64_t mtrr_cap;
        uint64_t default_mtrr;
        uint64_t mtrrs[11];

        struct {
            uint64_t base;
            uint64_t mask;
        } variable_mask[10];

        uint64_t virtual_command_capability;
        uint64_t reserved_5;
        uint64_t virtual_command;
        uint64_t reserved_6;
        uint64_t virtual_command_respond;
        uint64_t reserved_7;
    };

    union [[gnu::packed]] SourceID {
        struct {
            uint16_t func : 3;
            uint16_t slot : 5;
            uint16_t bus : 8;
        };
        uint16_t raw;

        static constexpr SourceID from_device(const pci::Device& device) {
            SourceID id{};
            id.bus = device.requester_id.bus;
            id.slot = device.requester_id.slot;
            id.func = device.requester_id.func;

            return id;
        }

        constexpr bool operator<=(const SourceID& other) const {
            return raw <= other.raw;
        }

        constexpr bool operator>=(const SourceID& other) const {
            return raw >= other.raw;
        }
    };
    static_assert(sizeof(SourceID) == 2);

    struct [[gnu::packed]] InvalidationWaitDescriptor {
        static constexpr uint8_t cmd = 5;
        uint32_t type : 4;
        uint32_t irq : 1;
        uint32_t status_write : 1;
        uint32_t fence : 1;
        uint32_t request_drain : 1;
        uint32_t reserved : 1;
        uint32_t zero : 3;
        uint32_t reserved_0 : 20;
        uint32_t status;
        uint64_t addr;
    };
    static_assert(sizeof(InvalidationWaitDescriptor) == (128 / 8));

    struct [[gnu::packed]] ContextInvalidationDescriptor {
        static constexpr uint8_t cmd = 1;
        uint64_t type : 4;
        uint64_t granularity : 2;
        uint64_t reserved : 3;
        uint64_t zero : 3;
        uint64_t reserved_0 : 4;
        uint64_t domain_id : 16;
        uint64_t source_id : 16;
        uint64_t function_mask : 2;
        uint64_t reserved_1 : 14;
        uint64_t reserved_2;
    };
    static_assert(sizeof(ContextInvalidationDescriptor) == (128 / 8));

    struct [[gnu::packed]] IOTLBInvalidationDescriptor {
        static constexpr uint8_t cmd = 2;
        uint32_t type : 4;
        uint32_t granularity : 2;
        uint32_t drain_writes : 1;
        uint32_t drain_reads : 1;
        uint32_t reserved : 1;
        uint32_t zero : 3;
        uint32_t reserved_0 : 4;
        uint32_t domain_id : 16;
        uint32_t reserved_1;
        uint64_t address_mask : 6;
        uint64_t hint : 1;
        uint64_t reserved_2 : 5;
        uint64_t addr : 52;
    };
    static_assert(sizeof(IOTLBInvalidationDescriptor) == (128 / 8));

    enum {
        ContextInvalidateGlobal = 0b01ull,
        ContextInvalidateDomain = 0b10ull,
        ContextInvalidateDevice = 0b11ull,
    };

    enum {
        IOTLBInvalidateGlobal = 0b01,
        IOTLBInvalidateDomain = 0b10,
        IOTLBInvalidatePage = 0b11
    };



    class InvalidationQueue {
        public:
        InvalidationQueue(volatile RemappingEngineRegs* regs);
        ~InvalidationQueue();

        void submit_sync(const uint8_t* cmd);
        uintptr_t get_queue_pa() const {
            return queue_pa;
        }

        static constexpr size_t queue_page_size = 1; // In pages
        static constexpr size_t queue_entry_size = (128 / 8);
        static constexpr size_t queue_length = (queue_page_size * pmm::block_size) / queue_entry_size;
        private:
        void queue_command(const uint8_t* cmd);

        volatile RemappingEngineRegs* regs;

        volatile uint8_t* queue;
        uintptr_t queue_pa;
        size_t tail, head;
    };

    struct IOMMU;

    class RemappingEngine {
        public:
        RemappingEngine(Drhd* drhd);
        sl_paging::context& get_device_translation(SourceID device);

        void map(vt_d::SourceID device, uintptr_t pa, uintptr_t iova, uint64_t flags);
        uintptr_t unmap(vt_d::SourceID device, uintptr_t iova);

        private:
        void flush_cache(void* va, size_t sz);
        void enable_translation();

        void wbflush();
        void invalidate_global_context();
        void invalidate_device_context(uint16_t domain_id, SourceID device);
        void invalidate_global_iotlb();
        void invalidate_domain_iotlb(uint16_t domain_id);
        void invalidate_iotlb_addr(uint16_t domain_id, uintptr_t iova);


        void handle_irq();
        void handle_primary_fault();

        void clear_faults();

        void disable_protect_mem_regions();

        Drhd* drhd;

        volatile RemappingEngineRegs* regs;
        volatile FaultRecordingRegister* fault_recording_regs;
        volatile IOTLB* iotlb_regs;

        volatile RootTable* root_table;

        uint8_t secondary_page_levels;
        size_t n_domain_ids, n_fault_recording_regs;

        std::bitmap domain_ids;
        std::unordered_map<uint16_t, sl_paging::context*> page_map;
        std::unordered_map<uint16_t, uint16_t> domain_id_map;

        std::lazy_initializer<InvalidationQueue> iq;

        bool all_devices_on_segment, eim, wbflush_needed, read_draining, write_draining, page_selective_invalidation, caching_mode;
        bool zero_length_read, page_snoop, coherent, plmr, phmr, qi;

        size_t segment;
        std::vector<std::pair<SourceID, SourceID>> source_id_ranges;

        IrqTicketLock lock;

        friend struct IOMMU;
    };

    struct IOMMU {
        IOMMU();
        
        void map(const pci::Device& device, uintptr_t pa, uintptr_t iova, uint64_t flags);
        uintptr_t unmap(const pci::Device& device, uintptr_t iova);
        
        private:
        RemappingEngine& get_engine(uint16_t seg, SourceID source);

        Dmar* dmar;
        std::linked_list<RemappingEngine> engines;
    };

    bool has_iommu();
} // namespace vt_d