$date
	Sat May 31 03:24:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_rca $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var parameter 32 # WIDTH $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$var reg 1 & cin $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 #
$end
#0
$dumpvars
0&
b0 %
b0 $
0"
b0 !
$end
#10000
b1000 !
b101 %
b11 $
#20000
1"
b1 !
1&
b1 %
b1111 $
#30000
0"
b1111 !
0&
b101 %
b1010 $
#40000
1"
b1111 !
1&
b1111 %
b1111 $
#50000
