(edif Timer
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 5 6 11 52 55)
      (program "Xilinx ngc2edif" (version "P.68d"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure Timer.ngc Timer.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library Timer_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell Timer
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port adj
              (direction INPUT)
            )
            (port sel
              (direction INPUT)
            )
            (port rst_button
              (direction INPUT)
            )
            (port pause_button
              (direction INPUT)
            )
            (port (array (rename minutes "minutes<5:0>") 6)
              (direction OUTPUT))
            (port (array (rename seconds "seconds<5:0>") 6)
              (direction OUTPUT))
            (designator "xc6slx16-3-csg324")
            (property TYPE (string "Timer") (owner "Xilinx"))
            (property BUS_INFO (string "6:OUTPUT:minutes<5:0>") (owner "Xilinx"))
            (property BUS_INFO (string "6:OUTPUT:seconds<5:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "Timer_Timer") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_4__ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_3__ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_3__ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lut<3>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___24___count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lutdi2") (owner "Xilinx"))
              (property INIT (string "00004000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi2_renamed_1 "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lutdi2")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___24___count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lutdi2") (owner "Xilinx"))
              (property INIT (string "F8") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_2__ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_2__ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lut<2>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___23___count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lutdi1") (owner "Xilinx"))
              (property INIT (string "40000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi1_renamed_2 "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lutdi1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___23___count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lutdi1") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_1__ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_1__ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lut<1>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "40000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_0__ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_0__ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lut<0>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___22___count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lutdi") (owner "Xilinx"))
              (property INIT (string "00000100") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi_renamed_3 "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lutdi")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___22___count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lutdi") (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_26__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_25__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_25__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_24__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_24__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_23__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_23__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_22__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_22__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_21__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_21__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_20__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_20__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_19__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_19__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_18__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_18__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_17__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_17__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_16__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_16__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_15__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_15__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_14__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_14__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_13__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_13__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_12__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_12__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_11__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_11__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_10__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_10__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_9__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_9__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_8__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_8__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_4__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_4__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lut<4>")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___17___count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lutdi3") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_3__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_3__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lut<3>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___16___count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lutdi2") (owner "Xilinx"))
              (property INIT (string "00004000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_2__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_2__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lut<2>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___15___count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lutdi1") (owner "Xilinx"))
              (property INIT (string "40000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_1__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_0__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_0__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lut<0>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___14___count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lutdi") (owner "Xilinx"))
              (property INIT (string "00000100") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_25__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_24__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_24__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_23__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_23__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_22__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_22__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_21__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_21__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_20__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_20__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_19__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_19__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_18__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_18__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_17__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_17__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_16__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_16__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_15__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_15__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_14__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_14__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_13__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_13__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_12__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_12__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_11__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_11__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_10__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_10__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_9__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_9__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_8__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_8__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_7__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_7__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_28__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<28>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_27__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<27>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_27__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<27>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_26__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_26__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<26>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_25__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_25__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_24__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_24__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_23__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_23__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_22__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_22__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_21__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_21__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_20__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_20__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_19__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_19__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_18__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_18__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_17__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_17__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_16__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_16__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_15__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_15__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_14__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_14__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_13__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_13__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_12__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_12__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_11__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_11__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_10__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_10__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_9__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_9__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_28__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<28>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_27__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<27>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_27__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<27>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_26__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_26__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<26>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_25__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_25__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_24__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_24__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_23__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_23__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_22__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_22__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_21__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_21__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_20__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_20__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_19__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_19__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_18__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_18__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_17__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_17__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_16__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_16__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_15__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_15__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_14__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_14__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_13__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_13__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_12__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_12__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_11__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_11__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_10__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_10__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_9__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_9__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_8__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_8__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_4__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_3__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_3__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lut<3>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___6___count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lutdi2") (owner "Xilinx"))
              (property INIT (string "00004000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi2_renamed_4 "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lutdi2")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___6___count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lutdi2") (owner "Xilinx"))
              (property INIT (string "F8") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_2__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_2__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lut<2>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___5___count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lutdi1") (owner "Xilinx"))
              (property INIT (string "40000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi1_renamed_5 "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lutdi1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___5___count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lutdi1") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_1__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_1__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lut<1>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "40000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_0__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_0__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lut<0>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___4___count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lutdi") (owner "Xilinx"))
              (property INIT (string "00000100") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi_renamed_6 "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lutdi")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___4___count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lutdi") (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_28__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<28>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_27__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<27>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_27__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<27>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_26__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_26__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<26>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_25__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_25__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_24__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_24__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_23__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_23__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_22__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_22__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_21__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_21__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_20__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_20__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_19__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_19__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_18__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_18__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_17__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_17__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_16__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_16__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_15__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_15__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_14__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_14__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_13__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_13__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_12__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_12__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_11__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_11__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_10__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_10__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_28__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<28>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_27__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<27>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_27__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<27>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_26__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_26__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<26>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_25__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_25__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_24__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_24__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_23__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_23__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_22__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_22__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_21__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_21__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_20__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_20__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_19__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_19__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_18__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_18__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_17__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_17__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_16__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_16__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_15__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_15__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_14__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_14__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_13__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_13__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_12__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_12__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_11__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_11__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_10__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_10__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_9__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_9__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_28__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<28>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_27__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<27>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_27__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<27>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_26__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_26__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<26>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_25__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_25__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_24__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_24__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_23__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_23__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_22__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_22__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_21__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_21__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_20__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_20__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_19__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_19__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_18__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_18__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_17__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_17__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_16__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_16__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_15__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_15__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_14__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_14__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_13__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_13__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_12__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_12__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_11__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_11__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_10__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_10__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_28__ "clock_module/Mcount_count_xor<28>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_27__ "clock_module/Mcount_count_xor<27>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_27__ "clock_module/Mcount_count_cy<27>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_26__ "clock_module/Mcount_count_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_26__ "clock_module/Mcount_count_cy<26>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_25__ "clock_module/Mcount_count_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_25__ "clock_module/Mcount_count_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_24__ "clock_module/Mcount_count_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_24__ "clock_module/Mcount_count_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_23__ "clock_module/Mcount_count_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_23__ "clock_module/Mcount_count_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_22__ "clock_module/Mcount_count_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_22__ "clock_module/Mcount_count_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_21__ "clock_module/Mcount_count_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_21__ "clock_module/Mcount_count_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_20__ "clock_module/Mcount_count_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_20__ "clock_module/Mcount_count_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_19__ "clock_module/Mcount_count_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_19__ "clock_module/Mcount_count_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_18__ "clock_module/Mcount_count_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_18__ "clock_module/Mcount_count_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_17__ "clock_module/Mcount_count_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_17__ "clock_module/Mcount_count_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_16__ "clock_module/Mcount_count_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_16__ "clock_module/Mcount_count_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_15__ "clock_module/Mcount_count_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_15__ "clock_module/Mcount_count_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_14__ "clock_module/Mcount_count_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_14__ "clock_module/Mcount_count_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_13__ "clock_module/Mcount_count_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_13__ "clock_module/Mcount_count_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_12__ "clock_module/Mcount_count_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_12__ "clock_module/Mcount_count_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_11__ "clock_module/Mcount_count_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_11__ "clock_module/Mcount_count_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_10__ "clock_module/Mcount_count_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_10__ "clock_module/Mcount_count_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_9__ "clock_module/Mcount_count_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_9__ "clock_module/Mcount_count_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_8__ "clock_module/Mcount_count_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_8__ "clock_module/Mcount_count_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_7__ "clock_module/Mcount_count_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_7__ "clock_module/Mcount_count_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_6__ "clock_module/Mcount_count_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_6__ "clock_module/Mcount_count_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_5__ "clock_module/Mcount_count_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_5__ "clock_module/Mcount_count_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_4__ "clock_module/Mcount_count_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_4__ "clock_module/Mcount_count_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_3__ "clock_module/Mcount_count_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_3__ "clock_module/Mcount_count_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_2__ "clock_module/Mcount_count_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_2__ "clock_module/Mcount_count_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_1__ "clock_module/Mcount_count_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_1__ "clock_module/Mcount_count_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_0__ "clock_module/Mcount_count_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_0__ "clock_module/Mcount_count_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_28__ "clock_module/Madd__n0026_xor<28>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_27__ "clock_module/Madd__n0026_xor<27>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_27__ "clock_module/Madd__n0026_cy<27>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_26__ "clock_module/Madd__n0026_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_26__ "clock_module/Madd__n0026_cy<26>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_25__ "clock_module/Madd__n0026_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_25__ "clock_module/Madd__n0026_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_24__ "clock_module/Madd__n0026_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_24__ "clock_module/Madd__n0026_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_23__ "clock_module/Madd__n0026_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_23__ "clock_module/Madd__n0026_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_22__ "clock_module/Madd__n0026_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_22__ "clock_module/Madd__n0026_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_21__ "clock_module/Madd__n0026_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_21__ "clock_module/Madd__n0026_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_20__ "clock_module/Madd__n0026_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_20__ "clock_module/Madd__n0026_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_19__ "clock_module/Madd__n0026_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_19__ "clock_module/Madd__n0026_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_18__ "clock_module/Madd__n0026_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_18__ "clock_module/Madd__n0026_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_17__ "clock_module/Madd__n0026_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_17__ "clock_module/Madd__n0026_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_16__ "clock_module/Madd__n0026_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_16__ "clock_module/Madd__n0026_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_15__ "clock_module/Madd__n0026_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_15__ "clock_module/Madd__n0026_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_14__ "clock_module/Madd__n0026_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_14__ "clock_module/Madd__n0026_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_13__ "clock_module/Madd__n0026_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_13__ "clock_module/Madd__n0026_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_12__ "clock_module/Madd__n0026_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_12__ "clock_module/Madd__n0026_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_11__ "clock_module/Madd__n0026_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_11__ "clock_module/Madd__n0026_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_10__ "clock_module/Madd__n0026_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_10__ "clock_module/Madd__n0026_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_9__ "clock_module/Madd__n0026_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_9__ "clock_module/Madd__n0026_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_8__ "clock_module/Madd__n0026_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_8__ "clock_module/Madd__n0026_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_7__ "clock_module/Madd__n0026_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_7__ "clock_module/Madd__n0026_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_6__ "clock_module/Madd__n0026_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_6__ "clock_module/Madd__n0026_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_5__ "clock_module/Madd__n0026_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_5__ "clock_module/Madd__n0026_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_4__ "clock_module/Madd__n0026_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_4__ "clock_module/Madd__n0026_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_3__ "clock_module/Madd__n0026_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_3__ "clock_module/Madd__n0026_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_2__ "clock_module/Madd__n0026_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_2__ "clock_module/Madd__n0026_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_1__ "clock_module/Madd__n0026_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_1__ "clock_module/Madd__n0026_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_0__ "clock_module/Madd__n0026_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_0__ "clock_module/Madd__n0026_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28 "clock_module/count_28")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_27 "clock_module/count_27")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_26 "clock_module/count_26")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_25 "clock_module/count_25")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_24 "clock_module/count_24")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_23 "clock_module/count_23")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_22 "clock_module/count_22")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_21 "clock_module/count_21")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_20 "clock_module/count_20")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_19 "clock_module/count_19")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_18 "clock_module/count_18")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_17 "clock_module/count_17")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_16 "clock_module/count_16")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_15 "clock_module/count_15")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_14 "clock_module/count_14")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_13 "clock_module/count_13")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_12 "clock_module/count_12")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_11 "clock_module/count_11")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_10 "clock_module/count_10")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_9 "clock_module/count_9")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_8 "clock_module/count_8")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_7 "clock_module/count_7")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_6 "clock_module/count_6")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_5 "clock_module/count_5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_4 "clock_module/count_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_3 "clock_module/count_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_2 "clock_module/count_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_1 "clock_module/count_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_0 "clock_module/count_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_clk_1hz_renamed_7 "clock_module/clk_1hz")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_clk_2hz_renamed_8 "clock_module/clk_2hz")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename counter_clk_count_0 "counter/clk_count_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename counter_minutes_5 "counter/minutes_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename counter_minutes_4 "counter/minutes_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename counter_minutes_3 "counter/minutes_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename counter_minutes_2 "counter/minutes_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename counter_minutes_1 "counter/minutes_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename counter_minutes_0 "counter/minutes_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename counter_seconds_5 "counter/seconds_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename counter_seconds_4 "counter/seconds_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename counter_seconds_3 "counter/seconds_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename counter_seconds_2 "counter/seconds_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename counter_seconds_1 "counter/seconds_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename counter_seconds_0 "counter/seconds_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename counter_paused_renamed_9 "counter/paused")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename counter_arst_ff_1 "counter/arst_ff_1")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename counter_arst_ff_0 "counter/arst_ff_0")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename counter_apause_ff_1 "counter/apause_ff_1")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename counter_apause_ff_0 "counter/apause_ff_0")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1251 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1251")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module__n0048_0_11 "clock_module/_n0048<0>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename clock_module__n0048_0_21 "clock_module/_n0048<0>21")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1161 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1161")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1151_renamed_10 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1151")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1141_renamed_11 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1141")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1131_renamed_12 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1131")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1121_renamed_13 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1121")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o191 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o191")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o121 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o121")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o111 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o111")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2300_o11 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[26]_a[28]_MUX_2300_o11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_28__a_28__MUX_4674_o11 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[28]_a[28]_MUX_4674_o11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___32___clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[28]_a[28]_MUX_4674_o11") (owner "Xilinx"))
              (property INIT (string "8A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1241 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1241")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_minutes_5__sel_mux_24_OUT51 "counter/Mmux_minutes[5]_sel_mux_24_OUT51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2888888888888888") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_seconds_5__sel_mux_23_OUT51 "counter/Mmux_seconds[5]_sel_mux_23_OUT51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2888888888888888") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_minutes_5__sel_mux_24_OUT11 "counter/Mmux_minutes[5]_sel_mux_24_OUT11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "55040404") (owner "Xilinx"))
            )
            (instance (rename counter__n0127_inv1 "counter/_n0127_inv1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAEAFFEA") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_seconds_5__sel_mux_23_OUT41 "counter/Mmux_seconds[5]_sel_mux_23_OUT41")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___30___counter/Mmux_seconds[5]_sel_mux_23_OUT41") (owner "Xilinx"))
              (property INIT (string "28888888") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_seconds_5__sel_mux_23_OUT31 "counter/Mmux_seconds[5]_sel_mux_23_OUT31")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___30___counter/Mmux_seconds[5]_sel_mux_23_OUT41") (owner "Xilinx"))
              (property INIT (string "2888") (owner "Xilinx"))
            )
            (instance (rename counter_GND_6_o_GND_6_o_equal_7_o_5_1 "counter/GND_6_o_GND_6_o_equal_7_o<5>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0800000000000000") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_minutes_5__sel_mux_24_OUT31 "counter/Mmux_minutes[5]_sel_mux_24_OUT31")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___31___counter/Mmux_minutes[5]_sel_mux_24_OUT31") (owner "Xilinx"))
              (property INIT (string "2888") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_minutes_5__sel_mux_24_OUT41 "counter/Mmux_minutes[5]_sel_mux_24_OUT41")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___31___counter/Mmux_minutes[5]_sel_mux_24_OUT31") (owner "Xilinx"))
              (property INIT (string "28888888") (owner "Xilinx"))
            )
            (instance (rename counter_adj_paused_AND_4_o1 "counter/adj_paused_AND_4_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___36___counter/adj_paused_AND_4_o1") (owner "Xilinx"))
              (property INIT (string "08") (owner "Xilinx"))
            )
            (instance (rename counter_adj_paused_AND_2_o1 "counter/adj_paused_AND_2_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___36___counter/adj_paused_AND_4_o1") (owner "Xilinx"))
              (property INIT (string "04") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_minutes_5__sel_mux_24_OUT22 "counter/Mmux_minutes[5]_sel_mux_24_OUT22")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___33___counter/Mmux_minutes[5]_sel_mux_24_OUT22") (owner "Xilinx"))
              (property INIT (string "28") (owner "Xilinx"))
            )
            (instance (rename counter__n00991 "counter/_n00991")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module__n0048_0_1_renamed_14 "clock_module/_n0048<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00004000") (owner "Xilinx"))
            )
            (instance (rename clock_module__n0048_0_2_renamed_15 "clock_module/_n0048<0>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0002000000000000") (owner "Xilinx"))
            )
            (instance (rename clock_module__n0048_0_3_renamed_16 "clock_module/_n0048<0>3")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0002") (owner "Xilinx"))
            )
            (instance (rename clock_module__n0048_0_4_renamed_17 "clock_module/_n0048<0>4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000001000") (owner "Xilinx"))
            )
            (instance (rename clock_module__n0048_0_5_renamed_18 "clock_module/_n0048<0>5")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "40000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_10_o1_renamed_19 "clock_module/count[28]_reduce_nor_10_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___34___clock_module/count[28]_reduce_nor_10_o1") (owner "Xilinx"))
              (property INIT (string "04") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_10_o3_renamed_20 "clock_module/count[28]_reduce_nor_10_o3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_10_o4_renamed_21 "clock_module/count[28]_reduce_nor_10_o4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_10_o6_renamed_22 "clock_module/count[28]_reduce_nor_10_o6")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_10_o7_renamed_23 "clock_module/count[28]_reduce_nor_10_o7")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000100000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_10_o8_renamed_24 "clock_module/count[28]_reduce_nor_10_o8")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o1_renamed_25 "clock_module/count[28]_reduce_nor_4_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___34___clock_module/count[28]_reduce_nor_10_o1") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o6_renamed_26 "clock_module/count[28]_reduce_nor_4_o6")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o7_renamed_27 "clock_module/count[28]_reduce_nor_4_o7")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000100000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o8_renamed_28 "clock_module/count[28]_reduce_nor_4_o8")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o21 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o21")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o23 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o23")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o31_renamed_29 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o31")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_renamed_30 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFF8FF0000000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o35 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o35")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEC") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o31_renamed_31 "clock_module/count[28]_PWR_2_o_mod_8/BUS_0029_INV_3603_o31")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o32_renamed_32 "clock_module/count[28]_PWR_2_o_mod_8/BUS_0029_INV_3603_o32")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o33_renamed_33 "clock_module/count[28]_PWR_2_o_mod_8/BUS_0029_INV_3603_o33")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o34 "clock_module/count[28]_PWR_2_o_mod_8/BUS_0029_INV_3603_o34")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FAEAEAEA00000000") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_minutes_5__sel_mux_24_OUT6_SW0 "counter/Mmux_minutes[5]_sel_mux_24_OUT6_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___33___counter/Mmux_minutes[5]_sel_mux_24_OUT22") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_minutes_5__sel_mux_24_OUT6 "counter/Mmux_minutes[5]_sel_mux_24_OUT6")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2888888888888888") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_seconds_5__sel_mux_23_OUT6_SW0 "counter/Mmux_seconds[5]_sel_mux_23_OUT6_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___37___counter/Mmux_seconds[5]_sel_mux_23_OUT6_SW0") (owner "Xilinx"))
              (property INIT (string "7") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_seconds_5__sel_mux_23_OUT6 "counter/Mmux_seconds[5]_sel_mux_23_OUT6")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8888888828888888") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_minutes_5__sel_mux_24_OUT21_SW0 "counter/Mmux_minutes[5]_sel_mux_24_OUT21_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___35___counter/Mmux_minutes[5]_sel_mux_24_OUT21_SW0") (owner "Xilinx"))
              (property INIT (string "FFFF7FFF") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_minutes_5__sel_mux_24_OUT21_renamed_34 "counter/Mmux_minutes[5]_sel_mux_24_OUT21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80888088FFFF8088") (owner "Xilinx"))
            )
            (instance (rename counter__n0091_SW0 "counter/_n0091_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___35___counter/Mmux_minutes[5]_sel_mux_24_OUT21_SW0") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename counter__n0091_renamed_35 "counter/_n0091")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0800000000000000") (owner "Xilinx"))
            )
            (instance (rename counter__n0093_SW0 "counter/_n0093_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___37___counter/Mmux_seconds[5]_sel_mux_23_OUT6_SW0") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename counter__n0093_renamed_36 "counter/_n0093")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200000000000000") (owner "Xilinx"))
            )
            (instance (rename adj_IBUF_renamed_37 "adj_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename sel_IBUF_renamed_38 "sel_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rst_button_IBUF_renamed_39 "rst_button_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pause_button_IBUF_renamed_40 "pause_button_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance minutes_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance minutes_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance minutes_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance minutes_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance minutes_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance minutes_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance seconds_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance seconds_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance seconds_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance seconds_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance seconds_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance seconds_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename counter_pause_flipflop_renamed_41 "counter/pause_flipflop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_8__rt_renamed_42 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11511 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o11511")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11411 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o11411")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11311 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o11311")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11211 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o11211")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11011 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o11011")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1611 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1611")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1511 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1511")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1411 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1411")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_9__rt_renamed_43 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_26__rt_renamed_44 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<26>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_25__rt_renamed_45 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<25>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_24__rt_renamed_46 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<24>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_23__rt_renamed_47 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<23>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_22__rt_renamed_48 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<22>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_20__rt_renamed_49 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<20>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_18__rt_renamed_50 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<18>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_17__rt_renamed_51 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<17>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_16__rt_renamed_52 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<16>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_15__rt_renamed_53 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<15>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_10__rt_renamed_54 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_26__rt_renamed_55 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<26>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_25__rt_renamed_56 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<25>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_24__rt_renamed_57 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<24>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_23__rt_renamed_58 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<23>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_22__rt_renamed_59 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<22>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_20__rt_renamed_60 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<20>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_18__rt_renamed_61 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<18>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_17__rt_renamed_62 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<17>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_16__rt_renamed_63 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<16>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_15__rt_renamed_64 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<15>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_27__rt_renamed_65 "clock_module/Mcount_count_cy<27>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_26__rt_renamed_66 "clock_module/Mcount_count_cy<26>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_25__rt_renamed_67 "clock_module/Mcount_count_cy<25>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_24__rt_renamed_68 "clock_module/Mcount_count_cy<24>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_23__rt_renamed_69 "clock_module/Mcount_count_cy<23>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_22__rt_renamed_70 "clock_module/Mcount_count_cy<22>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_21__rt_renamed_71 "clock_module/Mcount_count_cy<21>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_20__rt_renamed_72 "clock_module/Mcount_count_cy<20>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_19__rt_renamed_73 "clock_module/Mcount_count_cy<19>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_18__rt_renamed_74 "clock_module/Mcount_count_cy<18>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_17__rt_renamed_75 "clock_module/Mcount_count_cy<17>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_16__rt_renamed_76 "clock_module/Mcount_count_cy<16>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_15__rt_renamed_77 "clock_module/Mcount_count_cy<15>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_14__rt_renamed_78 "clock_module/Mcount_count_cy<14>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_13__rt_renamed_79 "clock_module/Mcount_count_cy<13>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_12__rt_renamed_80 "clock_module/Mcount_count_cy<12>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_11__rt_renamed_81 "clock_module/Mcount_count_cy<11>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_10__rt_renamed_82 "clock_module/Mcount_count_cy<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_9__rt_renamed_83 "clock_module/Mcount_count_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_8__rt_renamed_84 "clock_module/Mcount_count_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_7__rt_renamed_85 "clock_module/Mcount_count_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_6__rt_renamed_86 "clock_module/Mcount_count_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_5__rt_renamed_87 "clock_module/Mcount_count_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_4__rt_renamed_88 "clock_module/Mcount_count_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_3__rt_renamed_89 "clock_module/Mcount_count_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_2__rt_renamed_90 "clock_module/Mcount_count_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_cy_1__rt_renamed_91 "clock_module/Mcount_count_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_27__rt_renamed_92 "clock_module/Madd__n0026_cy<27>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_26__rt_renamed_93 "clock_module/Madd__n0026_cy<26>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_25__rt_renamed_94 "clock_module/Madd__n0026_cy<25>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_24__rt_renamed_95 "clock_module/Madd__n0026_cy<24>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_23__rt_renamed_96 "clock_module/Madd__n0026_cy<23>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_22__rt_renamed_97 "clock_module/Madd__n0026_cy<22>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_21__rt_renamed_98 "clock_module/Madd__n0026_cy<21>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_20__rt_renamed_99 "clock_module/Madd__n0026_cy<20>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_19__rt_renamed_100 "clock_module/Madd__n0026_cy<19>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_18__rt_renamed_101 "clock_module/Madd__n0026_cy<18>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_17__rt_renamed_102 "clock_module/Madd__n0026_cy<17>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_16__rt_renamed_103 "clock_module/Madd__n0026_cy<16>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_15__rt_renamed_104 "clock_module/Madd__n0026_cy<15>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_14__rt_renamed_105 "clock_module/Madd__n0026_cy<14>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_13__rt_renamed_106 "clock_module/Madd__n0026_cy<13>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_12__rt_renamed_107 "clock_module/Madd__n0026_cy<12>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_11__rt_renamed_108 "clock_module/Madd__n0026_cy<11>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_10__rt_renamed_109 "clock_module/Madd__n0026_cy<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_9__rt_renamed_110 "clock_module/Madd__n0026_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_8__rt_renamed_111 "clock_module/Madd__n0026_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_7__rt_renamed_112 "clock_module/Madd__n0026_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_6__rt_renamed_113 "clock_module/Madd__n0026_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_5__rt_renamed_114 "clock_module/Madd__n0026_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_4__rt_renamed_115 "clock_module/Madd__n0026_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_3__rt_renamed_116 "clock_module/Madd__n0026_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_2__rt_renamed_117 "clock_module/Madd__n0026_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_cy_1__rt_renamed_118 "clock_module/Madd__n0026_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11711 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o11711")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_28__rt_renamed_119 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<28>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_28__rt_renamed_120 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<28>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_xor_28__rt_renamed_121 "clock_module/Mcount_count_xor<28>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_xor_28__rt_renamed_122 "clock_module/Madd__n0026_xor<28>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_8___renamed_123 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut<8>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "35") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_9___renamed_124 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut<9>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "35") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_10___renamed_125 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut<10>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "35") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_11___renamed_126 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut<11>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "35") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_16___renamed_127 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut<16>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "35") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_18___renamed_128 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut<18>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "35") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_24___renamed_129 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut<24>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "35") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1411 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1411")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F1F1E0E0F1F3E0C0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1511 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1511")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F1F1E0E0F1F3E0C0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1611 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1611")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F1F1E0E0F1F3E0C0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1711 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1711")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F1F1E0E0F1F3E0C0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o181_renamed_130 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o181")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o171_renamed_131 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o171")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o161_renamed_132 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o161")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o151_renamed_133 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o151")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__SW0 "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lut<1>_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF7FFF") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__SW1 "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lut<1>_SW1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lut<1>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00C0000055555555") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_SW0 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o32_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW0 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o22_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F8") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_renamed_134 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEAAAAAAEAAAAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1101_renamed_135 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1101")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF00ACAC") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o181_renamed_136 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o181")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF00ACAC") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1171_renamed_137 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1171")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF00CACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2299_o11 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[27]_a[28]_MUX_2299_o11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF00CACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2298_o11 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[28]_a[28]_MUX_2298_o11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF00CACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1311 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1311")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF00ACAC") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1811 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1811")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF00ACAC") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o4_SW0 "clock_module/count[28]_reduce_nor_4_o4_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o4_SW1 "clock_module/count[28]_reduce_nor_4_o4_SW1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o4_renamed_138 "clock_module/count[28]_reduce_nor_4_o4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000010100FF00FF") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_9___renamed_139 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<9>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3335333533353355") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_10___renamed_140 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<10>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "545457575450575F") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_11___renamed_141 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<11>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "545457575450575F") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_12___renamed_142 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<12>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E0E1F1F0E0C1F3F") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o111_renamed_143 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[27]_a[28]_MUX_2241_o111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_SW2 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o32_SW2")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_renamed_144 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o32")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFAAFCAAAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_SW0 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o33_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_SW1 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o33_SW1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_renamed_145 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o33")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2222222AAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_17___renamed_146 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<17>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E0E1F1F0E0C1F3F") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1911 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1911")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F1E0F1E0F1E0F3C0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_19___renamed_147 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<19>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E1F0E1F0E1F0C3F") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11211 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o11211")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F1E0F1E0F1E0F3C0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11311 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o11311")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE02FE02FE02FA0A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11411 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o11411")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE02FE02FE02FA0A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11511 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o11511")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE02FE02FE02FA0A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11611 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o11611")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE02FE02FE02FA0A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_25___renamed_148 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<25>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "01FD01FD01FD05F5") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2271_o111 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[26]_a[28]_MUX_2271_o111")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F1E0F1C0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_27___renamed_149 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<27>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11FF11FD") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_28___renamed_150 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<28>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11FF13FF") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o131 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o131")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o121 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o121")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o111 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o141 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o141")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1251 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1251")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCCCACACACCCA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o131 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o131")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCCD8D8D8CCD8") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o121 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o121")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAB8B8B8AAB8") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o111 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAB8B8B8AAB8") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1171_renamed_151 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1171")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1161_renamed_152 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1161")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1151_renamed_153 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1151")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1141_renamed_154 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1141")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1131_renamed_155 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1131")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW0 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F808080888888888") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW8 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW8")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFAA80") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2271_o11_renamed_156 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[26]_a[28]_MUX_2271_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F1E0F1C0F1C0F1C0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2270_o11 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[27]_a[28]_MUX_2270_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EE00EE02EE02EE02") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o171_renamed_157 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o171")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCCD8D8D8CCD8") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o161_renamed_158 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o161")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCCD8D8D8CCD8") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o151_renamed_159 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o151")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCCD8D8D8CCD8") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o141_renamed_160 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o141")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCCD8D8D8CCD8") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o181 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o181")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCCD8D8D8CCD8") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1_renamed_161 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F8F8F0F0F8F0F0F0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101_renamed_162 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1101")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW12 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_SW12")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW13 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_SW13")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AAE2AAF0AAE2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_10___renamed_163 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<10>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "007780F7087F88FF") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o111 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1261 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1261")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o131 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o131")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o121 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o121")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o181 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o181")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o171_renamed_164 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o171")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o161_renamed_165 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o161")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o151_renamed_166 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o151")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o141_renamed_167 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o141")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1141_renamed_168 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1141")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1131_renamed_169 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1131")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1121_renamed_170 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1121")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1101 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1101")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o191_renamed_171 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o191")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1171_renamed_172 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1171")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1161_renamed_173 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1161")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1151_renamed_174 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1151")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1141_renamed_175 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1141")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1131_renamed_176 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1131")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o181_renamed_177 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o181")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o171_renamed_178 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o171")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o161_renamed_179 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o161")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o151_renamed_180 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o151")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o141 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o141")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o131 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o131")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o121 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o121")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o111 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_28___renamed_181 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<28>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "75") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_10_o10_SW1 "clock_module/count[28]_reduce_nor_10_o10_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFB") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_10_o10 "clock_module/count[28]_reduce_nor_10_o10")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "100000001F0F0F0F") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1141_renamed_182 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1141")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0F0E2E2E2F0E2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1131_renamed_183 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1131")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0F0E2E2E2F0E2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1121_renamed_184 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1121")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEAEAACC8C8CAACC") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW28 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW28")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEEEEEC") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o191_renamed_185 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o191")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAACEEAC88ACCCAC") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1101 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1101")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA88ACACEECCACAC") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_SW0 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_SW0_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CC008000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_renamed_186 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF00FF00FF80FF00") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o191 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o191")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_11___renamed_187 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<11>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3535355555355555") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121_renamed_188 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1121")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_12___renamed_189 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<12>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3535355555355555") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_13___renamed_190 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<13>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3535355555355555") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW25 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW25")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEE2EEEE") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW24_SW0 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW24_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW24 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW24")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEEE444EEEEEEEE") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1151_renamed_191 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1151")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0F0E2E2E2F0E2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1161_renamed_192 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1161")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0F0E2E2E2F0E2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1171 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1171")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0F0E2E2E2F0E2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1511 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1511")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_4__ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lut<4>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11FF13FF13FF13FF") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2269_o11 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[28]_a[28]_MUX_2269_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EE00EC00EC00EC00") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW14_SW0 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_SW14_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFEFFFEFFFE") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW14 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_SW14")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF00FE00AAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11_renamed_193 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[28]_a[28]_MUX_2240_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCCCC00044044") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1611 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1611")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1711 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1711")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1811 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1811")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_18___renamed_194 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<18>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1D1D1D55551D5555") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11011_renamed_195 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o11011")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_20___renamed_196 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<20>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1D1D1D55551D5555") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11311 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o11311")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11411 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o11411")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW1 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW32_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F8F8F8F8F8080808") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW3 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW32_SW3")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEE2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW27_SW0 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_SW27_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA80") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW27 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_SW27")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000080000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_renamed_197 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[27]_a[28]_MUX_2241_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2A2A2E2A2A2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2242_o11 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[26]_a[28]_MUX_2242_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11511 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o11511")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11611 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o11611")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11711 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o11711")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_26___renamed_198 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<26>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1D1D1D55551D5555") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW28_SW1 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_SW28_SW1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW28 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_SW28")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000800080800000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW46 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_SW46")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000800080000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi3_renamed_199 "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lutdi3")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___17___count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lutdi3") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi2_renamed_200 "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lutdi2")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___16___count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lutdi2") (owner "Xilinx"))
              (property INIT (string "15") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi1_renamed_201 "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lutdi1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___15___count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lutdi1") (owner "Xilinx"))
              (property INIT (string "7FFF") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o171 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o171")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "35") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi_renamed_202 "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lutdi")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "clock_module/___XLNM___14___count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lutdi") (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o5_cy "clock_module/count[28]_reduce_nor_4_o5_cy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o3_SW0 "clock_module/count[28]_reduce_nor_4_o3_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFEEEEFFFFFFF0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o3_SW1 "clock_module/count[28]_reduce_nor_4_o3_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o3_renamed_203 "clock_module/count[28]_reduce_nor_4_o3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000FFFF00010001") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o2_SW0 "clock_module/count[28]_reduce_nor_4_o2_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFEEFFFFFEFE") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o2_SW1 "clock_module/count[28]_reduce_nor_4_o2_SW1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o2_renamed_204 "clock_module/count[28]_reduce_nor_4_o2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000F0F00110011") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o5_lut_renamed_205 "clock_module/count[28]_reduce_nor_4_o5_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3500000000000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o9_SW0 "clock_module/count[28]_reduce_nor_4_o9_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_4_o10 "clock_module/count[28]_reduce_nor_4_o10")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAA0200AAAA0000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW32")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEFE0404FE04FE04") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_19___renamed_206 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_lut<19>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3333353533353535") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_9___renamed_207 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_lut<9>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3333353533353535") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_10___renamed_208 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_lut<10>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3333353533353535") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_11___renamed_209 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_lut<11>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3333353533353535") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_12___renamed_210 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_lut<12>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3333353533353535") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1411 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1411")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1511 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1511")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1611 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1611")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1711 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1711")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_17___renamed_211 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_lut<17>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3333353533353535") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1101_renamed_212 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1101")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_10___renamed_213 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut<10>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15D5") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_11___renamed_214 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut<11>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15D5") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_12___renamed_215 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut<12>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15D5") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_13___renamed_216 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut<13>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15D5") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1511 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1511")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA2A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4675_o11_renamed_217 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[27]_a[28]_MUX_4675_o11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___32___clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[28]_a[28]_MUX_4674_o11") (owner "Xilinx"))
              (property INIT (string "EA2A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1611 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1611")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA2A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1711 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1711")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA2A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1911 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1911")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11211 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o11211")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11311 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o11311")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1151_renamed_218 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1151")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1161_renamed_219 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1161")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1181_renamed_220 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1181")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "ABA8AB88") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4704_o11 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[27]_a[28]_MUX_4704_o11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA88AB88") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_10_o2_SW0 "clock_module/count[28]_reduce_nor_10_o2_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFB") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__reduce_nor_10_o10_SW0 "clock_module/count[28]_reduce_nor_10_o10_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFEFFFFFFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1171 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1171")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_4__ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lut<4>")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5577557F") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1121 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1121")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o191 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o191")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1181 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1181")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW4 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW32_SW4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8080800000800000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW1 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o22_SW1")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW1_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o22_SW1_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF800000000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW1")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW1_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAA80") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW1_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAA8AA00") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW3")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW3_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAA80") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW3_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAA8AA00") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW5")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW5_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAA80") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW5_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAA8AA00") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW7")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW7_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAA80") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW7_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAA8AA00") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW11")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW11_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAA8A0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW11_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAA8AA00") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW13")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW13_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAA8A0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW13_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAA8AA00") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW15")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW15_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAA8A0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW15_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAA8AA00") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW17")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW17_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAA8A0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW17_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAA8AA00") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW19")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW19_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAA8A0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW19_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAA8AA00") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW21")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW21_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAA8A0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW21_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAA8AA00") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW23")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW23_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAA8A0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW23_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAA8AA00") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW26")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW26_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEEECCC") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW26_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEEEEEEEEECCCCC") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW29")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW29_F")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEC") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW29_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEEEEEEEEECEECC") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW31")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW31_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEEEEEC") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW31_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEEEEEEEEEEEEEC") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW34")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW34_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAA8A0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW34_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAA8AA00") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW36")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW36_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAA8A0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW36_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAA8AA00") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW38")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38_F "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW38_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAA8A0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38_G "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_SW38_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAA8AA00") (owner "Xilinx"))
            )
            (instance (rename counter__n0141_inv1 "counter/_n0141_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF51114000") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_seconds_5__sel_mux_23_OUT11 "counter/Mmux_seconds[5]_sel_mux_23_OUT11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1110010001000100") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1811 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1811")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA2A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_28__a_28__MUX_4703_o11 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[28]_a[28]_MUX_4703_o11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA88A888") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11411 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o11411")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_18___renamed_221 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut<18>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15D5") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11511 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o11511")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11011 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o11011")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA2A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11611 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o11611")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCACACCCACACA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_20___renamed_222 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut<20>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15D5") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11311 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o11311")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA2A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11411 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o11411")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA2A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11511 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o11511")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA2A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11611 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o11611")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA2A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11711 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o11711")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA2A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_26___renamed_223 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut<26>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15D5") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_25___renamed_224 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_lut<25>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3333353533353535") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4675_o111 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[27]_a[28]_MUX_4675_o111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA2A") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11811 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o11811")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "ABA8AB88") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_28___renamed_225 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut<28>")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2F") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_seconds_5__sel_mux_23_OUT21_renamed_226 "counter/Mmux_seconds[5]_sel_mux_23_OUT21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000088F888F80000") (owner "Xilinx"))
            )
            (instance (rename counter_Mmux_seconds_5__sel_mux_23_OUT211 "counter/Mmux_seconds[5]_sel_mux_23_OUT211")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4544010001000100") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_1 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEAAAAAAEAAAAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11_1 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[28]_a[28]_MUX_2240_o11_1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CCCCCCCC00044044") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_1_renamed_227 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[27]_a[28]_MUX_2241_o11_1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2A2A2E2A2A2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_1 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_SW0_1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF00FF00FF80FF00") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1_1 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_SW1_1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F8F8F0F0F8F0F0F0") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_1 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34_1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFF8FF0000000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o31_1 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o31_1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80000000") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_1 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o32_1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFAAFCAAAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101_1 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1101_1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_2 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[27]_a[28]_MUX_2241_o11_2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2A2A2E2A2A2") (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121_1 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1121_1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2E2E2AAAAE2AAAA") (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_228 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_7__INV_0 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut<7>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_8__INV_0 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<8>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_27__INV_0 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_lut<27>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_21__INV_0 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_lut<21>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_19__INV_0 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_lut<19>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_14__INV_0 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_lut<14>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_13__INV_0 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_lut<13>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_12__INV_0 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_lut<12>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_11__INV_0 "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_lut<11>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_9__INV_0 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<9>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_27__INV_0 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut<27>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_21__INV_0 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut<21>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_19__INV_0 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut<19>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_14__INV_0 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut<14>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_13__INV_0 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut<13>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_12__INV_0 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut<12>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_11__INV_0 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut<11>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_10__INV_0 "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut<10>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Mcount_count_lut_0__INV_0 "clock_module/Mcount_count_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_module_Madd__n0026_lut_0__INV_0 "clock_module/Madd__n0026_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename counter_Mcount_clk_count_xor_0_11_INV_0 "counter/Mcount_clk_count_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename counter_paused_INV_3669_o1_INV_0 "counter/paused_INV_3669_o1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef clock_module_clk_2hz_renamed_8))
                (portRef C (instanceRef clock_module_clk_1hz_renamed_7))
                (portRef C (instanceRef clock_module_count_0))
                (portRef C (instanceRef clock_module_count_1))
                (portRef C (instanceRef clock_module_count_2))
                (portRef C (instanceRef clock_module_count_3))
                (portRef C (instanceRef clock_module_count_4))
                (portRef C (instanceRef clock_module_count_5))
                (portRef C (instanceRef clock_module_count_6))
                (portRef C (instanceRef clock_module_count_7))
                (portRef C (instanceRef clock_module_count_8))
                (portRef C (instanceRef clock_module_count_9))
                (portRef C (instanceRef clock_module_count_10))
                (portRef C (instanceRef clock_module_count_11))
                (portRef C (instanceRef clock_module_count_12))
                (portRef C (instanceRef clock_module_count_13))
                (portRef C (instanceRef clock_module_count_14))
                (portRef C (instanceRef clock_module_count_15))
                (portRef C (instanceRef clock_module_count_16))
                (portRef C (instanceRef clock_module_count_17))
                (portRef C (instanceRef clock_module_count_18))
                (portRef C (instanceRef clock_module_count_19))
                (portRef C (instanceRef clock_module_count_20))
                (portRef C (instanceRef clock_module_count_21))
                (portRef C (instanceRef clock_module_count_22))
                (portRef C (instanceRef clock_module_count_23))
                (portRef C (instanceRef clock_module_count_24))
                (portRef C (instanceRef clock_module_count_25))
                (portRef C (instanceRef clock_module_count_26))
                (portRef C (instanceRef clock_module_count_27))
                (portRef C (instanceRef clock_module_count_28))
                (portRef O (instanceRef clk_BUFGP_renamed_228))
              )
            )
            (net adj_IBUF
              (joined
                (portRef I0 (instanceRef counter_adj_paused_AND_4_o1))
                (portRef I0 (instanceRef counter_adj_paused_AND_2_o1))
                (portRef O (instanceRef adj_IBUF_renamed_37))
                (portRef I1 (instanceRef counter__n0141_inv1))
                (portRef I2 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT11))
                (portRef I1 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT211))
              )
            )
            (net sel_IBUF
              (joined
                (portRef I2 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT11))
                (portRef I4 (instanceRef counter__n0127_inv1))
                (portRef I5 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT21_renamed_34))
                (portRef O (instanceRef sel_IBUF_renamed_38))
                (portRef I3 (instanceRef counter__n0141_inv1))
                (portRef I5 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT11))
                (portRef I0 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT21_renamed_226))
                (portRef I5 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT211))
              )
            )
            (net rst_button_IBUF
              (joined
                (portRef PRE (instanceRef counter_arst_ff_0))
                (portRef PRE (instanceRef counter_arst_ff_1))
                (portRef O (instanceRef rst_button_IBUF_renamed_39))
              )
            )
            (net pause_button_IBUF
              (joined
                (portRef PRE (instanceRef counter_apause_ff_0))
                (portRef PRE (instanceRef counter_apause_ff_1))
                (portRef O (instanceRef pause_button_IBUF_renamed_40))
              )
            )
            (net (rename clock_module_clk_2hz "clock_module/clk_2hz")
              (joined
                (portRef Q (instanceRef clock_module_clk_2hz_renamed_8))
                (portRef C (instanceRef counter_paused_renamed_9))
                (portRef C (instanceRef counter_seconds_0))
                (portRef C (instanceRef counter_seconds_1))
                (portRef C (instanceRef counter_seconds_2))
                (portRef C (instanceRef counter_seconds_3))
                (portRef C (instanceRef counter_seconds_4))
                (portRef C (instanceRef counter_seconds_5))
                (portRef C (instanceRef counter_minutes_0))
                (portRef C (instanceRef counter_minutes_1))
                (portRef C (instanceRef counter_minutes_2))
                (portRef C (instanceRef counter_minutes_3))
                (portRef C (instanceRef counter_minutes_4))
                (portRef C (instanceRef counter_minutes_5))
                (portRef C (instanceRef counter_clk_count_0))
                (portRef I1 (instanceRef counter_adj_paused_AND_4_o1))
                (portRef C (instanceRef counter_pause_flipflop_renamed_41))
                (portRef I2 (instanceRef counter__n0141_inv1))
                (portRef I4 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT11))
                (portRef I4 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT211))
              )
            )
            (net (rename clock_module_clk_1hz "clock_module/clk_1hz")
              (joined
                (portRef Q (instanceRef clock_module_clk_1hz_renamed_7))
                (portRef C (instanceRef counter_apause_ff_0))
                (portRef C (instanceRef counter_apause_ff_1))
                (portRef C (instanceRef counter_arst_ff_0))
                (portRef C (instanceRef counter_arst_ff_1))
              )
            )
            (net (rename counter_minutes_5_ "counter/minutes<5>")
              (joined
                (portRef Q (instanceRef counter_minutes_5))
                (portRef I1 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT6))
                (portRef I3 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT21_renamed_34))
                (portRef I1 (instanceRef counter__n0091_renamed_35))
                (portRef I (instanceRef minutes_5_OBUF))
              )
            )
            (net (rename counter_minutes_4_ "counter/minutes<4>")
              (joined
                (portRef Q (instanceRef counter_minutes_4))
                (portRef I1 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT51))
                (portRef I3 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT6))
                (portRef I0 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT21_SW0))
                (portRef I3 (instanceRef counter__n0091_renamed_35))
                (portRef I (instanceRef minutes_4_OBUF))
              )
            )
            (net (rename counter_minutes_3_ "counter/minutes<3>")
              (joined
                (portRef Q (instanceRef counter_minutes_3))
                (portRef I5 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT51))
                (portRef I1 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT41))
                (portRef I4 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT6))
                (portRef I1 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT21_SW0))
                (portRef I4 (instanceRef counter__n0091_renamed_35))
                (portRef I (instanceRef minutes_3_OBUF))
              )
            )
            (net (rename counter_minutes_2_ "counter/minutes<2>")
              (joined
                (portRef Q (instanceRef counter_minutes_2))
                (portRef I4 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT51))
                (portRef I1 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT31))
                (portRef I4 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT41))
                (portRef I2 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT6))
                (portRef I4 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT21_SW0))
                (portRef I0 (instanceRef counter__n0091_renamed_35))
                (portRef I (instanceRef minutes_2_OBUF))
              )
            )
            (net (rename counter_minutes_1_ "counter/minutes<1>")
              (joined
                (portRef Q (instanceRef counter_minutes_1))
                (portRef I3 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT51))
                (portRef I3 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT31))
                (portRef I3 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT41))
                (portRef I2 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT22))
                (portRef I0 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT6_SW0))
                (portRef I2 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT21_SW0))
                (portRef I0 (instanceRef counter__n0091_SW0))
                (portRef I (instanceRef minutes_1_OBUF))
              )
            )
            (net (rename counter_minutes_0_ "counter/minutes<0>")
              (joined
                (portRef Q (instanceRef counter_minutes_0))
                (portRef I2 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT51))
                (portRef I0 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT11))
                (portRef I2 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT31))
                (portRef I2 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT41))
                (portRef I1 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT22))
                (portRef I1 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT6_SW0))
                (portRef I3 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT21_SW0))
                (portRef I1 (instanceRef counter__n0091_SW0))
                (portRef I (instanceRef minutes_0_OBUF))
              )
            )
            (net (rename counter_seconds_5_ "counter/seconds<5>")
              (joined
                (portRef Q (instanceRef counter_seconds_5))
                (portRef I5 (instanceRef counter_GND_6_o_GND_6_o_equal_7_o_5_1))
                (portRef I1 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT6))
                (portRef I1 (instanceRef counter__n0093_SW0))
                (portRef I (instanceRef seconds_5_OBUF))
              )
            )
            (net (rename counter_seconds_4_ "counter/seconds<4>")
              (joined
                (portRef Q (instanceRef counter_seconds_4))
                (portRef I1 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT51))
                (portRef I4 (instanceRef counter_GND_6_o_GND_6_o_equal_7_o_5_1))
                (portRef I1 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT6_SW0))
                (portRef I0 (instanceRef counter__n0093_SW0))
                (portRef I (instanceRef seconds_4_OBUF))
              )
            )
            (net (rename counter_seconds_3_ "counter/seconds<3>")
              (joined
                (portRef Q (instanceRef counter_seconds_3))
                (portRef I5 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT51))
                (portRef I1 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT41))
                (portRef I3 (instanceRef counter_GND_6_o_GND_6_o_equal_7_o_5_1))
                (portRef I0 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT6_SW0))
                (portRef I4 (instanceRef counter__n0093_renamed_36))
                (portRef I (instanceRef seconds_3_OBUF))
              )
            )
            (net (rename counter_seconds_2_ "counter/seconds<2>")
              (joined
                (portRef Q (instanceRef counter_seconds_2))
                (portRef I4 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT51))
                (portRef I4 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT41))
                (portRef I1 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT31))
                (portRef I2 (instanceRef counter_GND_6_o_GND_6_o_equal_7_o_5_1))
                (portRef I4 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT6))
                (portRef I3 (instanceRef counter__n0093_renamed_36))
                (portRef I (instanceRef seconds_2_OBUF))
              )
            )
            (net (rename counter_seconds_1_ "counter/seconds<1>")
              (joined
                (portRef Q (instanceRef counter_seconds_1))
                (portRef I3 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT51))
                (portRef I3 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT41))
                (portRef I3 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT31))
                (portRef I1 (instanceRef counter_GND_6_o_GND_6_o_equal_7_o_5_1))
                (portRef I3 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT6))
                (portRef I2 (instanceRef counter__n0093_renamed_36))
                (portRef I (instanceRef seconds_1_OBUF))
                (portRef I5 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT21_renamed_226))
              )
            )
            (net (rename counter_seconds_0_ "counter/seconds<0>")
              (joined
                (portRef Q (instanceRef counter_seconds_0))
                (portRef I2 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT51))
                (portRef I2 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT41))
                (portRef I2 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT31))
                (portRef I0 (instanceRef counter_GND_6_o_GND_6_o_equal_7_o_5_1))
                (portRef I2 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT6))
                (portRef I1 (instanceRef counter__n0093_renamed_36))
                (portRef I (instanceRef seconds_0_OBUF))
                (portRef I1 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT11))
                (portRef I4 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT21_renamed_226))
              )
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_0__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_0__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_1__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_2__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_3__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_4__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_5__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_6__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_7__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_8__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_9__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_10__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_11__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_12__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_13__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_14__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_15__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_16__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_17__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_18__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_19__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_20__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_21__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_22__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_23__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_24__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_25__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_26__))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_27__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_0__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_0__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_1__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_2__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_3__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_4__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_5__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_6__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_7__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_8__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_9__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_10__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_11__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_12__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_13__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_14__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_15__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_16__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_17__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_18__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_19__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_20__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_21__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_22__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_23__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_24__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_25__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_26__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_27__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_10__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_10__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_15__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_16__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_17__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_18__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_20__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_22__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_23__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_24__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_25__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_26__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_9__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_9__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_14__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_15__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_16__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_17__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_19__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_21__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_22__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_23__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_24__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_25__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_27__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_10__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_15__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_16__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_17__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_18__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_20__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_22__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_23__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_24__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_25__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_26__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_8__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_8__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_13__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_14__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_15__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_16__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_18__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_20__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_21__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_22__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_23__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_24__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_26__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_9__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_14__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_15__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_16__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_17__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_19__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_21__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_22__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_23__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_24__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_25__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_27__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_7__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_7__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_12__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_13__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_14__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_15__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_17__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_19__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_20__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_21__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_22__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_23__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_8__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_13__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_14__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_15__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_16__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_18__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_20__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_21__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_22__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_23__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_24__))
                (portRef D (instanceRef counter_apause_ff_1))
                (portRef D (instanceRef counter_arst_ff_1))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_0__))
                (portRef DI (instanceRef clock_module_count_28__reduce_nor_4_o5_cy))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef DI (instanceRef clock_module_Madd__n0026_cy_0__))
                (portRef DI (instanceRef clock_module_Mcount_count_cy_0__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_10__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_11__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_12__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_13__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_14__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_19__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_21__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_27__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_9__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_10__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_11__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_12__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_13__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_18__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_20__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_26__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_10__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_10__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_11__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_12__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_13__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_14__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_19__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_21__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_27__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_0__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_8__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_9__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_10__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_11__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_12__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_17__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_19__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_25__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_27__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_9__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_9__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_10__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_11__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_12__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_13__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_18__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_20__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_26__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_7__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_8__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_9__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_10__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_11__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_16__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_18__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_24__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_8__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_8__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_9__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_10__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_11__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_12__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_17__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_19__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_25__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_0__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW1))
              )
            )
            (net (rename clock_module__n0048_0_1 "clock_module/_n0048<0>1")
              (joined
                (portRef O (instanceRef clock_module__n0048_0_11))
                (portRef I0 (instanceRef clock_module__n0048_0_2_renamed_15))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_10_o1_renamed_19))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_4_o1_renamed_25))
              )
            )
            (net (rename clock_module__n0048_0_2 "clock_module/_n0048<0>2")
              (joined
                (portRef O (instanceRef clock_module__n0048_0_21))
                (portRef I3 (instanceRef clock_module__n0048_0_1_renamed_14))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_10___renamed_163))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW4))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_renamed_134))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1_renamed_161))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_1))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o3 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o3")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_renamed_134))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_10___renamed_213))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_11___renamed_214))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_12___renamed_215))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_13___renamed_216))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1511))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4675_o11_renamed_217))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1611))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1711))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1811))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_18___renamed_221))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11011))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_20___renamed_222))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11311))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11411))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11511))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11611))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11711))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_26___renamed_223))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4675_o111))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_28___renamed_225))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_28__a_28__MUX_4674_o11))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o181_renamed_130))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o171_renamed_131))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o161_renamed_132))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o151_renamed_133))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o111_renamed_143))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o131))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o121))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o111))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o141))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW0))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1171_renamed_172))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1161_renamed_173))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1151_renamed_174))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1141_renamed_175))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1131_renamed_176))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o181_renamed_177))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o171_renamed_178))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o161_renamed_179))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o151_renamed_180))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o141))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o131))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o121))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o111))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_28___renamed_181))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW25))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW24))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1101_renamed_212))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1121))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o191))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1181))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o35))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1101_renamed_135))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o181_renamed_136))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1171_renamed_137))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2299_o11))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2298_o11))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1311))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1811))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_4_o3_SW0))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_4_o2_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_4_ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lut<4>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_4__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_4__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_3_ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_cy<3>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_3__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_4__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_3_ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lut<3>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_3__))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_3__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi2 "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lutdi2")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi2_renamed_1))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_3__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_2_ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_cy<2>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_2__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_3__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_2_ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lut<2>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_2__))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_2__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi1 "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lutdi1")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi1_renamed_2))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_2__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_1_ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_cy<1>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_1__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_2__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_1_ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lut<1>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_1__))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_1__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_0_ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_cy<0>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_0__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_1__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_0_ "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lut<0>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_0__))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_0__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi "clock_module/count[28]_PWR_2_o_mod_8/Mcompar_BUS_0030_INV_3633_o_lutdi")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi_renamed_3))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_0__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_25_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<25>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_25__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_26__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_25__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_lut<25>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_25__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_25__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_25___renamed_224))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_24_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<24>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_24__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_25__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_25__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_23_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<23>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_23__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_24__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_24__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_22_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<22>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_22__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_23__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_23__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_21_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<21>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_21__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_22__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_22__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_20_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<20>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_20__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_21__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_21__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_19_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<19>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_19__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_20__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_20__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_19__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_lut<19>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_19__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_19__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_19___renamed_206))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_18_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<18>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_18__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_19__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_19__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_17_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<17>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_17__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_18__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_18__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_17__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_lut<17>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_17__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_17__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_17___renamed_211))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_16_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<16>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_16__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_17__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_17__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_15_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<15>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_15__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_16__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_16__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_14_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<14>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_14__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_15__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_15__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_13_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<13>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_13__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_14__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_14__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_12_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<12>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_12__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_13__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_13__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_12__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_lut<12>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_12__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_12__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_12___renamed_210))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_11_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<11>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_11__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_12__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_12__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_11__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_lut<11>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_11__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_11__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_11___renamed_209))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_10_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<10>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_10__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_11__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_11__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_10__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_lut<10>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_10__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_10__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_10___renamed_208))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_9_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<9>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_9__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_10__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_10__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_9__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_lut<9>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_9__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_9__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_9___renamed_207))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_8_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<8>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_8__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_9__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_9__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_4_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lut<4>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_4__))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_4__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi3 "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lutdi3")
              (joined
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_4__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi3_renamed_199))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_3_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_cy<3>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_3__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_4__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_3_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lut<3>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_3__))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_3__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi2 "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lutdi2")
              (joined
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_3__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi2_renamed_200))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_2_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_cy<2>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_2__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_3__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_2_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lut<2>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_2__))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_2__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi1 "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lutdi1")
              (joined
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_2__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi1_renamed_201))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_1_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_cy<1>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_1__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_2__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lut<1>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_1__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_0_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_cy<0>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_0__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_1__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_0_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lut<0>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_0__))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_0__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0030_INV_1222_o_lutdi")
              (joined
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_0__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi_renamed_202))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_24_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<24>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_24__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_25__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_24__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut<24>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_24__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_24__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_24___renamed_129))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_23_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<23>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_23__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_24__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_24__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_22_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<22>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_22__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_23__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_23__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_21_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<21>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_21__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_22__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_22__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_20_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<20>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_20__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_21__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_21__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_19_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<19>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_19__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_20__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_20__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_18_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<18>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_18__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_19__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_19__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_18__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut<18>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_18__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_18__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_18___renamed_128))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_17_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<17>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_17__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_18__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_18__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_16_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<16>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_16__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_17__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_17__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_16__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut<16>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_16__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_16__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_16___renamed_127))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_15_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<15>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_15__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_16__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_16__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_14_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<14>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_14__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_15__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_15__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_13_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<13>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_13__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_14__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_14__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_12_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<12>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_12__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_13__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_13__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_11_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<11>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_11__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_12__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_12__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_11__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut<11>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_11__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_11__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_11___renamed_126))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_10_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<10>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_10__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_11__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_11__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_10__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut<10>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_10__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_10__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_10___renamed_125))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_9_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<9>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_9__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_10__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_10__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_9__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut<9>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_9__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_9__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_9___renamed_124))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_8_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<8>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_8__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_9__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_9__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_8__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut<8>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_8__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_8__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_8___renamed_123))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_7_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_cy<7>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_7__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_8__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_8__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_7__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut<7>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_7__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_7__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_7__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_28__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut<28>")
              (joined
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_28__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_28___renamed_225))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_27_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<27>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_27__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_28__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_26_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<26>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_26__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_27__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_27__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_26__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut<26>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_26__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_26__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_26___renamed_223))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_25_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<25>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_25__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_26__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_26__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_24_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<24>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_24__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_25__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_25__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_23_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<23>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_23__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_24__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_24__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_22_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<22>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_22__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_23__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_23__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_21_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<21>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_21__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_22__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_22__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_20_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<20>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_20__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_21__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_21__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_20__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut<20>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_20__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_20__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_20___renamed_222))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_19_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<19>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_19__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_20__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_20__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_18_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<18>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_18__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_19__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_19__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_18__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut<18>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_18__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_18__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_18___renamed_221))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_17_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<17>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_17__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_18__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_18__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_16_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<16>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_16__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_17__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_17__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_15_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<15>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_15__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_16__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_16__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_14_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<14>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_14__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_15__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_15__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_13_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<13>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_13__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_14__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_14__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_13__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut<13>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_13__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_13__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_13___renamed_216))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_12_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<12>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_12__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_13__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_13__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_12__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut<12>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_12__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_12__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_12___renamed_215))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_11_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<11>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_11__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_12__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_12__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_11__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut<11>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_11__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_11__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_11___renamed_214))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_10_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<10>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_10__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_11__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_11__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_10__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut<10>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_10__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_10__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_10___renamed_213))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_9_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<9>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_9__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_10__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_10__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_28__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<28>")
              (joined
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_28__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_28___renamed_150))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_27_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<27>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_27__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_28__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_27__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<27>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_27__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_27__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_27___renamed_149))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_26_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<26>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_26__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_27__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_27__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_25_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<25>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_25__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_26__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_26__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_25__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<25>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_25__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_25__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_25___renamed_148))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_24_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<24>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_24__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_25__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_25__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_23_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<23>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_23__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_24__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_24__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_22_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<22>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_22__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_23__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_23__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_21_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<21>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_21__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_22__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_22__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_20_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<20>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_20__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_21__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_21__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_19_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<19>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_19__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_20__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_20__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_19__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<19>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_19__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_19__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_19___renamed_147))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_18_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<18>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_18__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_19__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_19__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_17_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<17>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_17__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_18__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_18__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_17__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<17>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_17__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_17__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_17___renamed_146))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_16_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<16>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_16__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_17__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_17__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_15_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<15>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_15__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_16__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_16__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_14_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<14>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_14__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_15__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_15__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_13_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<13>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_13__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_14__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_14__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_12_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<12>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_12__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_13__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_13__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_12__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<12>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_12__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_12__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_12___renamed_142))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_11_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<11>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_11__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_12__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_12__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_11__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<11>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_11__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_11__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_11___renamed_141))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_10_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<10>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_10__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_11__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_11__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_10__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<10>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_10__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_10__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_10___renamed_140))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_9_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<9>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_9__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_10__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_10__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_9__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<9>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_9__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_9__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_9___renamed_139))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_8_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_cy<8>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_8__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_9__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_9__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_8__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut<8>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_8__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_8__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_8__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_4_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lut<4>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_4__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_4__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_3_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_cy<3>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_3__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_4__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_3_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lut<3>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_3__))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_3__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi2 "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lutdi2")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi2_renamed_4))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_3__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_2_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_cy<2>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_2__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_3__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_2_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lut<2>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_2__))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_2__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi1 "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lutdi1")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi1_renamed_5))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_2__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_1_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_cy<1>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_1__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_2__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_1_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lut<1>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_1__))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_1__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_0_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_cy<0>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_0__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_1__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_0_ "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lut<0>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_0__))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_0__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi "clock_module/count[28]_PWR_2_o_mod_2/Mcompar_BUS_0029_INV_1192_o_lutdi")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi_renamed_6))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_0__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_27_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<27>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_27__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_28__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_27__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_lut<27>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_27__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_27__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_27__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_26_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<26>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_26__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_27__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_27__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_25_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<25>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_25__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_26__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_26__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_24_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<24>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_24__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_25__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_25__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_23_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<23>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_23__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_24__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_24__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_22_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<22>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_22__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_23__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_23__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_21_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<21>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_21__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_22__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_22__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_21__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_lut<21>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_21__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_21__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_21__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_20_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<20>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_20__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_21__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_21__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_19_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<19>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_19__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_20__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_20__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_19__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_lut<19>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_19__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_19__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_19__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_18_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<18>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_18__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_19__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_19__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_17_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<17>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_17__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_18__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_18__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_16_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<16>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_16__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_17__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_17__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_15_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<15>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_15__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_16__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_16__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_14_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<14>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_14__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_15__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_15__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_14__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_lut<14>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_14__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_14__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_14__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_13_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<13>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_13__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_14__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_14__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_13__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_lut<13>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_13__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_13__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_13__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_12_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<12>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_12__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_13__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_13__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_12__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_lut<12>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_12__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_12__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_12__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_11_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<11>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_11__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_12__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_12__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_11__ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_lut<11>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_11__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_11__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_11__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_10_ "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<10>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_10__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_11__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_11__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_28__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<28>")
              (joined
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_28__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_28___renamed_181))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_27_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<27>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_27__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_28__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_26_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<26>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_26__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_27__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_27__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_26__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<26>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_26__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_26__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_26___renamed_198))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_25_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<25>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_25__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_26__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_26__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_24_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<24>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_24__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_25__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_25__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_23_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<23>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_23__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_24__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_24__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_22_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<22>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_22__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_23__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_23__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_21_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<21>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_21__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_22__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_22__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_20_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<20>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_20__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_21__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_21__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_20__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<20>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_20__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_20__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_20___renamed_196))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_19_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<19>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_19__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_20__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_20__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_18_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<18>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_18__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_19__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_19__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_18__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<18>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_18__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_18__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_18___renamed_194))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_17_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<17>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_17__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_18__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_18__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_16_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<16>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_16__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_17__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_17__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_15_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<15>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_15__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_16__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_16__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_14_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<14>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_14__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_15__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_15__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_13_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<13>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_13__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_14__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_14__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_13__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<13>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_13__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_13__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_13___renamed_190))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_12_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<12>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_12__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_13__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_13__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_12__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<12>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_12__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_12__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_12___renamed_189))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_11_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<11>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_11__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_12__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_12__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_11__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<11>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_11__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_11__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_11___renamed_187))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_10_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<10>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_10__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_11__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_11__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_10__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<10>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_10__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_10__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_10___renamed_163))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_9_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_cy<9>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_9__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_10__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_10__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_9__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut<9>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_9__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_9__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_9__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_27_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<27>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_27__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_28__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_27__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut<27>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_27__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_27__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_27__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_26_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<26>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_26__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_27__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_27__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_25_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<25>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_25__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_26__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_26__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_24_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<24>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_24__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_25__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_25__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_23_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<23>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_23__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_24__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_24__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_22_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<22>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_22__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_23__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_23__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_21_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<21>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_21__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_22__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_22__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_21__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut<21>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_21__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_21__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_21__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_20_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<20>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_20__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_21__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_21__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_19_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<19>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_19__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_20__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_20__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_19__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut<19>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_19__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_19__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_19__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_18_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<18>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_18__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_19__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_19__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_17_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<17>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_17__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_18__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_18__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_16_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<16>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_16__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_17__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_17__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_15_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<15>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_15__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_16__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_16__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_14_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<14>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_14__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_15__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_15__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_14__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut<14>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_14__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_14__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_14__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_13_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<13>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_13__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_14__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_14__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_13__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut<13>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_13__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_13__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_13__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_12_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<12>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_12__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_13__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_13__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_12__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut<12>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_12__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_12__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_12__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_11_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<11>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_11__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_12__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_12__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_11__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut<11>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_11__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_11__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_11__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_10_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<10>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_10__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_11__))
                (portRef CI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_11__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_10__ "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut<10>")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_10__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_10__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_10__INV_0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_GND_3_o_b_25__add_37_OUT_Madd_cy_18_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_GND_3_o_b[25]_add_37_OUT_Madd_cy<18>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_18__))
                (portRef I5 (instanceRef clock_module__n0048_0_4_renamed_17))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_18__rt_renamed_50))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_18__rt_renamed_61))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o191))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_18___renamed_194))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o191))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_18___renamed_221))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW1_F))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_GND_3_o_b_25__add_35_OUT_Madd_cy_19_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_GND_3_o_b[25]_add_35_OUT_Madd_cy<19>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_19__))
                (portRef I4 (instanceRef clock_module__n0048_0_1_renamed_14))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101_renamed_162))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW14_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11011_renamed_195))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW27_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1101_renamed_212))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11011))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101_1))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_19__INV_0))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_19__INV_0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_SW0))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW1_F))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_GND_3_o_b_25__add_33_OUT_Madd_cy_20_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_GND_3_o_b[25]_add_33_OUT_Madd_cy<20>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_20__))
                (portRef I0 (instanceRef clock_module__n0048_0_1_renamed_14))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_20__rt_renamed_49))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_20__rt_renamed_60))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW0))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121_renamed_188))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW14_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_20___renamed_196))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW27_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1121))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_20___renamed_222))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121_1))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW1_F))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_GND_3_o_b_25__add_31_OUT_Madd_cy_21_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_GND_3_o_b[25]_add_31_OUT_Madd_cy<21>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_21__))
                (portRef I1 (instanceRef clock_module__n0048_0_1_renamed_14))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1131_renamed_155))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1131_renamed_176))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11311))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW27_SW0))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW1))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11311))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_21__INV_0))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_21__INV_0))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW14))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_GND_3_o_b_25__add_29_OUT_Madd_cy_22_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_GND_3_o_b[25]_add_29_OUT_Madd_cy<22>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_22__))
                (portRef I1 (instanceRef clock_module__n0048_0_21))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_22__rt_renamed_48))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_22__rt_renamed_59))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1141_renamed_154))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1141_renamed_175))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11411))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW27_SW0))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW28_SW1))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11411))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_GND_3_o_b_25__add_27_OUT_Madd_lut_28_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_GND_3_o_b[25]_add_27_OUT_Madd_lut<28>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_28__))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_28__a_28__MUX_4674_o11))
                (portRef I0 (instanceRef clock_module__n0048_0_3_renamed_16))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_28__rt_renamed_119))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_28__rt_renamed_120))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o181_renamed_130))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o171_renamed_131))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o161_renamed_132))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o151_renamed_133))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o111_renamed_143))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1171_renamed_172))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1161_renamed_173))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1151_renamed_174))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1141_renamed_175))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1131_renamed_176))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o181_renamed_177))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o171_renamed_178))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW24))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_18___renamed_194))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_20___renamed_196))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_renamed_197))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_26___renamed_198))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1101_renamed_212))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_10___renamed_213))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_11___renamed_214))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_12___renamed_215))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_13___renamed_216))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1511))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4675_o11_renamed_217))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1611))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1711))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1121))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o191))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1181))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1811))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_18___renamed_221))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11011))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_20___renamed_222))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11311))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11411))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11511))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11611))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11711))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_26___renamed_223))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4675_o111))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_28___renamed_225))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_1_renamed_227))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_2))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_renamed_144))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_renamed_145))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o131))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o121))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o111))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o141))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1171_renamed_151))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1161_renamed_152))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1151_renamed_153))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1141_renamed_154))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1131_renamed_155))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW0))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101_renamed_162))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW12))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW13))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o161_renamed_179))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o151_renamed_180))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o141))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o131))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o121))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o111))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_28___renamed_181))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o191))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_11___renamed_187))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121_renamed_188))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_12___renamed_189))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_13___renamed_190))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW25))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1511))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW14))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11_renamed_193))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1611))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1711))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1811))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11011_renamed_195))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11311))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11411))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW1))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW3))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2242_o11))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11511))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11611))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11711))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11_1))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_1))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101_1))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_GND_3_o_b_25__add_27_OUT_Madd_cy_23_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_GND_3_o_b[25]_add_27_OUT_Madd_cy<23>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_23__))
                (portRef I0 (instanceRef clock_module__n0048_0_21))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_23__rt_renamed_47))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_23__rt_renamed_58))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1151_renamed_153))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1151_renamed_174))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11511))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW28_SW1))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11511))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW27))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_GND_3_o_b_25__add_25_OUT_Madd_cy_24_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_GND_3_o_b[25]_add_25_OUT_Madd_cy<24>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_24__))
                (portRef I2 (instanceRef clock_module__n0048_0_21))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_24__rt_renamed_46))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_24__rt_renamed_57))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1161_renamed_152))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1161_renamed_173))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11611))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW28))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11611))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_renamed_186))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW27))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW46))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_GND_3_o_b_25__add_23_OUT_Madd_cy_25_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_GND_3_o_b[25]_add_23_OUT_Madd_cy<25>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_25__))
                (portRef I0 (instanceRef clock_module__n0048_0_5_renamed_18))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_25__rt_renamed_45))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_25__rt_renamed_56))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1171_renamed_151))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1171_renamed_172))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11711))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW4))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11711))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o23))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1_renamed_161))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_renamed_186))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW27))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW28))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW46))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_1))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_GND_3_o_b_25__add_21_OUT_Madd_cy_26_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_GND_3_o_b[25]_add_21_OUT_Madd_cy<26>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_26__))
                (portRef I3 (instanceRef clock_module__n0048_0_3_renamed_16))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_26__rt_renamed_44))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_26__rt_renamed_55))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2242_o11))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_26___renamed_198))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1181))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW4))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_26___renamed_223))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o23))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW0))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1_renamed_161))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_renamed_186))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW24_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW1))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW27))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW28))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW46))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_1))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_GND_3_o_b_25__add_19_OUT_Madd_cy_27_ "clock_module/count[28]_PWR_2_o_mod_2/Madd_GND_3_o_b[25]_add_19_OUT_Madd_cy<27>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_27__))
                (portRef I2 (instanceRef clock_module__n0048_0_3_renamed_16))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o111_renamed_143))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW13))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW14))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4675_o11_renamed_217))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4675_o111))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_27__INV_0))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_27__INV_0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_renamed_134))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW0))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1_renamed_161))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW12))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_renamed_186))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW25))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW24_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11_renamed_193))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW1))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW3))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_renamed_197))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_1))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11_1))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_1_renamed_227))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_1))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1_1))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_2))
              )
            )
            (net (rename clock_module_Mcount_count_cy_27_ "clock_module/Mcount_count_cy<27>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_27__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_28__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_26_ "clock_module/Mcount_count_cy<26>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_26__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_27__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_27__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_25_ "clock_module/Mcount_count_cy<25>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_25__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_26__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_26__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_24_ "clock_module/Mcount_count_cy<24>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_24__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_25__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_25__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_23_ "clock_module/Mcount_count_cy<23>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_23__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_24__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_24__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_22_ "clock_module/Mcount_count_cy<22>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_22__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_23__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_23__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_21_ "clock_module/Mcount_count_cy<21>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_21__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_22__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_22__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_20_ "clock_module/Mcount_count_cy<20>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_20__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_21__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_21__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_19_ "clock_module/Mcount_count_cy<19>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_19__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_20__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_20__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_18_ "clock_module/Mcount_count_cy<18>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_18__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_19__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_19__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_17_ "clock_module/Mcount_count_cy<17>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_17__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_18__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_18__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_16_ "clock_module/Mcount_count_cy<16>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_16__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_17__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_17__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_15_ "clock_module/Mcount_count_cy<15>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_15__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_16__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_16__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_14_ "clock_module/Mcount_count_cy<14>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_14__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_15__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_15__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_13_ "clock_module/Mcount_count_cy<13>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_13__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_14__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_14__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_12_ "clock_module/Mcount_count_cy<12>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_12__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_13__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_13__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_11_ "clock_module/Mcount_count_cy<11>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_11__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_12__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_12__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_10_ "clock_module/Mcount_count_cy<10>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_10__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_11__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_11__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_9_ "clock_module/Mcount_count_cy<9>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_9__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_10__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_10__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_8_ "clock_module/Mcount_count_cy<8>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_8__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_9__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_9__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_7_ "clock_module/Mcount_count_cy<7>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_7__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_8__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_8__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_6_ "clock_module/Mcount_count_cy<6>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_6__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_7__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_7__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_5_ "clock_module/Mcount_count_cy<5>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_5__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_6__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_6__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_4_ "clock_module/Mcount_count_cy<4>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_4__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_5__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_5__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_3_ "clock_module/Mcount_count_cy<3>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_3__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_4__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_4__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_2_ "clock_module/Mcount_count_cy<2>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_2__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_3__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_3__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_1_ "clock_module/Mcount_count_cy<1>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_1__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_2__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_2__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_0_ "clock_module/Mcount_count_cy<0>")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_0__))
                (portRef CI (instanceRef clock_module_Mcount_count_cy_1__))
                (portRef CI (instanceRef clock_module_Mcount_count_xor_1__))
              )
            )
            (net (rename clock_module_Mcount_count_lut_0_ "clock_module/Mcount_count_lut<0>")
              (joined
                (portRef S (instanceRef clock_module_Mcount_count_cy_0__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_0__))
                (portRef O (instanceRef clock_module_Mcount_count_lut_0__INV_0))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_27_ "clock_module/Madd__n0026_cy<27>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_27__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_28__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_26_ "clock_module/Madd__n0026_cy<26>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_26__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_27__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_27__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_25_ "clock_module/Madd__n0026_cy<25>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_25__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_26__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_26__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_24_ "clock_module/Madd__n0026_cy<24>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_24__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_25__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_25__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_23_ "clock_module/Madd__n0026_cy<23>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_23__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_24__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_24__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_22_ "clock_module/Madd__n0026_cy<22>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_22__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_23__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_23__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_21_ "clock_module/Madd__n0026_cy<21>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_21__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_22__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_22__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_20_ "clock_module/Madd__n0026_cy<20>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_20__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_21__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_21__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_19_ "clock_module/Madd__n0026_cy<19>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_19__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_20__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_20__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_18_ "clock_module/Madd__n0026_cy<18>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_18__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_19__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_19__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_17_ "clock_module/Madd__n0026_cy<17>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_17__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_18__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_18__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_16_ "clock_module/Madd__n0026_cy<16>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_16__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_17__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_17__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_15_ "clock_module/Madd__n0026_cy<15>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_15__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_16__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_16__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_14_ "clock_module/Madd__n0026_cy<14>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_14__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_15__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_15__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_13_ "clock_module/Madd__n0026_cy<13>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_13__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_14__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_14__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_12_ "clock_module/Madd__n0026_cy<12>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_12__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_13__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_13__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_11_ "clock_module/Madd__n0026_cy<11>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_11__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_12__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_12__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_10_ "clock_module/Madd__n0026_cy<10>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_10__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_11__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_11__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_9_ "clock_module/Madd__n0026_cy<9>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_9__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_10__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_10__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_8_ "clock_module/Madd__n0026_cy<8>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_8__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_9__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_9__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_7_ "clock_module/Madd__n0026_cy<7>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_7__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_8__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_8__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_6_ "clock_module/Madd__n0026_cy<6>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_6__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_7__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_7__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_5_ "clock_module/Madd__n0026_cy<5>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_5__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_6__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_6__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_4_ "clock_module/Madd__n0026_cy<4>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_4__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_5__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_5__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_3_ "clock_module/Madd__n0026_cy<3>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_3__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_4__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_4__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_2_ "clock_module/Madd__n0026_cy<2>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_2__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_3__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_3__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_1_ "clock_module/Madd__n0026_cy<1>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_1__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_2__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_2__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_0_ "clock_module/Madd__n0026_cy<0>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_0__))
                (portRef CI (instanceRef clock_module_Madd__n0026_cy_1__))
                (portRef CI (instanceRef clock_module_Madd__n0026_xor_1__))
              )
            )
            (net (rename clock_module_Madd__n0026_lut_0_ "clock_module/Madd__n0026_lut<0>")
              (joined
                (portRef S (instanceRef clock_module_Madd__n0026_cy_0__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_0__))
                (portRef O (instanceRef clock_module_Madd__n0026_lut_0__INV_0))
              )
            )
            (net (rename clock_module_Result_28_ "clock_module/Result<28>")
              (joined
                (portRef D (instanceRef clock_module_count_28))
                (portRef O (instanceRef clock_module_Mcount_count_xor_28__))
              )
            )
            (net (rename clock_module_Result_27_ "clock_module/Result<27>")
              (joined
                (portRef D (instanceRef clock_module_count_27))
                (portRef O (instanceRef clock_module_Mcount_count_xor_27__))
              )
            )
            (net (rename clock_module_Result_26_ "clock_module/Result<26>")
              (joined
                (portRef D (instanceRef clock_module_count_26))
                (portRef O (instanceRef clock_module_Mcount_count_xor_26__))
              )
            )
            (net (rename clock_module_Result_25_ "clock_module/Result<25>")
              (joined
                (portRef D (instanceRef clock_module_count_25))
                (portRef O (instanceRef clock_module_Mcount_count_xor_25__))
              )
            )
            (net (rename clock_module_Result_24_ "clock_module/Result<24>")
              (joined
                (portRef D (instanceRef clock_module_count_24))
                (portRef O (instanceRef clock_module_Mcount_count_xor_24__))
              )
            )
            (net (rename clock_module_Result_23_ "clock_module/Result<23>")
              (joined
                (portRef D (instanceRef clock_module_count_23))
                (portRef O (instanceRef clock_module_Mcount_count_xor_23__))
              )
            )
            (net (rename clock_module_Result_22_ "clock_module/Result<22>")
              (joined
                (portRef D (instanceRef clock_module_count_22))
                (portRef O (instanceRef clock_module_Mcount_count_xor_22__))
              )
            )
            (net (rename clock_module_Result_21_ "clock_module/Result<21>")
              (joined
                (portRef D (instanceRef clock_module_count_21))
                (portRef O (instanceRef clock_module_Mcount_count_xor_21__))
              )
            )
            (net (rename clock_module_Result_20_ "clock_module/Result<20>")
              (joined
                (portRef D (instanceRef clock_module_count_20))
                (portRef O (instanceRef clock_module_Mcount_count_xor_20__))
              )
            )
            (net (rename clock_module_Result_19_ "clock_module/Result<19>")
              (joined
                (portRef D (instanceRef clock_module_count_19))
                (portRef O (instanceRef clock_module_Mcount_count_xor_19__))
              )
            )
            (net (rename clock_module_Result_18_ "clock_module/Result<18>")
              (joined
                (portRef D (instanceRef clock_module_count_18))
                (portRef O (instanceRef clock_module_Mcount_count_xor_18__))
              )
            )
            (net (rename clock_module_Result_17_ "clock_module/Result<17>")
              (joined
                (portRef D (instanceRef clock_module_count_17))
                (portRef O (instanceRef clock_module_Mcount_count_xor_17__))
              )
            )
            (net (rename clock_module_Result_16_ "clock_module/Result<16>")
              (joined
                (portRef D (instanceRef clock_module_count_16))
                (portRef O (instanceRef clock_module_Mcount_count_xor_16__))
              )
            )
            (net (rename clock_module_Result_15_ "clock_module/Result<15>")
              (joined
                (portRef D (instanceRef clock_module_count_15))
                (portRef O (instanceRef clock_module_Mcount_count_xor_15__))
              )
            )
            (net (rename clock_module_Result_14_ "clock_module/Result<14>")
              (joined
                (portRef D (instanceRef clock_module_count_14))
                (portRef O (instanceRef clock_module_Mcount_count_xor_14__))
              )
            )
            (net (rename clock_module_Result_13_ "clock_module/Result<13>")
              (joined
                (portRef D (instanceRef clock_module_count_13))
                (portRef O (instanceRef clock_module_Mcount_count_xor_13__))
              )
            )
            (net (rename clock_module_Result_12_ "clock_module/Result<12>")
              (joined
                (portRef D (instanceRef clock_module_count_12))
                (portRef O (instanceRef clock_module_Mcount_count_xor_12__))
              )
            )
            (net (rename clock_module_Result_11_ "clock_module/Result<11>")
              (joined
                (portRef D (instanceRef clock_module_count_11))
                (portRef O (instanceRef clock_module_Mcount_count_xor_11__))
              )
            )
            (net (rename clock_module_Result_10_ "clock_module/Result<10>")
              (joined
                (portRef D (instanceRef clock_module_count_10))
                (portRef O (instanceRef clock_module_Mcount_count_xor_10__))
              )
            )
            (net (rename clock_module_Result_9_ "clock_module/Result<9>")
              (joined
                (portRef D (instanceRef clock_module_count_9))
                (portRef O (instanceRef clock_module_Mcount_count_xor_9__))
              )
            )
            (net (rename clock_module_Result_8_ "clock_module/Result<8>")
              (joined
                (portRef D (instanceRef clock_module_count_8))
                (portRef O (instanceRef clock_module_Mcount_count_xor_8__))
              )
            )
            (net (rename clock_module_Result_7_ "clock_module/Result<7>")
              (joined
                (portRef D (instanceRef clock_module_count_7))
                (portRef O (instanceRef clock_module_Mcount_count_xor_7__))
              )
            )
            (net (rename clock_module_Result_6_ "clock_module/Result<6>")
              (joined
                (portRef D (instanceRef clock_module_count_6))
                (portRef O (instanceRef clock_module_Mcount_count_xor_6__))
              )
            )
            (net (rename clock_module_Result_5_ "clock_module/Result<5>")
              (joined
                (portRef D (instanceRef clock_module_count_5))
                (portRef O (instanceRef clock_module_Mcount_count_xor_5__))
              )
            )
            (net (rename clock_module_Result_4_ "clock_module/Result<4>")
              (joined
                (portRef D (instanceRef clock_module_count_4))
                (portRef O (instanceRef clock_module_Mcount_count_xor_4__))
              )
            )
            (net (rename clock_module_Result_3_ "clock_module/Result<3>")
              (joined
                (portRef D (instanceRef clock_module_count_3))
                (portRef O (instanceRef clock_module_Mcount_count_xor_3__))
              )
            )
            (net (rename clock_module_Result_2_ "clock_module/Result<2>")
              (joined
                (portRef D (instanceRef clock_module_count_2))
                (portRef O (instanceRef clock_module_Mcount_count_xor_2__))
              )
            )
            (net (rename clock_module_Result_1_ "clock_module/Result<1>")
              (joined
                (portRef D (instanceRef clock_module_count_1))
                (portRef O (instanceRef clock_module_Mcount_count_xor_1__))
              )
            )
            (net (rename clock_module_Result_0_ "clock_module/Result<0>")
              (joined
                (portRef D (instanceRef clock_module_count_0))
                (portRef O (instanceRef clock_module_Mcount_count_xor_0__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_BUS_0030_INV_3633_o "clock_module/count[28]_PWR_2_o_mod_8/BUS_0030_INV_3633_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_4__))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_10_o10))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__a_28__MUX_4674_o "clock_module/count[28]_PWR_2_o_mod_8/a[28]_a[28]_MUX_4674_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_28__a_28__MUX_4674_o11))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o111))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1261))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o131))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o121))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o181))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o171_renamed_164))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o161_renamed_165))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o151_renamed_166))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o141_renamed_167))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1141_renamed_168))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1131_renamed_169))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1121_renamed_170))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1101))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o191_renamed_171))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_19___renamed_206))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_9___renamed_207))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_10___renamed_208))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_11___renamed_209))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_12___renamed_210))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1411))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1511))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1611))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1711))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_17___renamed_211))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1911))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11211))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11311))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1151_renamed_218))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1161_renamed_219))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1181_renamed_220))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4704_o11))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1171))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_4__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_28__a_28__MUX_4703_o11))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11411))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11511))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11611))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_25___renamed_224))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11811))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_27__a_28__MUX_4675_o "clock_module/count[28]_PWR_2_o_mod_8/a[27]_a[28]_MUX_4675_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4675_o11_renamed_217))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1181_renamed_220))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11811))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o111))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1261))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o131))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o121))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o181))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o171_renamed_164))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o161_renamed_165))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o151_renamed_166))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o141_renamed_167))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1141_renamed_168))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1131_renamed_169))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1121_renamed_170))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1101))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o191_renamed_171))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_19___renamed_206))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_9___renamed_207))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_10___renamed_208))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_11___renamed_209))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_12___renamed_210))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1411))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1511))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1611))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1711))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_17___renamed_211))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1911))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11211))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11311))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1151_renamed_218))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1161_renamed_219))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4704_o11))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1171))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_4__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_28__a_28__MUX_4703_o11))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11411))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11511))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11611))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_25___renamed_224))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_26__a_28__MUX_4676_o "clock_module/count[28]_PWR_2_o_mod_8/a[26]_a[28]_MUX_4676_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4704_o11))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1181))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_28__a_28__MUX_4703_o11))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_25___renamed_224))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o111))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1261))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o131))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o121))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o181))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o171_renamed_164))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o161_renamed_165))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o151_renamed_166))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o141_renamed_167))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1141_renamed_168))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1131_renamed_169))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1121_renamed_170))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1101))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o191_renamed_171))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_19___renamed_206))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_9___renamed_207))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_10___renamed_208))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_11___renamed_209))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_12___renamed_210))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1411))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1511))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1611))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1711))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_17___renamed_211))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1911))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11211))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11311))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1151_renamed_218))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1161_renamed_219))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1181_renamed_220))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1171))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_4__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11411))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11511))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11611))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11811))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_25__a_28__MUX_4677_o "clock_module/count[28]_PWR_2_o_mod_8/a[25]_a[28]_MUX_4677_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o31_renamed_31))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1171_renamed_172))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1171))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_25___renamed_224))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_24__a_28__MUX_4678_o "clock_module/count[28]_PWR_2_o_mod_8/a[24]_a[28]_MUX_4678_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o31_renamed_31))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1161_renamed_173))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1161_renamed_219))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11611))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_23__a_28__MUX_4679_o "clock_module/count[28]_PWR_2_o_mod_8/a[23]_a[28]_MUX_4679_o")
              (joined
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o31_renamed_31))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1151_renamed_174))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1151_renamed_218))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11511))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_22__a_28__MUX_4680_o "clock_module/count[28]_PWR_2_o_mod_8/a[22]_a[28]_MUX_4680_o")
              (joined
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o31_renamed_31))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1141_renamed_175))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1141_renamed_168))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11411))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_21__a_28__MUX_4681_o "clock_module/count[28]_PWR_2_o_mod_8/a[21]_a[28]_MUX_4681_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o31_renamed_31))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1131_renamed_176))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1131_renamed_169))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11311))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_20__a_28__MUX_4682_o "clock_module/count[28]_PWR_2_o_mod_8/a[20]_a[28]_MUX_4682_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1121))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o34))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1121_renamed_170))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11211))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_19__a_28__MUX_4683_o "clock_module/count[28]_PWR_2_o_mod_8/a[19]_a[28]_MUX_4683_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1101_renamed_212))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o34))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1101))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_19___renamed_206))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_18__a_28__MUX_4684_o "clock_module/count[28]_PWR_2_o_mod_8/a[18]_a[28]_MUX_4684_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o191))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o34))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o191_renamed_171))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1911))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_17__a_28__MUX_4685_o "clock_module/count[28]_PWR_2_o_mod_8/a[17]_a[28]_MUX_4685_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o33_renamed_33))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o181_renamed_177))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o181))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_17___renamed_211))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_16__a_28__MUX_4686_o "clock_module/count[28]_PWR_2_o_mod_8/a[16]_a[28]_MUX_4686_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o33_renamed_33))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o171_renamed_178))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o171_renamed_164))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1711))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_15__a_28__MUX_4687_o "clock_module/count[28]_PWR_2_o_mod_8/a[15]_a[28]_MUX_4687_o")
              (joined
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o33_renamed_33))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o161_renamed_179))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o161_renamed_165))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1611))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_14__a_28__MUX_4688_o "clock_module/count[28]_PWR_2_o_mod_8/a[14]_a[28]_MUX_4688_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o33_renamed_33))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o151_renamed_180))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o151_renamed_166))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1511))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_13__a_28__MUX_4689_o "clock_module/count[28]_PWR_2_o_mod_8/a[13]_a[28]_MUX_4689_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o141))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o32_renamed_32))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o141_renamed_167))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1411))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_12__a_28__MUX_4690_o "clock_module/count[28]_PWR_2_o_mod_8/a[12]_a[28]_MUX_4690_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o131))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o32_renamed_32))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o131))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_12___renamed_210))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_11__a_28__MUX_4691_o "clock_module/count[28]_PWR_2_o_mod_8/a[11]_a[28]_MUX_4691_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o121))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o32_renamed_32))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o121))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_11___renamed_209))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_10__a_28__MUX_4692_o "clock_module/count[28]_PWR_2_o_mod_8/a[10]_a[28]_MUX_4692_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o111))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o32_renamed_32))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o111))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_10___renamed_208))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__a_28__MUX_4703_o "clock_module/count[28]_PWR_2_o_mod_8/a[28]_a[28]_MUX_4703_o")
              (joined
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_4__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_28__a_28__MUX_4703_o11))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_27__a_28__MUX_4704_o "clock_module/count[28]_PWR_2_o_mod_8/a[27]_a[28]_MUX_4704_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi2_renamed_1))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_3__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4704_o11))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_26__a_28__MUX_4705_o "clock_module/count[28]_PWR_2_o_mod_8/a[26]_a[28]_MUX_4705_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi2_renamed_1))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_3__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1181_renamed_220))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_10_o2_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_25__a_28__MUX_4706_o "clock_module/count[28]_PWR_2_o_mod_8/a[25]_a[28]_MUX_4706_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi2_renamed_1))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_3__))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_10_o10_SW0))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1171))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_24__a_28__MUX_4707_o "clock_module/count[28]_PWR_2_o_mod_8/a[24]_a[28]_MUX_4707_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_3__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1161_renamed_219))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_10_o2_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_23__a_28__MUX_4708_o "clock_module/count[28]_PWR_2_o_mod_8/a[23]_a[28]_MUX_4708_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_3__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1151_renamed_218))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_10_o2_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_22__a_28__MUX_4709_o "clock_module/count[28]_PWR_2_o_mod_8/a[22]_a[28]_MUX_4709_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi1_renamed_2))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_2__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1141_renamed_168))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_10_o3_renamed_20))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_21__a_28__MUX_4710_o "clock_module/count[28]_PWR_2_o_mod_8/a[21]_a[28]_MUX_4710_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi1_renamed_2))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_2__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1131_renamed_169))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_10_o3_renamed_20))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_20__a_28__MUX_4711_o "clock_module/count[28]_PWR_2_o_mod_8/a[20]_a[28]_MUX_4711_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi1_renamed_2))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_2__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1121_renamed_170))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_10_o3_renamed_20))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_19__a_28__MUX_4712_o "clock_module/count[28]_PWR_2_o_mod_8/a[19]_a[28]_MUX_4712_o")
              (joined
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi1_renamed_2))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_2__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1101))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_10_o3_renamed_20))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_18__a_28__MUX_4713_o "clock_module/count[28]_PWR_2_o_mod_8/a[18]_a[28]_MUX_4713_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_2__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o191_renamed_171))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_10_o3_renamed_20))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_17__a_28__MUX_4714_o "clock_module/count[28]_PWR_2_o_mod_8/a[17]_a[28]_MUX_4714_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_1__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_cy_1__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o181))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_10_o3_renamed_20))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_16__a_28__MUX_4715_o "clock_module/count[28]_PWR_2_o_mod_8/a[16]_a[28]_MUX_4715_o")
              (joined
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_1__))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_10_o4_renamed_21))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o171_renamed_164))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_15__a_28__MUX_4716_o "clock_module/count[28]_PWR_2_o_mod_8/a[15]_a[28]_MUX_4716_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_1__))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_10_o4_renamed_21))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o161_renamed_165))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_14__a_28__MUX_4717_o "clock_module/count[28]_PWR_2_o_mod_8/a[14]_a[28]_MUX_4717_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_1__))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_10_o4_renamed_21))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o151_renamed_166))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_13__a_28__MUX_4718_o "clock_module/count[28]_PWR_2_o_mod_8/a[13]_a[28]_MUX_4718_o")
              (joined
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_1__))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_10_o4_renamed_21))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o141_renamed_167))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_12__a_28__MUX_4719_o "clock_module/count[28]_PWR_2_o_mod_8/a[12]_a[28]_MUX_4719_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi_renamed_3))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_0__))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_10_o4_renamed_21))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o131))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_11__a_28__MUX_4720_o "clock_module/count[28]_PWR_2_o_mod_8/a[11]_a[28]_MUX_4720_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi_renamed_3))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_0__))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_10_o4_renamed_21))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o121))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_10__a_28__MUX_4721_o "clock_module/count[28]_PWR_2_o_mod_8/a[10]_a[28]_MUX_4721_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi_renamed_3))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_0__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o111))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_10_o10_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_9__a_28__MUX_4722_o "clock_module/count[28]_PWR_2_o_mod_8/a[9]_a[28]_MUX_4722_o")
              (joined
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lutdi_renamed_3))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_0__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1261))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_10_o10_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_28_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<28>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_28__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_28___renamed_225))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_28__a_28__MUX_4674_o11))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_27_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<27>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_27__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4675_o11_renamed_217))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4675_o111))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_26_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<26>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_26__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_26___renamed_223))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1181))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_25_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<25>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_25__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11711))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1171_renamed_172))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_24_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<24>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_24__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11611))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1161_renamed_173))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_23_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<23>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_23__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11511))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1151_renamed_174))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_22_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<22>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_22__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11411))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1141_renamed_175))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_21_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<21>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_21__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11311))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1131_renamed_176))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_20_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<20>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_20__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_20___renamed_222))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1121))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_19_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<19>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_19__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11011))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1101_renamed_212))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_18_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<18>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_18__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_18___renamed_221))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o191))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_17_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<17>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_17__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1811))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o181_renamed_177))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_16_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<16>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_16__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1711))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o171_renamed_178))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_15_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<15>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_15__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1611))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o161_renamed_179))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_14_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<14>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_14__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1511))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o151_renamed_180))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_13_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<13>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_13__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_13___renamed_216))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o141))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_12_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<12>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_12__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_12___renamed_215))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o131))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_11_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<11>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_11__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_11___renamed_214))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o121))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__b_26__add_55_OUT_10_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_b[26]_add_55_OUT<10>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_10__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_10___renamed_213))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o111))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_28_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<28>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_28__))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_28__a_28__MUX_4703_o11))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_4__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_27_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<27>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_27__))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4704_o11))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_26_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<26>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_26__))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1181_renamed_220))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11811))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_25_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<25>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_25__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1171))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_25___renamed_224))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_24_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<24>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_24__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1161_renamed_219))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11611))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_23_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<23>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_23__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1151_renamed_218))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11511))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_22_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<22>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_22__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1141_renamed_168))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11411))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_21_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<21>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_21__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1131_renamed_169))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11311))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_20_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<20>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_20__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1121_renamed_170))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11211))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_19_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<19>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_19__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1101))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_19___renamed_206))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_18_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<18>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_18__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o191_renamed_171))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1911))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_17_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<17>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_17__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o181))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_17___renamed_211))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_16_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<16>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_16__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o171_renamed_164))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1711))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_15_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<15>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_15__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o161_renamed_165))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1611))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_14_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<14>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_14__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o151_renamed_166))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1511))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_13_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<13>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_13__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o141_renamed_167))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1411))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_12_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<12>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_12__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o131))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_12___renamed_210))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_11_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<11>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_11__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o121))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_11___renamed_209))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_10_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<10>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_10__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o111))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_10___renamed_208))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_57_OUT_9_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_57_OUT<9>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_9__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1261))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_9___renamed_207))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_26_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<26>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_26__))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_10_o10))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_25_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<25>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_25__))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_10_o7_renamed_23))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_24_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<24>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_24__))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_10_o8_renamed_24))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_23_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<23>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_23__))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_10_o8_renamed_24))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_22_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<22>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_22__))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_10_o8_renamed_24))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_21_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<21>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_21__))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_10_o8_renamed_24))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_20_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<20>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_20__))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_10_o8_renamed_24))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_19_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<19>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_19__))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_10_o8_renamed_24))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_18_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<18>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_18__))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_10_o10_SW1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_17_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<17>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_17__))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_10_o10_SW1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_16_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<16>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_16__))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_10_o10_SW1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_15_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<15>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_15__))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_10_o10_SW1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_14_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<14>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_14__))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_10_o7_renamed_23))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_13_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<13>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_13__))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_10_o7_renamed_23))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_12_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<12>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_12__))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_10_o7_renamed_23))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_11_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<11>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_11__))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_10_o7_renamed_23))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_10_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<10>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_10__))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_10_o6_renamed_22))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_9_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<9>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_9__))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_10_o6_renamed_22))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_a_28__GND_5_o_add_59_OUT_8_ "clock_module/count[28]_PWR_2_o_mod_8/a[28]_GND_5_o_add_59_OUT<8>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_8__))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_10_o10_SW1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__a_28__MUX_2240_o "clock_module/count[28]_PWR_2_o_mod_2/a[28]_a[28]_MUX_2240_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2271_o11_renamed_156))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2270_o11))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11_renamed_193))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o35))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1411))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1511))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1611))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1711))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2298_o11))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_9___renamed_139))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_10___renamed_140))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_11___renamed_141))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_12___renamed_142))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_17___renamed_146))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1911))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_19___renamed_147))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11211))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11311))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11411))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11511))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11611))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_25___renamed_148))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2271_o111))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_27___renamed_149))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_28___renamed_150))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1251))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o131))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o121))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o111))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o171_renamed_157))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o161_renamed_158))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o151_renamed_159))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o141_renamed_160))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o181))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1141_renamed_182))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1131_renamed_183))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1151_renamed_191))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1161_renamed_192))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1171))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_4__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2269_o11))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_27__a_28__MUX_2241_o "clock_module/count[28]_PWR_2_o_mod_2/a[27]_a[28]_MUX_2241_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o35))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_10___renamed_140))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_11___renamed_141))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11311))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11411))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11511))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11611))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_25___renamed_148))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2270_o11))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_renamed_197))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1411))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1511))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1611))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1711))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2299_o11))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_9___renamed_139))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_12___renamed_142))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_17___renamed_146))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1911))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_19___renamed_147))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11211))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2271_o111))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_27___renamed_149))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_28___renamed_150))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2271_o11_renamed_156))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_4__))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2269_o11))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_26__a_28__MUX_2242_o "clock_module/count[28]_PWR_2_o_mod_2/a[26]_a[28]_MUX_2242_o")
              (joined
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_10___renamed_140))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_11___renamed_141))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_12___renamed_142))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_17___renamed_146))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2270_o11))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2269_o11))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2242_o11))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7_F))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11_G))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13_G))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15_G))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17_G))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19_G))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21_G))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o35))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1411))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1511))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1611))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1711))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_9___renamed_139))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1911))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_19___renamed_147))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11211))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11311))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11411))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11511))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11611))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_25___renamed_148))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2271_o111))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_27___renamed_149))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_28___renamed_150))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2271_o11_renamed_156))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW28))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_4__))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1_G))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3_G))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5_G))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7_G))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26_F))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26_G))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29_F))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29_G))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31_F))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31_G))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34_F))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34_G))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36_F))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36_G))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38_F))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38_G))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_25__a_28__MUX_2243_o "clock_module/count[28]_PWR_2_o_mod_2/a[25]_a[28]_MUX_2243_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o31_renamed_29))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1171_renamed_151))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o31_1))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1171_renamed_137))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_25___renamed_148))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1171))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_4_o2_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_24__a_28__MUX_2244_o "clock_module/count[28]_PWR_2_o_mod_2/a[24]_a[28]_MUX_2244_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o31_renamed_29))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1161_renamed_152))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o31_1))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11611))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1161_renamed_192))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_23__a_28__MUX_2245_o "clock_module/count[28]_PWR_2_o_mod_2/a[23]_a[28]_MUX_2245_o")
              (joined
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o31_renamed_29))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1151_renamed_153))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o31_1))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11511))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1151_renamed_191))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_22__a_28__MUX_2246_o "clock_module/count[28]_PWR_2_o_mod_2/a[22]_a[28]_MUX_2246_o")
              (joined
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o31_renamed_29))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1141_renamed_154))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o31_1))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11411))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1141_renamed_182))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_21__a_28__MUX_2247_o "clock_module/count[28]_PWR_2_o_mod_2/a[21]_a[28]_MUX_2247_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o31_renamed_29))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1131_renamed_155))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o31_1))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11311))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1131_renamed_183))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_20__a_28__MUX_2248_o "clock_module/count[28]_PWR_2_o_mod_2/a[20]_a[28]_MUX_2248_o")
              (joined
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW8))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121_renamed_188))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_renamed_30))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11211))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1121_renamed_184))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW28))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_19__a_28__MUX_2249_o "clock_module/count[28]_PWR_2_o_mod_2/a[19]_a[28]_MUX_2249_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW8))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101_renamed_162))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_renamed_30))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1101_renamed_135))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_19___renamed_147))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1101))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_4_o3_SW0))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11_G))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17_G))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23_G))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29_G))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34_G))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36_G))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_18__a_28__MUX_2250_o "clock_module/count[28]_PWR_2_o_mod_2/a[18]_a[28]_MUX_2250_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_renamed_30))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o191))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1_F))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3_F))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5_F))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7_F))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21_F))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23_F))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34_F))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36_F))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38_F))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_1))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1911))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW8))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o191_renamed_185))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11_F))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13_F))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15_F))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17_F))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19_F))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38_G))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_17__a_28__MUX_2251_o "clock_module/count[28]_PWR_2_o_mod_2/a[17]_a[28]_MUX_2251_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o181_renamed_130))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_4_o3_SW0))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o181_renamed_136))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1811))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_17___renamed_146))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o181))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_16__a_28__MUX_2252_o "clock_module/count[28]_PWR_2_o_mod_2/a[16]_a[28]_MUX_2252_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o171_renamed_131))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1711))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o171_renamed_157))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_15__a_28__MUX_2253_o "clock_module/count[28]_PWR_2_o_mod_2/a[15]_a[28]_MUX_2253_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o161_renamed_132))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1611))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o161_renamed_158))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_14__a_28__MUX_2254_o "clock_module/count[28]_PWR_2_o_mod_2/a[14]_a[28]_MUX_2254_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o151_renamed_133))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1511))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o151_renamed_159))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_13__a_28__MUX_2255_o "clock_module/count[28]_PWR_2_o_mod_2/a[13]_a[28]_MUX_2255_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o141))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1411))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o141_renamed_160))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_12__a_28__MUX_2256_o "clock_module/count[28]_PWR_2_o_mod_2/a[12]_a[28]_MUX_2256_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o131))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1311))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_12___renamed_142))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o131))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_11__a_28__MUX_2257_o "clock_module/count[28]_PWR_2_o_mod_2/a[11]_a[28]_MUX_2257_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o121))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_11___renamed_141))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o121))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_10__a_28__MUX_2258_o "clock_module/count[28]_PWR_2_o_mod_2/a[10]_a[28]_MUX_2258_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o111))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_10___renamed_140))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o111))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_28_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<28>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_28__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_28___renamed_181))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW24))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11_renamed_193))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11_1))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW25))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW1))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW3))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_27_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<27>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_27__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW3))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o111_renamed_143))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW0))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW25))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW24))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW1))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_renamed_197))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_1_renamed_227))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_2))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_26_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<26>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_26__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW0))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW24))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW1))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2242_o11))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_26___renamed_198))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_25_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<25>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_25__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1171_renamed_151))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11711))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_24_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<24>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_24__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1161_renamed_152))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11611))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_23_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<23>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_23__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1151_renamed_153))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11511))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_22_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<22>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_22__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1141_renamed_154))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11411))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_21_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<21>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_21__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1131_renamed_155))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11311))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_20_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<20>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_20__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121_renamed_188))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_20___renamed_196))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_19_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<19>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_19__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101_renamed_162))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11011_renamed_195))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_18_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<18>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_18__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o191))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_18___renamed_194))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_17_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<17>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_17__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o181_renamed_130))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_renamed_145))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1811))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_16_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<16>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_16__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o171_renamed_131))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_renamed_145))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1711))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_15_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<15>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_15__))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_SW1))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o161_renamed_132))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1611))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_14_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<14>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_14__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_SW1))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o151_renamed_133))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1511))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_13_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<13>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_13__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_renamed_144))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_1))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o141))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_13___renamed_190))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_12_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<12>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_12__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_renamed_144))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o131))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_12___renamed_189))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_11_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<11>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_11__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_SW2))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o121))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_11___renamed_187))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__b_25__add_53_OUT_10_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_b[25]_add_53_OUT<10>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_10__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_SW2))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o111))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW12))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW13))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW14))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__a_28__MUX_2269_o "clock_module/count[28]_PWR_2_o_mod_2/a[28]_a[28]_MUX_2269_o")
              (joined
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_4__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2269_o11))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_27__a_28__MUX_2270_o "clock_module/count[28]_PWR_2_o_mod_2/a[27]_a[28]_MUX_2270_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi2_renamed_4))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_3__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2270_o11))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_26__a_28__MUX_2271_o "clock_module/count[28]_PWR_2_o_mod_2/a[26]_a[28]_MUX_2271_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi2_renamed_4))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_3__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2271_o11_renamed_156))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2300_o11))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_25__a_28__MUX_2272_o "clock_module/count[28]_PWR_2_o_mod_2/a[25]_a[28]_MUX_2272_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi2_renamed_4))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_3__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1171))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11711))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_24__a_28__MUX_2273_o "clock_module/count[28]_PWR_2_o_mod_2/a[24]_a[28]_MUX_2273_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_3__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1161_renamed_192))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1161))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_24___renamed_129))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_4_o2_renamed_204))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_23__a_28__MUX_2274_o "clock_module/count[28]_PWR_2_o_mod_2/a[23]_a[28]_MUX_2274_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_3__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1151_renamed_191))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1151_renamed_10))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11511))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_4_o2_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_22__a_28__MUX_2275_o "clock_module/count[28]_PWR_2_o_mod_2/a[22]_a[28]_MUX_2275_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi1_renamed_5))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_2__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1141_renamed_182))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_4_o3_renamed_203))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1141_renamed_11))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11411))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_21__a_28__MUX_2276_o "clock_module/count[28]_PWR_2_o_mod_2/a[21]_a[28]_MUX_2276_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi1_renamed_5))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_2__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1131_renamed_183))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1131_renamed_12))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11311))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_4_o3_renamed_203))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_20__a_28__MUX_2277_o "clock_module/count[28]_PWR_2_o_mod_2/a[20]_a[28]_MUX_2277_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi1_renamed_5))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_2__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1121_renamed_184))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1121_renamed_13))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11211))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_4_o3_renamed_203))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_19__a_28__MUX_2278_o "clock_module/count[28]_PWR_2_o_mod_2/a[19]_a[28]_MUX_2278_o")
              (joined
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi1_renamed_5))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_2__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1101))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11011))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_18__a_28__MUX_2279_o "clock_module/count[28]_PWR_2_o_mod_2/a[18]_a[28]_MUX_2279_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_2__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o191_renamed_185))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o191))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_18___renamed_128))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_4_o3_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_17__a_28__MUX_2280_o "clock_module/count[28]_PWR_2_o_mod_2/a[17]_a[28]_MUX_2280_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_1__))
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_1__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o181))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_16__a_28__MUX_2281_o "clock_module/count[28]_PWR_2_o_mod_2/a[16]_a[28]_MUX_2281_o")
              (joined
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_1__))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__SW0))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_4_o4_SW0))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o171_renamed_157))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_16___renamed_127))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o171))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_15__a_28__MUX_2282_o "clock_module/count[28]_PWR_2_o_mod_2/a[15]_a[28]_MUX_2282_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_1__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__SW0))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_4_o4_SW0))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o161_renamed_158))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1611))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_14__a_28__MUX_2283_o "clock_module/count[28]_PWR_2_o_mod_2/a[14]_a[28]_MUX_2283_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_1__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__SW0))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_4_o4_SW0))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o151_renamed_159))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1511))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_13__a_28__MUX_2284_o "clock_module/count[28]_PWR_2_o_mod_2/a[13]_a[28]_MUX_2284_o")
              (joined
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_1__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__SW0))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_4_o4_SW0))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o141_renamed_160))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1411))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_12__a_28__MUX_2285_o "clock_module/count[28]_PWR_2_o_mod_2/a[12]_a[28]_MUX_2285_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi_renamed_6))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_0__))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__SW0))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_4_o4_SW0))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o131))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_11__a_28__MUX_2286_o "clock_module/count[28]_PWR_2_o_mod_2/a[11]_a[28]_MUX_2286_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi_renamed_6))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_0__))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_4_o4_SW0))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o121))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o121))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_11___renamed_126))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_10__a_28__MUX_2287_o "clock_module/count[28]_PWR_2_o_mod_2/a[10]_a[28]_MUX_2287_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi_renamed_6))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_0__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o111))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o111))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_10___renamed_125))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_4_o5_lut_renamed_205))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_9__a_28__MUX_2288_o "clock_module/count[28]_PWR_2_o_mod_2/a[9]_a[28]_MUX_2288_o")
              (joined
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lutdi_renamed_6))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_0__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1251))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1251))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_9___renamed_124))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_4_o2_renamed_204))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_28_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<28>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_28__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2298_o11))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_28___renamed_150))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_4__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2269_o11))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_27_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<27>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_27__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2299_o11))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_27___renamed_149))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2270_o11))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_26_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<26>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_26__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2271_o111))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2271_o11_renamed_156))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_25_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<25>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_25__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1171_renamed_137))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_25___renamed_148))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1171))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_4_o2_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_24_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<24>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_24__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11611))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1161_renamed_192))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_23_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<23>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_23__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11511))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1151_renamed_191))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_22_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<22>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_22__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11411))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1141_renamed_182))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_21_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<21>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_21__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11311))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1131_renamed_183))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_20_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<20>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_20__))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1121_renamed_184))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11211))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_19_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<19>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_19__))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1101))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_4_o3_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1101_renamed_135))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_19___renamed_147))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_18_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<18>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_18__))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o191_renamed_185))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1911))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_17_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<17>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_17__))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o181_renamed_136))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1811))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_17___renamed_146))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o181))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_4_o3_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_16_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<16>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_16__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1711))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o171_renamed_157))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_15_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<15>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_15__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1611))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o161_renamed_158))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_14_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<14>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_14__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1511))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o151_renamed_159))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_13_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<13>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_13__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1411))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o141_renamed_160))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_12_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<12>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_12__))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1311))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_12___renamed_142))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o131))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_11_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<11>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_11__))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_11___renamed_141))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o121))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_10_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<10>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_10__))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_10___renamed_140))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o111))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_55_OUT_9_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_55_OUT<9>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_9__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_9___renamed_139))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1251))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__a_28__MUX_2298_o "clock_module/count[28]_PWR_2_o_mod_2/a[28]_a[28]_MUX_2298_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_4__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2298_o11))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi3_renamed_199))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_27__a_28__MUX_2299_o "clock_module/count[28]_PWR_2_o_mod_2/a[27]_a[28]_MUX_2299_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_4__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2299_o11))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi3_renamed_199))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_26__a_28__MUX_2300_o "clock_module/count[28]_PWR_2_o_mod_2/a[26]_a[28]_MUX_2300_o")
              (joined
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_3__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2300_o11))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi2_renamed_200))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_25__a_28__MUX_2301_o "clock_module/count[28]_PWR_2_o_mod_2/a[25]_a[28]_MUX_2301_o")
              (joined
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_3__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1171_renamed_137))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi2_renamed_200))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_24__a_28__MUX_2302_o "clock_module/count[28]_PWR_2_o_mod_2/a[24]_a[28]_MUX_2302_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_3__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1161))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi2_renamed_200))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_23__a_28__MUX_2303_o "clock_module/count[28]_PWR_2_o_mod_2/a[23]_a[28]_MUX_2303_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_3__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1151_renamed_10))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_22__a_28__MUX_2304_o "clock_module/count[28]_PWR_2_o_mod_2/a[22]_a[28]_MUX_2304_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_3__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1141_renamed_11))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_21__a_28__MUX_2305_o "clock_module/count[28]_PWR_2_o_mod_2/a[21]_a[28]_MUX_2305_o")
              (joined
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_2__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1131_renamed_12))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi1_renamed_201))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_20__a_28__MUX_2306_o "clock_module/count[28]_PWR_2_o_mod_2/a[20]_a[28]_MUX_2306_o")
              (joined
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_2__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1121_renamed_13))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi1_renamed_201))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_19__a_28__MUX_2307_o "clock_module/count[28]_PWR_2_o_mod_2/a[19]_a[28]_MUX_2307_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_2__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1101_renamed_135))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi1_renamed_201))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_18__a_28__MUX_2308_o "clock_module/count[28]_PWR_2_o_mod_2/a[18]_a[28]_MUX_2308_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_2__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o191))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi1_renamed_201))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_17__a_28__MUX_2309_o "clock_module/count[28]_PWR_2_o_mod_2/a[17]_a[28]_MUX_2309_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_2__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o181_renamed_136))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_16__a_28__MUX_2310_o "clock_module/count[28]_PWR_2_o_mod_2/a[16]_a[28]_MUX_2310_o")
              (joined
                (portRef DI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_1__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o171))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_11__a_28__MUX_2315_o "clock_module/count[28]_PWR_2_o_mod_2/a[11]_a[28]_MUX_2315_o")
              (joined
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_0__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o121))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi_renamed_202))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_10__a_28__MUX_2316_o "clock_module/count[28]_PWR_2_o_mod_2/a[10]_a[28]_MUX_2316_o")
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_0__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o111))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi_renamed_202))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_9__a_28__MUX_2317_o "clock_module/count[28]_PWR_2_o_mod_2/a[9]_a[28]_MUX_2317_o")
              (joined
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_0__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1251))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi_renamed_202))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_8__a_28__MUX_2318_o "clock_module/count[28]_PWR_2_o_mod_2/a[8]_a[28]_MUX_2318_o")
              (joined
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_0__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1241))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lutdi_renamed_202))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_28_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<28>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_28__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2298_o11))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_27_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<27>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_27__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2299_o11))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_26_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<26>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_26__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2300_o11))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_25_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<25>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_25__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11711))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1171_renamed_137))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_4_o2_renamed_204))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_24_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<24>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_24__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1161))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_24___renamed_129))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_4_o2_SW1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_23_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<23>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_23__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1151_renamed_10))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11511))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_4_o2_SW1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_22_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<22>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_22__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1141_renamed_11))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11411))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_4_o3_SW1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_21_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<21>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_21__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1131_renamed_12))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11311))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_4_o3_SW1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_20_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<20>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_20__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1121_renamed_13))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11211))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_4_o3_SW1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_19_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<19>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_19__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11011))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1101_renamed_135))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_4_o3_SW1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_18_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<18>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_18__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o191))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_18___renamed_128))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_4_o3_SW1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_17_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<17>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_17__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o181_renamed_136))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1811))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_4_o3_SW1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_16_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<16>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_16__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_16___renamed_127))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_4_o4_renamed_138))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o171))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_15_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<15>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_15__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1611))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_4_o4_renamed_138))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_14_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<14>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_14__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1511))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_4_o4_renamed_138))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_13_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<13>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_13__))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__SW1))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1411))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_4_o4_SW1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_12_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<12>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_12__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__SW1))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_4_o4_SW1))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1311))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_11_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<11>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_11__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o121))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_11___renamed_126))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_4_o4_SW1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_10_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<10>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_10__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o111))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_10___renamed_125))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_4_o5_lut_renamed_205))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_9_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<9>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_9__))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_4_o2_SW1))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1251))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_9___renamed_124))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_57_OUT_8_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_57_OUT<8>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_8__))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1241))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_8___renamed_123))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_4_o2_SW1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0029_INV_1192_o "clock_module/count[28]_PWR_2_o_mod_2/BUS_0029_INV_1192_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_cy_4__))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1251))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1161))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1151_renamed_10))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1141_renamed_11))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1131_renamed_12))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1121_renamed_13))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o191))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o121))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o111))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2300_o11))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1241))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11511))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11411))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11311))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11211))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11011))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1611))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1511))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1411))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11711))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_8___renamed_123))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_9___renamed_124))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_10___renamed_125))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_11___renamed_126))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_16___renamed_127))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_18___renamed_128))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_24___renamed_129))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1101_renamed_135))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o181_renamed_136))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1171_renamed_137))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2299_o11))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2298_o11))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1311))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1811))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_4_o4_renamed_138))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o171))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_4_o3_renamed_203))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_4_o2_renamed_204))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_4_o5_lut_renamed_205))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_25_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<25>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_25__))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_4_o9_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_24_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<24>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_24__))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_4_o7_renamed_27))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_23_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<23>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_23__))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_4_o8_renamed_28))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_22_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<22>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_22__))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_4_o8_renamed_28))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_21_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<21>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_21__))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_4_o8_renamed_28))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_20_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<20>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_20__))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_4_o8_renamed_28))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_19_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<19>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_19__))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_4_o8_renamed_28))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_18_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<18>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_18__))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_4_o8_renamed_28))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_17_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<17>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_17__))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_4_o9_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_16_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<16>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_16__))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_4_o9_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_15_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<15>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_15__))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_4_o9_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_14_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<14>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_14__))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_4_o9_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_13_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<13>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_13__))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_4_o7_renamed_27))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_12_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<12>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_12__))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_4_o7_renamed_27))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_11_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<11>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_11__))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_4_o7_renamed_27))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_10_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<10>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_10__))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_4_o7_renamed_27))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_9_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<9>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_9__))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_4_o6_renamed_26))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_8_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<8>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_8__))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_4_o6_renamed_26))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_a_28__GND_3_o_add_59_OUT_7_ "clock_module/count[28]_PWR_2_o_mod_2/a[28]_GND_3_o_add_59_OUT<7>")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_7__))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_4_o9_SW0))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0030_INV_1222_o "clock_module/count[28]_PWR_2_o_mod_2/BUS_0030_INV_1222_o")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_cy_4__))
                (portRef CI (instanceRef clock_module_count_28__reduce_nor_4_o5_cy))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_4_o10))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_10_o "clock_module/count[28]_reduce_nor_10_o")
              (joined
                (portRef D (instanceRef clock_module_clk_1hz_renamed_7))
                (portRef O (instanceRef clock_module_count_28__reduce_nor_10_o10))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_4_o "clock_module/count[28]_reduce_nor_4_o")
              (joined
                (portRef D (instanceRef clock_module_clk_2hz_renamed_8))
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o10))
              )
            )
            (net (rename clock_module__n0048 "clock_module/_n0048")
              (joined
                (portRef R (instanceRef clock_module_count_0))
                (portRef R (instanceRef clock_module_count_1))
                (portRef R (instanceRef clock_module_count_2))
                (portRef R (instanceRef clock_module_count_3))
                (portRef R (instanceRef clock_module_count_4))
                (portRef R (instanceRef clock_module_count_5))
                (portRef R (instanceRef clock_module_count_6))
                (portRef R (instanceRef clock_module_count_7))
                (portRef R (instanceRef clock_module_count_8))
                (portRef R (instanceRef clock_module_count_9))
                (portRef R (instanceRef clock_module_count_10))
                (portRef R (instanceRef clock_module_count_11))
                (portRef R (instanceRef clock_module_count_12))
                (portRef R (instanceRef clock_module_count_13))
                (portRef R (instanceRef clock_module_count_14))
                (portRef R (instanceRef clock_module_count_15))
                (portRef R (instanceRef clock_module_count_16))
                (portRef R (instanceRef clock_module_count_17))
                (portRef R (instanceRef clock_module_count_18))
                (portRef R (instanceRef clock_module_count_19))
                (portRef R (instanceRef clock_module_count_20))
                (portRef R (instanceRef clock_module_count_21))
                (portRef R (instanceRef clock_module_count_22))
                (portRef R (instanceRef clock_module_count_23))
                (portRef R (instanceRef clock_module_count_24))
                (portRef R (instanceRef clock_module_count_25))
                (portRef R (instanceRef clock_module_count_26))
                (portRef R (instanceRef clock_module_count_27))
                (portRef R (instanceRef clock_module_count_28))
                (portRef O (instanceRef clock_module__n0048_0_5_renamed_18))
              )
            )
            (net (rename clock_module__n0026_28_ "clock_module/_n0026<28>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_0__))
                (portRef I4 (instanceRef clock_module__n0048_0_11))
              )
            )
            (net (rename clock_module__n0026_27_ "clock_module/_n0026<27>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_1__))
                (portRef I5 (instanceRef clock_module__n0048_0_11))
              )
            )
            (net (rename clock_module__n0026_26_ "clock_module/_n0026<26>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_2__))
                (portRef I3 (instanceRef clock_module__n0048_0_11))
              )
            )
            (net (rename clock_module__n0026_25_ "clock_module/_n0026<25>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_3__))
                (portRef I1 (instanceRef clock_module__n0048_0_11))
              )
            )
            (net (rename clock_module__n0026_24_ "clock_module/_n0026<24>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_4__))
                (portRef I2 (instanceRef clock_module__n0048_0_11))
              )
            )
            (net (rename clock_module__n0026_23_ "clock_module/_n0026<23>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_5__))
                (portRef I0 (instanceRef clock_module__n0048_0_11))
              )
            )
            (net (rename clock_module__n0026_22_ "clock_module/_n0026<22>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_6__))
                (portRef I1 (instanceRef clock_module__n0048_0_3_renamed_16))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_10_o1_renamed_19))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_4_o1_renamed_25))
              )
            )
            (net (rename clock_module__n0026_21_ "clock_module/_n0026<21>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_7__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_0__))
                (portRef I1 (instanceRef clock_module__n0048_0_2_renamed_15))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_10_o1_renamed_19))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_7__INV_0))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_4_o2_SW0))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_4_o2_SW1))
              )
            )
            (net (rename clock_module__n0026_20_ "clock_module/_n0026<20>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_8__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_0__))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_0__))
                (portRef I5 (instanceRef clock_module__n0048_0_2_renamed_15))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_8__rt_renamed_42))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_8__INV_0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1241))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_lut_8___renamed_123))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_4_o2_SW0))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_10_o2_SW0))
              )
            )
            (net (rename clock_module__n0026_19_ "clock_module/_n0026<19>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_9__))
                (portRef I4 (instanceRef clock_module__n0048_0_2_renamed_15))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_9__rt_renamed_43))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_9__INV_0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o32_renamed_32))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_9___renamed_139))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_SW2))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1251))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1261))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_9___renamed_207))
              )
            )
            (net (rename clock_module__n0026_18_ "clock_module/_n0026<18>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_10__))
                (portRef I2 (instanceRef clock_module__n0048_0_2_renamed_15))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_10__rt_renamed_54))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o111))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW12))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW13))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o111))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_10___renamed_213))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_10__INV_0))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o21))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW14))
              )
            )
            (net (rename clock_module__n0026_17_ "clock_module/_n0026<17>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_11__))
                (portRef I3 (instanceRef clock_module__n0048_0_2_renamed_15))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o121))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o121))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_11___renamed_187))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW14_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_11___renamed_214))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_11__INV_0))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_11__INV_0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o21))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_SW0))
              )
            )
            (net (rename clock_module__n0026_16_ "clock_module/_n0026<16>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_12__))
                (portRef I1 (instanceRef clock_module__n0048_0_4_renamed_17))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o131))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o131))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_12___renamed_189))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW14_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_12___renamed_215))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_12__INV_0))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_12__INV_0))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o21))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_SW0))
              )
            )
            (net (rename clock_module__n0026_15_ "clock_module/_n0026<15>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_13__))
                (portRef I3 (instanceRef clock_module__n0048_0_4_renamed_17))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o141))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o141))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_13___renamed_190))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW14_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_lut_13___renamed_216))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_13__INV_0))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_13__INV_0))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o21))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_SW0))
              )
            )
            (net (rename clock_module__n0026_14_ "clock_module/_n0026<14>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_14__))
                (portRef I0 (instanceRef clock_module__n0048_0_4_renamed_17))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o151_renamed_133))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o151_renamed_180))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1511))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW14_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1511))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_lut_14__INV_0))
                (portRef I (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_lut_14__INV_0))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o21))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_SW0))
              )
            )
            (net (rename clock_module__n0026_13_ "clock_module/_n0026<13>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_15__))
                (portRef I2 (instanceRef clock_module__n0048_0_4_renamed_17))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_15__rt_renamed_53))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_15__rt_renamed_64))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o161_renamed_132))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o161_renamed_179))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1611))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1611))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW1_F))
              )
            )
            (net (rename clock_module__n0026_12_ "clock_module/_n0026<12>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_16__))
                (portRef I2 (instanceRef clock_module__n0048_0_1_renamed_14))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_16__rt_renamed_52))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_16__rt_renamed_63))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o171_renamed_131))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o171_renamed_178))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1711))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1711))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_SW0))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW1_F))
              )
            )
            (net (rename clock_module__n0026_11_ "clock_module/_n0026<11>")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_17__))
                (portRef I4 (instanceRef clock_module__n0048_0_4_renamed_17))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_17__rt_renamed_51))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_17__rt_renamed_62))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o181_renamed_130))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o181_renamed_177))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1811))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1811))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_SW0))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW1_F))
              )
            )
            (net (rename clock_module_count_0_ "clock_module/count<0>")
              (joined
                (portRef Q (instanceRef clock_module_count_0))
                (portRef I (instanceRef clock_module_Mcount_count_lut_0__INV_0))
                (portRef I (instanceRef clock_module_Madd__n0026_lut_0__INV_0))
              )
            )
            (net (rename clock_module_count_1_ "clock_module/count<1>")
              (joined
                (portRef Q (instanceRef clock_module_count_1))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_1__rt_renamed_91))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_1__rt_renamed_118))
              )
            )
            (net (rename clock_module_count_2_ "clock_module/count<2>")
              (joined
                (portRef Q (instanceRef clock_module_count_2))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_2__rt_renamed_90))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_2__rt_renamed_117))
              )
            )
            (net (rename clock_module_count_3_ "clock_module/count<3>")
              (joined
                (portRef Q (instanceRef clock_module_count_3))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_3__rt_renamed_89))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_3__rt_renamed_116))
              )
            )
            (net (rename clock_module_count_4_ "clock_module/count<4>")
              (joined
                (portRef Q (instanceRef clock_module_count_4))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_4__rt_renamed_88))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_4__rt_renamed_115))
              )
            )
            (net (rename clock_module_count_5_ "clock_module/count<5>")
              (joined
                (portRef Q (instanceRef clock_module_count_5))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_5__rt_renamed_87))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_5__rt_renamed_114))
              )
            )
            (net (rename clock_module_count_6_ "clock_module/count<6>")
              (joined
                (portRef Q (instanceRef clock_module_count_6))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_6__rt_renamed_86))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_6__rt_renamed_113))
              )
            )
            (net (rename clock_module_count_7_ "clock_module/count<7>")
              (joined
                (portRef Q (instanceRef clock_module_count_7))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_7__rt_renamed_85))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_7__rt_renamed_112))
              )
            )
            (net (rename clock_module_count_8_ "clock_module/count<8>")
              (joined
                (portRef Q (instanceRef clock_module_count_8))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_8__rt_renamed_84))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_8__rt_renamed_111))
              )
            )
            (net (rename clock_module_count_9_ "clock_module/count<9>")
              (joined
                (portRef Q (instanceRef clock_module_count_9))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_9__rt_renamed_83))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_9__rt_renamed_110))
              )
            )
            (net (rename clock_module_count_10_ "clock_module/count<10>")
              (joined
                (portRef Q (instanceRef clock_module_count_10))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_10__rt_renamed_82))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_10__rt_renamed_109))
              )
            )
            (net (rename clock_module_count_11_ "clock_module/count<11>")
              (joined
                (portRef Q (instanceRef clock_module_count_11))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_11__rt_renamed_81))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_11__rt_renamed_108))
              )
            )
            (net (rename clock_module_count_12_ "clock_module/count<12>")
              (joined
                (portRef Q (instanceRef clock_module_count_12))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_12__rt_renamed_80))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_12__rt_renamed_107))
              )
            )
            (net (rename clock_module_count_13_ "clock_module/count<13>")
              (joined
                (portRef Q (instanceRef clock_module_count_13))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_13__rt_renamed_79))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_13__rt_renamed_106))
              )
            )
            (net (rename clock_module_count_14_ "clock_module/count<14>")
              (joined
                (portRef Q (instanceRef clock_module_count_14))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_14__rt_renamed_78))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_14__rt_renamed_105))
              )
            )
            (net (rename clock_module_count_15_ "clock_module/count<15>")
              (joined
                (portRef Q (instanceRef clock_module_count_15))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_15__rt_renamed_77))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_15__rt_renamed_104))
              )
            )
            (net (rename clock_module_count_16_ "clock_module/count<16>")
              (joined
                (portRef Q (instanceRef clock_module_count_16))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_16__rt_renamed_76))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_16__rt_renamed_103))
              )
            )
            (net (rename clock_module_count_17_ "clock_module/count<17>")
              (joined
                (portRef Q (instanceRef clock_module_count_17))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_17__rt_renamed_75))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_17__rt_renamed_102))
              )
            )
            (net (rename clock_module_count_18_ "clock_module/count<18>")
              (joined
                (portRef Q (instanceRef clock_module_count_18))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_18__rt_renamed_74))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_18__rt_renamed_101))
              )
            )
            (net (rename clock_module_count_19_ "clock_module/count<19>")
              (joined
                (portRef Q (instanceRef clock_module_count_19))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_19__rt_renamed_73))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_19__rt_renamed_100))
              )
            )
            (net (rename clock_module_count_20_ "clock_module/count<20>")
              (joined
                (portRef Q (instanceRef clock_module_count_20))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_20__rt_renamed_72))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_20__rt_renamed_99))
              )
            )
            (net (rename clock_module_count_21_ "clock_module/count<21>")
              (joined
                (portRef Q (instanceRef clock_module_count_21))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_21__rt_renamed_71))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_21__rt_renamed_98))
              )
            )
            (net (rename clock_module_count_22_ "clock_module/count<22>")
              (joined
                (portRef Q (instanceRef clock_module_count_22))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_22__rt_renamed_70))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_22__rt_renamed_97))
              )
            )
            (net (rename clock_module_count_23_ "clock_module/count<23>")
              (joined
                (portRef Q (instanceRef clock_module_count_23))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_23__rt_renamed_69))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_23__rt_renamed_96))
              )
            )
            (net (rename clock_module_count_24_ "clock_module/count<24>")
              (joined
                (portRef Q (instanceRef clock_module_count_24))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_24__rt_renamed_68))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_24__rt_renamed_95))
              )
            )
            (net (rename clock_module_count_25_ "clock_module/count<25>")
              (joined
                (portRef Q (instanceRef clock_module_count_25))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_25__rt_renamed_67))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_25__rt_renamed_94))
              )
            )
            (net (rename clock_module_count_26_ "clock_module/count<26>")
              (joined
                (portRef Q (instanceRef clock_module_count_26))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_26__rt_renamed_66))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_26__rt_renamed_93))
              )
            )
            (net (rename clock_module_count_27_ "clock_module/count<27>")
              (joined
                (portRef Q (instanceRef clock_module_count_27))
                (portRef I0 (instanceRef clock_module_Mcount_count_cy_27__rt_renamed_65))
                (portRef I0 (instanceRef clock_module_Madd__n0026_cy_27__rt_renamed_92))
              )
            )
            (net (rename clock_module_count_28_ "clock_module/count<28>")
              (joined
                (portRef Q (instanceRef clock_module_count_28))
                (portRef I0 (instanceRef clock_module_Mcount_count_xor_28__rt_renamed_121))
                (portRef I0 (instanceRef clock_module_Madd__n0026_xor_28__rt_renamed_122))
              )
            )
            (net (rename counter_adj_paused_AND_4_o "counter/adj_paused_AND_4_o")
              (joined
                (portRef I1 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT11))
                (portRef I3 (instanceRef counter__n0127_inv1))
                (portRef O (instanceRef counter_adj_paused_AND_4_o1))
                (portRef I4 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT21_renamed_34))
                (portRef I5 (instanceRef counter__n0091_renamed_35))
                (portRef I0 (instanceRef counter__n0093_renamed_36))
                (portRef I1 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT21_renamed_226))
              )
            )
            (net (rename counter_adj_paused_AND_2_o "counter/adj_paused_AND_2_o")
              (joined
                (portRef I4 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT11))
                (portRef I2 (instanceRef counter__n0127_inv1))
                (portRef O (instanceRef counter_adj_paused_AND_2_o1))
                (portRef I1 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT21_renamed_34))
                (portRef I2 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT21_renamed_226))
              )
            )
            (net (rename counter_GND_6_o_GND_6_o_equal_7_o "counter/GND_6_o_GND_6_o_equal_7_o")
              (joined
                (portRef I3 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT11))
                (portRef I1 (instanceRef counter__n0127_inv1))
                (portRef O (instanceRef counter_GND_6_o_GND_6_o_equal_7_o_5_1))
                (portRef I0 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT21_renamed_34))
                (portRef I3 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT21_renamed_226))
                (portRef I2 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT211))
              )
            )
            (net (rename counter_Mmux_seconds_5__sel_mux_23_OUT21 "counter/Mmux_seconds[5]_sel_mux_23_OUT21")
              (joined
                (portRef I0 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT51))
                (portRef I0 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT41))
                (portRef I0 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT31))
                (portRef I0 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT6))
                (portRef O (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT211))
              )
            )
            (net (rename counter_Mmux_minutes_5__sel_mux_24_OUT21 "counter/Mmux_minutes[5]_sel_mux_24_OUT21")
              (joined
                (portRef I0 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT51))
                (portRef I0 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT31))
                (portRef I0 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT41))
                (portRef I0 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT22))
                (portRef I0 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT6))
                (portRef O (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT21_renamed_34))
              )
            )
            (net (rename counter_Result_0_ "counter/Result<0>")
              (joined
                (portRef D (instanceRef counter_clk_count_0))
                (portRef O (instanceRef counter_Mcount_clk_count_xor_0_11_INV_0))
              )
            )
            (net (rename counter__n0127_inv "counter/_n0127_inv")
              (joined
                (portRef CE (instanceRef counter_minutes_0))
                (portRef CE (instanceRef counter_minutes_1))
                (portRef CE (instanceRef counter_minutes_2))
                (portRef CE (instanceRef counter_minutes_3))
                (portRef CE (instanceRef counter_minutes_4))
                (portRef CE (instanceRef counter_minutes_5))
                (portRef O (instanceRef counter__n0127_inv1))
              )
            )
            (net (rename counter__n0141_inv "counter/_n0141_inv")
              (joined
                (portRef CE (instanceRef counter_seconds_0))
                (portRef CE (instanceRef counter_seconds_1))
                (portRef CE (instanceRef counter_seconds_2))
                (portRef CE (instanceRef counter_seconds_3))
                (portRef CE (instanceRef counter_seconds_4))
                (portRef CE (instanceRef counter_seconds_5))
                (portRef O (instanceRef counter__n0141_inv1))
              )
            )
            (net (rename counter_paused_INV_3669_o "counter/paused_INV_3669_o")
              (joined
                (portRef D (instanceRef counter_paused_renamed_9))
                (portRef O (instanceRef counter_paused_INV_3669_o1_INV_0))
              )
            )
            (net (rename counter_minutes_5__sel_mux_24_OUT_0_ "counter/minutes[5]_sel_mux_24_OUT<0>")
              (joined
                (portRef D (instanceRef counter_minutes_0))
                (portRef O (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT11))
              )
            )
            (net (rename counter_minutes_5__sel_mux_24_OUT_1_ "counter/minutes[5]_sel_mux_24_OUT<1>")
              (joined
                (portRef D (instanceRef counter_minutes_1))
                (portRef O (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT22))
              )
            )
            (net (rename counter_minutes_5__sel_mux_24_OUT_2_ "counter/minutes[5]_sel_mux_24_OUT<2>")
              (joined
                (portRef D (instanceRef counter_minutes_2))
                (portRef O (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT31))
              )
            )
            (net (rename counter_minutes_5__sel_mux_24_OUT_3_ "counter/minutes[5]_sel_mux_24_OUT<3>")
              (joined
                (portRef D (instanceRef counter_minutes_3))
                (portRef O (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT41))
              )
            )
            (net (rename counter_minutes_5__sel_mux_24_OUT_4_ "counter/minutes[5]_sel_mux_24_OUT<4>")
              (joined
                (portRef D (instanceRef counter_minutes_4))
                (portRef O (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT51))
              )
            )
            (net (rename counter_minutes_5__sel_mux_24_OUT_5_ "counter/minutes[5]_sel_mux_24_OUT<5>")
              (joined
                (portRef D (instanceRef counter_minutes_5))
                (portRef O (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT6))
              )
            )
            (net (rename counter_seconds_5__sel_mux_23_OUT_0_ "counter/seconds[5]_sel_mux_23_OUT<0>")
              (joined
                (portRef D (instanceRef counter_seconds_0))
                (portRef O (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT11))
              )
            )
            (net (rename counter_seconds_5__sel_mux_23_OUT_1_ "counter/seconds[5]_sel_mux_23_OUT<1>")
              (joined
                (portRef D (instanceRef counter_seconds_1))
                (portRef O (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT21_renamed_226))
              )
            )
            (net (rename counter_seconds_5__sel_mux_23_OUT_2_ "counter/seconds[5]_sel_mux_23_OUT<2>")
              (joined
                (portRef D (instanceRef counter_seconds_2))
                (portRef O (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT31))
              )
            )
            (net (rename counter_seconds_5__sel_mux_23_OUT_3_ "counter/seconds[5]_sel_mux_23_OUT<3>")
              (joined
                (portRef D (instanceRef counter_seconds_3))
                (portRef O (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT41))
              )
            )
            (net (rename counter_seconds_5__sel_mux_23_OUT_4_ "counter/seconds[5]_sel_mux_23_OUT<4>")
              (joined
                (portRef D (instanceRef counter_seconds_4))
                (portRef O (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT51))
              )
            )
            (net (rename counter_seconds_5__sel_mux_23_OUT_5_ "counter/seconds[5]_sel_mux_23_OUT<5>")
              (joined
                (portRef D (instanceRef counter_seconds_5))
                (portRef O (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT6))
              )
            )
            (net (rename counter__n0093 "counter/_n0093")
              (joined
                (portRef R (instanceRef counter_seconds_0))
                (portRef R (instanceRef counter_seconds_1))
                (portRef R (instanceRef counter_seconds_2))
                (portRef R (instanceRef counter_seconds_3))
                (portRef R (instanceRef counter_seconds_4))
                (portRef R (instanceRef counter_seconds_5))
                (portRef O (instanceRef counter__n0093_renamed_36))
              )
            )
            (net (rename counter__n0091 "counter/_n0091")
              (joined
                (portRef R (instanceRef counter_minutes_0))
                (portRef R (instanceRef counter_minutes_1))
                (portRef R (instanceRef counter_minutes_2))
                (portRef R (instanceRef counter_minutes_3))
                (portRef R (instanceRef counter_minutes_4))
                (portRef R (instanceRef counter_minutes_5))
                (portRef O (instanceRef counter__n0091_renamed_35))
              )
            )
            (net (rename counter_paused "counter/paused")
              (joined
                (portRef Q (instanceRef counter_paused_renamed_9))
                (portRef I2 (instanceRef counter_adj_paused_AND_4_o1))
                (portRef I2 (instanceRef counter_adj_paused_AND_2_o1))
                (portRef I0 (instanceRef counter__n0141_inv1))
                (portRef I0 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT11))
                (portRef I0 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT211))
                (portRef I (instanceRef counter_paused_INV_3669_o1_INV_0))
              )
            )
            (net (rename counter_pause_flipflop "counter/pause_flipflop")
              (joined
                (portRef CE (instanceRef counter_paused_renamed_9))
                (portRef I1 (instanceRef counter__n00991))
                (portRef Q (instanceRef counter_pause_flipflop_renamed_41))
              )
            )
            (net (rename counter_clk_count_0_ "counter/clk_count<0>")
              (joined
                (portRef Q (instanceRef counter_clk_count_0))
                (portRef I1 (instanceRef counter_adj_paused_AND_2_o1))
                (portRef I4 (instanceRef counter__n0141_inv1))
                (portRef I3 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT11))
                (portRef I3 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT211))
                (portRef I (instanceRef counter_Mcount_clk_count_xor_0_11_INV_0))
              )
            )
            (net (rename counter_arst_ff_1_ "counter/arst_ff<1>")
              (joined
                (portRef D (instanceRef counter_arst_ff_0))
                (portRef Q (instanceRef counter_arst_ff_1))
              )
            )
            (net (rename counter_arst_ff_0_ "counter/arst_ff<0>")
              (joined
                (portRef Q (instanceRef counter_arst_ff_0))
                (portRef I0 (instanceRef counter__n0127_inv1))
                (portRef I5 (instanceRef counter__n0141_inv1))
              )
            )
            (net (rename counter_apause_ff_0_ "counter/apause_ff<0>")
              (joined
                (portRef Q (instanceRef counter_apause_ff_0))
                (portRef I0 (instanceRef counter__n00991))
              )
            )
            (net (rename counter_apause_ff_1_ "counter/apause_ff<1>")
              (joined
                (portRef D (instanceRef counter_apause_ff_0))
                (portRef Q (instanceRef counter_apause_ff_1))
              )
            )
            (net (rename clock_module__n0048_renamed_0_0_ "clock_module/_n0048<0>")
              (joined
                (portRef O (instanceRef clock_module__n0048_0_1_renamed_14))
                (portRef I2 (instanceRef clock_module__n0048_0_5_renamed_18))
              )
            )
            (net (rename clock_module__n0048_0_3 "clock_module/_n0048<0>3")
              (joined
                (portRef O (instanceRef clock_module__n0048_0_2_renamed_15))
                (portRef I1 (instanceRef clock_module__n0048_0_5_renamed_18))
              )
            )
            (net (rename clock_module__n0048_0_4 "clock_module/_n0048<0>4")
              (joined
                (portRef O (instanceRef clock_module__n0048_0_3_renamed_16))
                (portRef I3 (instanceRef clock_module__n0048_0_5_renamed_18))
              )
            )
            (net (rename clock_module__n0048_0_5 "clock_module/_n0048<0>5")
              (joined
                (portRef O (instanceRef clock_module__n0048_0_4_renamed_17))
                (portRef I4 (instanceRef clock_module__n0048_0_5_renamed_18))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_10_o1 "clock_module/count[28]_reduce_nor_10_o1")
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_10_o1_renamed_19))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_10_o10_SW1))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_10_o2_SW0))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_10_o3 "clock_module/count[28]_reduce_nor_10_o3")
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_10_o3_renamed_20))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_10_o10_SW0))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_10_o4 "clock_module/count[28]_reduce_nor_10_o4")
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_10_o4_renamed_21))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_10_o10_SW0))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_10_o6 "clock_module/count[28]_reduce_nor_10_o6")
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_10_o6_renamed_22))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_10_o7_renamed_23))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_10_o7 "clock_module/count[28]_reduce_nor_10_o7")
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_10_o7_renamed_23))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_10_o10))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_10_o8 "clock_module/count[28]_reduce_nor_10_o8")
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_10_o8_renamed_24))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_10_o10))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_4_o1 "clock_module/count[28]_reduce_nor_4_o1")
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o1_renamed_25))
                (portRef I0 (instanceRef clock_module_count_28__reduce_nor_4_o10))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_4_o2 "clock_module/count[28]_reduce_nor_4_o2")
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o2_renamed_204))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_4_o5_lut_renamed_205))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_4_o3 "clock_module/count[28]_reduce_nor_4_o3")
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o3_renamed_203))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_4_o5_lut_renamed_205))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_4_o4 "clock_module/count[28]_reduce_nor_4_o4")
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o4_renamed_138))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_4_o5_lut_renamed_205))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_4_o5 "clock_module/count[28]_reduce_nor_4_o5")
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o5_cy))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_4_o10))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_4_o6 "clock_module/count[28]_reduce_nor_4_o6")
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o6_renamed_26))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_4_o7_renamed_27))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_4_o7 "clock_module/count[28]_reduce_nor_4_o7")
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o7_renamed_27))
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_4_o10))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_4_o8 "clock_module/count[28]_reduce_nor_4_o8")
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o8_renamed_28))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_4_o10))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o2 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o2")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o21))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_renamed_134))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW4))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_1))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1_renamed_161))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW13))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_renamed_186))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW27))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW28))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW46))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_1))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o22")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o23))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_10___renamed_163))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_renamed_134))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o3 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o3")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o31_renamed_29))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_renamed_30))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2271_o11_renamed_156))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2270_o11))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o171_renamed_157))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o161_renamed_158))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o141_renamed_160))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1131_renamed_183))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1151_renamed_191))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1161_renamed_192))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_4__))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2269_o11))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o31 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o31")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_renamed_144))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_renamed_30))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW8))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o32")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_renamed_145))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW8))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_renamed_30))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o33")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_renamed_30))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o35))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_19___renamed_147))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11211))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11311))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11411))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11511))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11611))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_25___renamed_148))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2271_o111))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_27___renamed_149))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_28___renamed_150))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o3 "clock_module/count[28]_PWR_2_o_mod_8/BUS_0029_INV_3603_o3")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o31_renamed_31))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o34))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o31 "clock_module/count[28]_PWR_2_o_mod_8/BUS_0029_INV_3603_o31")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o32_renamed_32))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o34))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o32 "clock_module/count[28]_PWR_2_o_mod_8/BUS_0029_INV_3603_o32")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o33_renamed_33))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o34))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o33 "clock_module/count[28]_PWR_2_o_mod_8/BUS_0029_INV_3603_o33")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_BUS_0029_INV_3603_o34))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o111))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1261))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o131))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o121))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o181))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o171_renamed_164))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o161_renamed_165))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o151_renamed_166))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o141_renamed_167))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1141_renamed_168))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1131_renamed_169))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1121_renamed_170))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1101))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o191_renamed_171))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_19___renamed_206))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_9___renamed_207))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_10___renamed_208))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_11___renamed_209))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_12___renamed_210))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1411))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1511))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1611))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1711))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_17___renamed_211))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1911))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11211))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11311))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1151_renamed_218))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1161_renamed_219))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1181_renamed_220))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4704_o11))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1171))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mcompar_BUS_0030_INV_3633_o_lut_4__))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_28__a_28__MUX_4703_o11))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11411))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11511))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11611))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_lut_25___renamed_224))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11811))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT6_SW0))
                (portRef I5 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT6))
              )
            )
            (net N4
              (joined
                (portRef O (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT6_SW0))
                (portRef I5 (instanceRef counter_Mmux_seconds_5__sel_mux_23_OUT6))
              )
            )
            (net N6
              (joined
                (portRef O (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT21_SW0))
                (portRef I2 (instanceRef counter_Mmux_minutes_5__sel_mux_24_OUT21_renamed_34))
              )
            )
            (net N8
              (joined
                (portRef O (instanceRef counter__n0091_SW0))
                (portRef I2 (instanceRef counter__n0091_renamed_35))
              )
            )
            (net N10
              (joined
                (portRef O (instanceRef counter__n0093_SW0))
                (portRef I5 (instanceRef counter__n0093_renamed_36))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_228))
              )
            )
            (net adj
              (joined
                (portRef adj)
                (portRef I (instanceRef adj_IBUF_renamed_37))
              )
            )
            (net sel
              (joined
                (portRef sel)
                (portRef I (instanceRef sel_IBUF_renamed_38))
              )
            )
            (net rst_button
              (joined
                (portRef rst_button)
                (portRef I (instanceRef rst_button_IBUF_renamed_39))
              )
            )
            (net pause_button
              (joined
                (portRef pause_button)
                (portRef I (instanceRef pause_button_IBUF_renamed_40))
              )
            )
            (net (rename minutes_5_ "minutes<5>")
              (joined
                (portRef (member minutes 0))
                (portRef O (instanceRef minutes_5_OBUF))
              )
            )
            (net (rename minutes_4_ "minutes<4>")
              (joined
                (portRef (member minutes 1))
                (portRef O (instanceRef minutes_4_OBUF))
              )
            )
            (net (rename minutes_3_ "minutes<3>")
              (joined
                (portRef (member minutes 2))
                (portRef O (instanceRef minutes_3_OBUF))
              )
            )
            (net (rename minutes_2_ "minutes<2>")
              (joined
                (portRef (member minutes 3))
                (portRef O (instanceRef minutes_2_OBUF))
              )
            )
            (net (rename minutes_1_ "minutes<1>")
              (joined
                (portRef (member minutes 4))
                (portRef O (instanceRef minutes_1_OBUF))
              )
            )
            (net (rename minutes_0_ "minutes<0>")
              (joined
                (portRef (member minutes 5))
                (portRef O (instanceRef minutes_0_OBUF))
              )
            )
            (net (rename seconds_5_ "seconds<5>")
              (joined
                (portRef (member seconds 0))
                (portRef O (instanceRef seconds_5_OBUF))
              )
            )
            (net (rename seconds_4_ "seconds<4>")
              (joined
                (portRef (member seconds 1))
                (portRef O (instanceRef seconds_4_OBUF))
              )
            )
            (net (rename seconds_3_ "seconds<3>")
              (joined
                (portRef (member seconds 2))
                (portRef O (instanceRef seconds_3_OBUF))
              )
            )
            (net (rename seconds_2_ "seconds<2>")
              (joined
                (portRef (member seconds 3))
                (portRef O (instanceRef seconds_2_OBUF))
              )
            )
            (net (rename seconds_1_ "seconds<1>")
              (joined
                (portRef (member seconds 4))
                (portRef O (instanceRef seconds_1_OBUF))
              )
            )
            (net (rename seconds_0_ "seconds<0>")
              (joined
                (portRef (member seconds 5))
                (portRef O (instanceRef seconds_0_OBUF))
              )
            )
            (net (rename counter_pause_flipflop_glue_set "counter/pause_flipflop_glue_set")
              (joined
                (portRef D (instanceRef counter_pause_flipflop_renamed_41))
                (portRef O (instanceRef counter__n00991))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1161 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1161")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_24__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_24__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11611))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1151 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1151")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_23__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_23__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11511))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1141 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1141")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_22__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_22__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11411))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1131 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1131")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_21__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_21__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11311))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1121 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1121")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_20__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_20__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11211))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o191 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o191")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_18__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_18__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1911))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o171 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o171")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_16__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_16__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1711))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o161 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o161")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_15__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_15__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1611))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o151 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o151")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_14__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_14__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1511))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o141 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o141")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_13__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_13__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1411))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_8__rt "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_cy<8>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_8__rt_renamed_42))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_cy_8__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_8__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1151 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1151")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11511))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_23__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_23__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1141 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1141")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11411))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_22__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_22__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1131 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1131")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11311))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_21__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_21__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1121 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1121")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11211))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_20__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_20__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1101 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1101")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11011))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_19__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_19__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o181 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o181")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_17__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_17__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1811))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o161 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o161")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1611))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_15__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_15__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o151 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o151")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1511))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_14__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_14__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o141 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o141")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1411))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_13__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_13__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o131 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o131")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_cy_12__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_12__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1311))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4675_o11 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[27]_a[28]_MUX_4675_o11")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_27__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_27__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_27__a_28__MUX_4675_o111))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1171 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1171")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_25__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_25__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11711))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1161 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1161")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_24__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_24__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11611))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1151 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1151")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_23__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_23__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11511))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1141 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1141")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_22__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_22__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11411))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1131 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1131")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_21__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_21__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11311))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1101 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o1101")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_19__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_19__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o11011))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o181 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o181")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_17__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_17__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1811))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o171 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o171")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_16__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_16__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1711))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o161 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o161")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_15__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_15__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1611))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o151 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4702_o151")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_14__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_14__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4702_o1511))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_9__rt "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_cy<9>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_9__rt_renamed_43))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_cy_9__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_57_OUT_Madd_xor_9__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2271_o11 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[26]_a[28]_MUX_2271_o11")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_26__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_26__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2271_o111))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1161 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1161")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_24__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_24__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11611))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1151 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1151")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_23__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_23__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11511))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1141 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1141")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_22__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_22__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11411))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1131 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1131")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_21__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_21__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11311))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1121 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o1121")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_20__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_20__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o11211))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o191 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o191")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_18__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_18__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1911))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o171 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o171")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_16__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_16__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1711))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o161 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o161")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_15__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_15__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1611))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o151 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o151")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_14__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_14__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1511))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o141 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2297_o141")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_cy_13__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_xor_13__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1411))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_26__rt "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<26>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_26__rt_renamed_44))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_26__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_26__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_25__rt "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<25>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_25__rt_renamed_45))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_25__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_25__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_24__rt "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<24>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_24__rt_renamed_46))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_24__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_24__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_23__rt "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<23>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_23__rt_renamed_47))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_23__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_23__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_22__rt "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<22>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_22__rt_renamed_48))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_22__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_22__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_20__rt "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<20>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_20__rt_renamed_49))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_20__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_20__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_18__rt "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<18>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_18__rt_renamed_50))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_18__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_18__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_17__rt "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<17>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_17__rt_renamed_51))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_17__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_17__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_16__rt "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<16>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_16__rt_renamed_52))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_16__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_16__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_15__rt "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<15>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_15__rt_renamed_53))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_15__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_15__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_10__rt "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_cy<10>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_10__rt_renamed_54))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_cy_10__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_10__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[27]_a[28]_MUX_2241_o11")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_27__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_27__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o111_renamed_143))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1171 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1171")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_25__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_25__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11711))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1161 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1161")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_24__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_24__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11611))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1151 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1151")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_23__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_23__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11511))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1141 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1141")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_22__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_22__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11411))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1131 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1131")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_21__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_21__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11311))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1101")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_19__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_19__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11011_renamed_195))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o181 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o181")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_17__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_17__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1811))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o171 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o171")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_16__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_16__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1711))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o161 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o161")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_15__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_15__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1611))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o151 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o151")
              (joined
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_cy_14__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_xor_14__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1511))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_26__rt "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<26>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_26__rt_renamed_55))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_26__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_26__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_25__rt "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<25>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_25__rt_renamed_56))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_25__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_25__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_24__rt "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<24>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_24__rt_renamed_57))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_24__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_24__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_23__rt "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<23>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_23__rt_renamed_58))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_23__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_23__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_22__rt "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<22>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_22__rt_renamed_59))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_22__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_22__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_20__rt "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<20>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_20__rt_renamed_60))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_20__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_20__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_18__rt "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<18>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_18__rt_renamed_61))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_18__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_18__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_17__rt "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<17>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_17__rt_renamed_62))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_17__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_17__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_16__rt "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<16>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_16__rt_renamed_63))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_16__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_16__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_15__rt "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_cy<15>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_15__rt_renamed_64))
                (portRef S (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_cy_15__))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_15__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_27__rt "clock_module/Mcount_count_cy<27>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_27__rt_renamed_65))
                (portRef S (instanceRef clock_module_Mcount_count_cy_27__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_27__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_26__rt "clock_module/Mcount_count_cy<26>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_26__rt_renamed_66))
                (portRef S (instanceRef clock_module_Mcount_count_cy_26__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_26__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_25__rt "clock_module/Mcount_count_cy<25>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_25__rt_renamed_67))
                (portRef S (instanceRef clock_module_Mcount_count_cy_25__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_25__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_24__rt "clock_module/Mcount_count_cy<24>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_24__rt_renamed_68))
                (portRef S (instanceRef clock_module_Mcount_count_cy_24__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_24__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_23__rt "clock_module/Mcount_count_cy<23>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_23__rt_renamed_69))
                (portRef S (instanceRef clock_module_Mcount_count_cy_23__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_23__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_22__rt "clock_module/Mcount_count_cy<22>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_22__rt_renamed_70))
                (portRef S (instanceRef clock_module_Mcount_count_cy_22__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_22__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_21__rt "clock_module/Mcount_count_cy<21>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_21__rt_renamed_71))
                (portRef S (instanceRef clock_module_Mcount_count_cy_21__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_21__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_20__rt "clock_module/Mcount_count_cy<20>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_20__rt_renamed_72))
                (portRef S (instanceRef clock_module_Mcount_count_cy_20__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_20__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_19__rt "clock_module/Mcount_count_cy<19>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_19__rt_renamed_73))
                (portRef S (instanceRef clock_module_Mcount_count_cy_19__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_19__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_18__rt "clock_module/Mcount_count_cy<18>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_18__rt_renamed_74))
                (portRef S (instanceRef clock_module_Mcount_count_cy_18__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_18__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_17__rt "clock_module/Mcount_count_cy<17>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_17__rt_renamed_75))
                (portRef S (instanceRef clock_module_Mcount_count_cy_17__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_17__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_16__rt "clock_module/Mcount_count_cy<16>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_16__rt_renamed_76))
                (portRef S (instanceRef clock_module_Mcount_count_cy_16__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_16__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_15__rt "clock_module/Mcount_count_cy<15>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_15__rt_renamed_77))
                (portRef S (instanceRef clock_module_Mcount_count_cy_15__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_15__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_14__rt "clock_module/Mcount_count_cy<14>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_14__rt_renamed_78))
                (portRef S (instanceRef clock_module_Mcount_count_cy_14__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_14__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_13__rt "clock_module/Mcount_count_cy<13>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_13__rt_renamed_79))
                (portRef S (instanceRef clock_module_Mcount_count_cy_13__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_13__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_12__rt "clock_module/Mcount_count_cy<12>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_12__rt_renamed_80))
                (portRef S (instanceRef clock_module_Mcount_count_cy_12__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_12__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_11__rt "clock_module/Mcount_count_cy<11>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_11__rt_renamed_81))
                (portRef S (instanceRef clock_module_Mcount_count_cy_11__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_11__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_10__rt "clock_module/Mcount_count_cy<10>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_10__rt_renamed_82))
                (portRef S (instanceRef clock_module_Mcount_count_cy_10__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_10__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_9__rt "clock_module/Mcount_count_cy<9>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_9__rt_renamed_83))
                (portRef S (instanceRef clock_module_Mcount_count_cy_9__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_9__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_8__rt "clock_module/Mcount_count_cy<8>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_8__rt_renamed_84))
                (portRef S (instanceRef clock_module_Mcount_count_cy_8__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_8__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_7__rt "clock_module/Mcount_count_cy<7>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_7__rt_renamed_85))
                (portRef S (instanceRef clock_module_Mcount_count_cy_7__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_7__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_6__rt "clock_module/Mcount_count_cy<6>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_6__rt_renamed_86))
                (portRef S (instanceRef clock_module_Mcount_count_cy_6__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_6__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_5__rt "clock_module/Mcount_count_cy<5>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_5__rt_renamed_87))
                (portRef S (instanceRef clock_module_Mcount_count_cy_5__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_5__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_4__rt "clock_module/Mcount_count_cy<4>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_4__rt_renamed_88))
                (portRef S (instanceRef clock_module_Mcount_count_cy_4__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_4__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_3__rt "clock_module/Mcount_count_cy<3>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_3__rt_renamed_89))
                (portRef S (instanceRef clock_module_Mcount_count_cy_3__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_3__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_2__rt "clock_module/Mcount_count_cy<2>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_2__rt_renamed_90))
                (portRef S (instanceRef clock_module_Mcount_count_cy_2__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_2__))
              )
            )
            (net (rename clock_module_Mcount_count_cy_1__rt "clock_module/Mcount_count_cy<1>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_cy_1__rt_renamed_91))
                (portRef S (instanceRef clock_module_Mcount_count_cy_1__))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_1__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_27__rt "clock_module/Madd__n0026_cy<27>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_27__rt_renamed_92))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_27__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_27__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_26__rt "clock_module/Madd__n0026_cy<26>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_26__rt_renamed_93))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_26__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_26__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_25__rt "clock_module/Madd__n0026_cy<25>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_25__rt_renamed_94))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_25__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_25__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_24__rt "clock_module/Madd__n0026_cy<24>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_24__rt_renamed_95))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_24__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_24__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_23__rt "clock_module/Madd__n0026_cy<23>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_23__rt_renamed_96))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_23__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_23__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_22__rt "clock_module/Madd__n0026_cy<22>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_22__rt_renamed_97))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_22__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_22__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_21__rt "clock_module/Madd__n0026_cy<21>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_21__rt_renamed_98))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_21__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_21__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_20__rt "clock_module/Madd__n0026_cy<20>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_20__rt_renamed_99))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_20__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_20__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_19__rt "clock_module/Madd__n0026_cy<19>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_19__rt_renamed_100))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_19__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_19__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_18__rt "clock_module/Madd__n0026_cy<18>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_18__rt_renamed_101))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_18__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_18__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_17__rt "clock_module/Madd__n0026_cy<17>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_17__rt_renamed_102))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_17__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_17__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_16__rt "clock_module/Madd__n0026_cy<16>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_16__rt_renamed_103))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_16__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_16__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_15__rt "clock_module/Madd__n0026_cy<15>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_15__rt_renamed_104))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_15__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_15__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_14__rt "clock_module/Madd__n0026_cy<14>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_14__rt_renamed_105))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_14__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_14__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_13__rt "clock_module/Madd__n0026_cy<13>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_13__rt_renamed_106))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_13__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_13__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_12__rt "clock_module/Madd__n0026_cy<12>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_12__rt_renamed_107))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_12__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_12__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_11__rt "clock_module/Madd__n0026_cy<11>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_11__rt_renamed_108))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_11__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_11__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_10__rt "clock_module/Madd__n0026_cy<10>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_10__rt_renamed_109))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_10__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_10__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_9__rt "clock_module/Madd__n0026_cy<9>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_9__rt_renamed_110))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_9__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_9__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_8__rt "clock_module/Madd__n0026_cy<8>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_8__rt_renamed_111))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_8__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_8__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_7__rt "clock_module/Madd__n0026_cy<7>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_7__rt_renamed_112))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_7__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_7__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_6__rt "clock_module/Madd__n0026_cy<6>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_6__rt_renamed_113))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_6__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_6__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_5__rt "clock_module/Madd__n0026_cy<5>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_5__rt_renamed_114))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_5__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_5__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_4__rt "clock_module/Madd__n0026_cy<4>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_4__rt_renamed_115))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_4__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_4__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_3__rt "clock_module/Madd__n0026_cy<3>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_3__rt_renamed_116))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_3__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_3__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_2__rt "clock_module/Madd__n0026_cy<2>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_2__rt_renamed_117))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_2__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_2__))
              )
            )
            (net (rename clock_module_Madd__n0026_cy_1__rt "clock_module/Madd__n0026_cy<1>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_cy_1__rt_renamed_118))
                (portRef S (instanceRef clock_module_Madd__n0026_cy_1__))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_1__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o1181 "clock_module/count[28]_PWR_2_o_mod_8/Mmux_a[0]_a[28]_MUX_4731_o1181")
              (joined
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__GND_5_o_add_59_OUT_Madd_Madd_xor_26__))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Mmux_a_0__a_28__MUX_4731_o11811))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o1171 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2326_o1171")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2326_o11711))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_59_OUT_Madd_xor_25__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_28__rt "clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_xor<28>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_28__rt_renamed_119))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_8_Madd_a_28__b_26__add_55_OUT_Madd_xor_28__))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_28__rt "clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_xor<28>_rt")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_28__rt_renamed_120))
                (portRef LI (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__b_25__add_53_OUT_xor_28__))
              )
            )
            (net (rename clock_module_Mcount_count_xor_28__rt "clock_module/Mcount_count_xor<28>_rt")
              (joined
                (portRef O (instanceRef clock_module_Mcount_count_xor_28__rt_renamed_121))
                (portRef LI (instanceRef clock_module_Mcount_count_xor_28__))
              )
            )
            (net (rename clock_module_Madd__n0026_xor_28__rt "clock_module/Madd__n0026_xor<28>_rt")
              (joined
                (portRef O (instanceRef clock_module_Madd__n0026_xor_28__rt_renamed_122))
                (portRef LI (instanceRef clock_module_Madd__n0026_xor_28__))
              )
            )
            (net N12
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__))
              )
            )
            (net N13
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__SW1))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0030_INV_1222_o_lut_1__))
              )
            )
            (net N15
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_renamed_144))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_1))
              )
            )
            (net N18
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW0))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1_renamed_161))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW4))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1_1))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_renamed_134))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW13))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW46))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_1))
              )
            )
            (net N19
              (joined
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_10___renamed_163))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11_renamed_193))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW4))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW1))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11_1))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_renamed_134))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1171_renamed_151))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1161_renamed_152))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1151_renamed_153))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1141_renamed_154))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1131_renamed_155))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101_renamed_162))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o191))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_11___renamed_187))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121_renamed_188))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_12___renamed_189))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_13___renamed_190))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1511))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1611))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1711))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1811))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_18___renamed_194))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11011_renamed_195))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_20___renamed_196))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11311))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11411))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_renamed_197))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2242_o11))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11511))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11611))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11711))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_26___renamed_198))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_1))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_1_renamed_227))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101_1))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_2))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121_1))
              )
            )
            (net N21
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o4_SW0))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_4_o4_renamed_138))
              )
            )
            (net N22
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o4_SW1))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_4_o4_renamed_138))
              )
            )
            (net N24
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_SW2))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_renamed_144))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_1))
              )
            )
            (net N26
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_SW0))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_renamed_145))
              )
            )
            (net N27
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_SW1))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_renamed_145))
              )
            )
            (net N29
              (joined
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1251))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW0))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o131))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o121))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o111))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o171_renamed_157))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o161_renamed_158))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o151_renamed_159))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o141_renamed_160))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o181))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1141_renamed_182))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1131_renamed_183))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1151_renamed_191))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1171))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1161_renamed_192))
              )
            )
            (net N30
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1251))
              )
            )
            (net N33
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o131))
              )
            )
            (net N36
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o121))
              )
            )
            (net N39
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o111))
              )
            )
            (net N41
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_renamed_186))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1151_renamed_153))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1511))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1611))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1711))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1811))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11011_renamed_195))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11311))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11411))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11511))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11611))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11711))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_11___renamed_187))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_12___renamed_189))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_13___renamed_190))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_18___renamed_194))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_20___renamed_196))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_26___renamed_198))
              )
            )
            (net N42
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1_renamed_161))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1151_renamed_153))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_11___renamed_187))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_12___renamed_189))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_13___renamed_190))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1511))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1611))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1711))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1811))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_18___renamed_194))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11011_renamed_195))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_20___renamed_196))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11311))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11411))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11511))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11611))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11711))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_26___renamed_198))
              )
            )
            (net N56
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW8))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2271_o11_renamed_156))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2270_o11))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mcompar_BUS_0029_INV_1192_o_lut_4__))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2269_o11))
              )
            )
            (net N61
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o171_renamed_157))
              )
            )
            (net N64
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o161_renamed_158))
              )
            )
            (net N67
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o151_renamed_159))
              )
            )
            (net N70
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o141_renamed_160))
              )
            )
            (net N73
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o181))
              )
            )
            (net N78
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW12))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_10___renamed_163))
              )
            )
            (net N79
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW13))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_10___renamed_163))
              )
            )
            (net N80
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW14))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_55_OUT_lut_10___renamed_163))
              )
            )
            (net N82
              (joined
                (portRef I5 (instanceRef clock_module_count_28__reduce_nor_10_o10))
                (portRef O (instanceRef clock_module_count_28__reduce_nor_10_o10_SW0))
              )
            )
            (net N83
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_10_o10_SW1))
                (portRef I1 (instanceRef clock_module_count_28__reduce_nor_10_o10))
              )
            )
            (net N86
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1141_renamed_182))
              )
            )
            (net N89
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1131_renamed_183))
              )
            )
            (net N91
              (joined
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1121_renamed_184))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW24))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o191_renamed_185))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1101))
              )
            )
            (net N92
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW25))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1121_renamed_184))
              )
            )
            (net N93
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1121_renamed_184))
              )
            )
            (net N96
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW28))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o191_renamed_185))
              )
            )
            (net N97
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o191_renamed_185))
              )
            )
            (net N100
              (joined
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1101))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31))
              )
            )
            (net N101
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1101))
              )
            )
            (net N103
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_SW0))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_renamed_186))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW28))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_1))
              )
            )
            (net N128
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW24_SW0))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW24))
              )
            )
            (net N135
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1151_renamed_191))
              )
            )
            (net N138
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1161_renamed_192))
              )
            )
            (net N141
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1171))
              )
            )
            (net N162
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW14_SW0))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW14))
              )
            )
            (net N164
              (joined
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11_renamed_193))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW27))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_renamed_197))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11_1))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_1_renamed_227))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_2))
              )
            )
            (net N165
              (joined
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11_renamed_193))
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW28))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11_1))
              )
            )
            (net N192
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW1))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32))
              )
            )
            (net N194
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW3))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32))
              )
            )
            (net N196
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW27_SW0))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW27))
              )
            )
            (net N201
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW46))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_renamed_197))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_1_renamed_227))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_2))
              )
            )
            (net N237
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW28_SW1))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW28))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW46))
              )
            )
            (net (rename clock_module_count_28__reduce_nor_4_o5_lut "clock_module/count[28]_reduce_nor_4_o5_lut")
              (joined
                (portRef S (instanceRef clock_module_count_28__reduce_nor_4_o5_cy))
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o5_lut_renamed_205))
              )
            )
            (net N251
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o3_SW0))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_4_o3_renamed_203))
              )
            )
            (net N252
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o3_SW1))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_4_o3_renamed_203))
              )
            )
            (net N254
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o2_SW0))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_4_o2_renamed_204))
              )
            )
            (net N255
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o2_SW1))
                (portRef I4 (instanceRef clock_module_count_28__reduce_nor_4_o2_renamed_204))
              )
            )
            (net N257
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_4_o9_SW0))
                (portRef I2 (instanceRef clock_module_count_28__reduce_nor_4_o10))
              )
            )
            (net N259
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32_SW4))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW32))
              )
            )
            (net N261
              (joined
                (portRef O (instanceRef clock_module_count_28__reduce_nor_10_o2_SW0))
                (portRef I3 (instanceRef clock_module_count_28__reduce_nor_10_o10_SW0))
              )
            )
            (net N263
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW1_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o22_SW1))
              )
            )
            (net N265
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1))
              )
            )
            (net N266
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1))
              )
            )
            (net N267
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3))
              )
            )
            (net N268
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3))
              )
            )
            (net N269
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5))
              )
            )
            (net N270
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5))
              )
            )
            (net N271
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7))
              )
            )
            (net N272
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7))
              )
            )
            (net N273
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11))
              )
            )
            (net N274
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11))
              )
            )
            (net N275
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13))
              )
            )
            (net N276
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13))
              )
            )
            (net N277
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15))
              )
            )
            (net N278
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15))
              )
            )
            (net N279
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17))
              )
            )
            (net N280
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17))
              )
            )
            (net N281
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19))
              )
            )
            (net N282
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19))
              )
            )
            (net N283
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21))
              )
            )
            (net N284
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21))
              )
            )
            (net N285
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23))
              )
            )
            (net N286
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23))
              )
            )
            (net N287
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26))
              )
            )
            (net N288
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26))
              )
            )
            (net N289
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29))
              )
            )
            (net N290
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29))
              )
            )
            (net N291
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31))
              )
            )
            (net N292
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31))
              )
            )
            (net N293
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34))
              )
            )
            (net N294
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34))
              )
            )
            (net N295
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36))
              )
            )
            (net N296
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36))
              )
            )
            (net N297
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38))
              )
            )
            (net N298
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_1))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_renamed_144))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o33_renamed_145))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[28]_a[28]_MUX_2240_o11")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_28__a_28__MUX_2240_o11_1))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW28))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26_F))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29_F))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31_F))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31_G))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o111 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[27]_a[28]_MUX_2241_o111")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_1_renamed_227))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW17_G))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW11_G))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW28))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW34_G))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36_G))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23_G))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15_F))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_SW0")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW0_1))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1141_renamed_154))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101_renamed_162))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121_renamed_188))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1131_renamed_155))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o191))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2242_o11))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1171_renamed_151))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1161_renamed_152))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101_1))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0027_INV_1132_o24_SW1")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0027_INV_1132_o24_SW1_1))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1171_renamed_151))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1161_renamed_152))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1141_renamed_154))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1131_renamed_155))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101_renamed_162))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o191))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121_renamed_188))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_26__a_28__MUX_2242_o11))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101_1))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121_1))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o34")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_1))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1411))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1511))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1611))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1711))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_9___renamed_139))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_10___renamed_140))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_11___renamed_141))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_12___renamed_142))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Madd_a_28__GND_3_o_add_57_OUT_lut_17___renamed_146))
                (portRef I5 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1911))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o311 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o311")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o31_1))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1251))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o131))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o121))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o111))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o151_renamed_159))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o181))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1141_renamed_182))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1121_renamed_184))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o191_renamed_185))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1101))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2297_o1171))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o321 "clock_module/count[28]_PWR_2_o_mod_2/BUS_0028_INV_1162_o321")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o32_1))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21_G))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38_G))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o11011 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o11011")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1101_1))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26_F))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3_F))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5_F))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7_F))
                (portRef I1 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1_F))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW28))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1_G))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3_G))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5_G))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7_G))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13_G))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15_G))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19_G))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21_G))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26_G))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38_F))
                (portRef I4 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38_G))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_1 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[27]_a[28]_MUX_2241_o11_1")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_27__a_28__MUX_2241_o11_2))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29_G))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13_G))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21_G))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3_G))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19_G))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW26_G))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15_G))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38_G))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5_G))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW31_G))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7_G))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1_F))
                (portRef I0 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1_G))
              )
            )
            (net (rename clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121 "clock_module/count[28]_PWR_2_o_mod_2/Mmux_a[0]_a[28]_MUX_2268_o1121")
              (joined
                (portRef O (instanceRef clock_module_count_28__PWR_2_o_mod_2_Mmux_a_0__a_28__MUX_2268_o1121_1))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW1_G))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW3_G))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW5_G))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW7_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW13_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW15_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW19_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW21_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW23_G))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW29_G))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW36_G))
                (portRef I2 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38_F))
                (portRef I3 (instanceRef clock_module_count_28__PWR_2_o_mod_2_BUS_0028_INV_1162_o34_SW38_G))
              )
            )
          )
      )
    )
  )

  (design Timer
    (cellRef Timer
      (libraryRef Timer_lib)
    )
    (property PART (string "xc6slx16-3-csg324") (owner "Xilinx"))
  )
)

