Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Apr 10 16:37:38 2024
| Host         : P2-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       20          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (30)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (30)
-------------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.639       -6.772                     25                 2283        0.149        0.000                      0                 2283        3.000        0.000                       0                  1203  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
pll/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.639       -6.772                     25                 2232        0.149        0.000                      0                 2232        9.500        0.000                       0                  1197  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  
sys_clk_pin                 8.370        0.000                      0                    2        0.239        0.000                      0                    2        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        1.611        0.000                      0                   49        8.100        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll/inst/clk_in1
  To Clock:  pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           25  Failing Endpoints,  Worst Slack       -0.639ns,  Total Violation       -6.772ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 CPU/xm/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.710ns  (logic 1.634ns (21.193%)  route 6.076ns (78.807%))
  Logic Levels:           9  (LUT3=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.266ns = ( 16.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.816     9.006    CPU/xm/ir/dff_loop[29].dff/nClock
    SLICE_X14Y154        FDRE                                         r  CPU/xm/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y154        FDRE (Prop_fdre_C_Q)         0.518     9.524 r  CPU/xm/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=11, routed)          0.967    10.491    CPU/xm/ir/dff_loop[30].dff/MemoryArray_reg_0
    SLICE_X8Y153         LUT5 (Prop_lut5_I3_O)        0.124    10.615 f  CPU/xm/ir/dff_loop[30].dff/q_i_11__14/O
                         net (fo=2, routed)           0.771    11.386    CPU/xm/ir/dff_loop[30].dff/q_i_11__14_n_0
    SLICE_X13Y153        LUT4 (Prop_lut4_I1_O)        0.124    11.510 f  CPU/xm/ir/dff_loop[30].dff/q_i_7__44/O
                         net (fo=4, routed)           0.760    12.270    CPU/xm/ir/dff_loop[26].dff/p_28_in
    SLICE_X11Y153        LUT6 (Prop_lut6_I4_O)        0.124    12.394 r  CPU/xm/ir/dff_loop[26].dff/q_i_4__120/O
                         net (fo=55, routed)          0.808    13.202    CPU/xm/ir/dff_loop[26].dff/ctrl_alu_b_0
    SLICE_X15Y152        LUT4 (Prop_lut4_I2_O)        0.124    13.326 r  CPU/xm/ir/dff_loop[26].dff/q_i_4__111/O
                         net (fo=2, routed)           0.687    14.013    CPU/dx/ir/dff_loop[13].dff/q_reg_46
    SLICE_X10Y151        LUT4 (Prop_lut4_I2_O)        0.124    14.137 r  CPU/dx/ir/dff_loop[13].dff/q_i_2__202/O
                         net (fo=10, routed)          0.476    14.613    CPU/dx/ir/dff_loop[14].dff/q_reg_51
    SLICE_X11Y152        LUT5 (Prop_lut5_I3_O)        0.124    14.737 r  CPU/dx/ir/dff_loop[14].dff/q_i_3__152/O
                         net (fo=2, routed)           1.014    15.751    CPU/dx/ir/dff_loop[14].dff/q_i_3__152_n_0
    SLICE_X8Y157         LUT6 (Prop_lut6_I1_O)        0.124    15.875 f  CPU/dx/ir/dff_loop[14].dff/q_i_2__64_comp_1/O
                         net (fo=2, routed)           0.177    16.052    CPU/dx/ir/dff_loop[14].dff/q_i_2__64_n_0
    SLICE_X8Y157         LUT5 (Prop_lut5_I4_O)        0.124    16.176 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__305/O
                         net (fo=3, routed)           0.416    16.592    CPU/dx/ir/dff_loop[14].dff/q_i_2__305_n_0
    SLICE_X9Y158         LUT3 (Prop_lut3_I2_O)        0.124    16.716 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__53/O
                         net (fo=1, routed)           0.000    16.716    CPU/md/divider/r_divisor/dff_loop[27].dff/wDiv_B[0]
    SLICE_X9Y158         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.684    16.734    CPU/md/divider/r_divisor/dff_loop[27].dff/clk_out1
    SLICE_X9Y158         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/C
                         clock pessimism             -0.579    16.155    
                         clock uncertainty           -0.108    16.048    
    SLICE_X9Y158         FDRE (Setup_fdre_C_D)        0.029    16.077    CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.077    
                         arrival time                         -16.716    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.607ns  (required time - arrival time)
  Source:                 CPU/xm/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.724ns  (logic 1.634ns (21.154%)  route 6.090ns (78.846%))
  Logic Levels:           9  (LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.267ns = ( 16.733 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.816     9.006    CPU/xm/ir/dff_loop[29].dff/nClock
    SLICE_X14Y154        FDRE                                         r  CPU/xm/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y154        FDRE (Prop_fdre_C_Q)         0.518     9.524 r  CPU/xm/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=11, routed)          0.967    10.491    CPU/xm/ir/dff_loop[30].dff/MemoryArray_reg_0
    SLICE_X8Y153         LUT5 (Prop_lut5_I3_O)        0.124    10.615 f  CPU/xm/ir/dff_loop[30].dff/q_i_11__14/O
                         net (fo=2, routed)           0.771    11.386    CPU/xm/ir/dff_loop[30].dff/q_i_11__14_n_0
    SLICE_X13Y153        LUT4 (Prop_lut4_I1_O)        0.124    11.510 f  CPU/xm/ir/dff_loop[30].dff/q_i_7__44/O
                         net (fo=4, routed)           0.760    12.270    CPU/xm/ir/dff_loop[26].dff/p_28_in
    SLICE_X11Y153        LUT6 (Prop_lut6_I4_O)        0.124    12.394 r  CPU/xm/ir/dff_loop[26].dff/q_i_4__120/O
                         net (fo=55, routed)          0.808    13.202    CPU/xm/ir/dff_loop[26].dff/ctrl_alu_b_0
    SLICE_X15Y152        LUT4 (Prop_lut4_I2_O)        0.124    13.326 r  CPU/xm/ir/dff_loop[26].dff/q_i_4__111/O
                         net (fo=2, routed)           0.687    14.013    CPU/dx/ir/dff_loop[13].dff/q_reg_46
    SLICE_X10Y151        LUT4 (Prop_lut4_I2_O)        0.124    14.137 r  CPU/dx/ir/dff_loop[13].dff/q_i_2__202/O
                         net (fo=10, routed)          0.476    14.613    CPU/dx/ir/dff_loop[14].dff/q_reg_51
    SLICE_X11Y152        LUT5 (Prop_lut5_I3_O)        0.124    14.737 r  CPU/dx/ir/dff_loop[14].dff/q_i_3__152/O
                         net (fo=2, routed)           1.014    15.751    CPU/dx/ir/dff_loop[14].dff/q_i_3__152_n_0
    SLICE_X8Y157         LUT6 (Prop_lut6_I1_O)        0.124    15.875 f  CPU/dx/ir/dff_loop[14].dff/q_i_2__64_comp_1/O
                         net (fo=2, routed)           0.177    16.052    CPU/dx/ir/dff_loop[14].dff/q_i_2__64_n_0
    SLICE_X8Y157         LUT5 (Prop_lut5_I4_O)        0.124    16.176 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__305/O
                         net (fo=3, routed)           0.430    16.606    CPU/dx/ir/dff_loop[14].dff/q_i_2__305_n_0
    SLICE_X8Y159         LUT4 (Prop_lut4_I1_O)        0.124    16.730 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__51/O
                         net (fo=1, routed)           0.000    16.730    CPU/md/divider/r_divisor/dff_loop[28].dff/wDiv_B[0]
    SLICE_X8Y159         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.683    16.733    CPU/md/divider/r_divisor/dff_loop[28].dff/clk_out1
    SLICE_X8Y159         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/C
                         clock pessimism             -0.579    16.154    
                         clock uncertainty           -0.108    16.047    
    SLICE_X8Y159         FDRE (Setup_fdre_C_D)        0.077    16.124    CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.124    
                         arrival time                         -16.730    
  -------------------------------------------------------------------
                         slack                                 -0.607    

Slack (VIOLATED) :        -0.576ns  (required time - arrival time)
  Source:                 CPU/xm/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.696ns  (logic 1.634ns (21.230%)  route 6.062ns (78.769%))
  Logic Levels:           9  (LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.264ns = ( 16.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.816     9.006    CPU/xm/ir/dff_loop[29].dff/nClock
    SLICE_X14Y154        FDRE                                         r  CPU/xm/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y154        FDRE (Prop_fdre_C_Q)         0.518     9.524 r  CPU/xm/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=11, routed)          0.967    10.491    CPU/xm/ir/dff_loop[30].dff/MemoryArray_reg_0
    SLICE_X8Y153         LUT5 (Prop_lut5_I3_O)        0.124    10.615 f  CPU/xm/ir/dff_loop[30].dff/q_i_11__14/O
                         net (fo=2, routed)           0.771    11.386    CPU/xm/ir/dff_loop[30].dff/q_i_11__14_n_0
    SLICE_X13Y153        LUT4 (Prop_lut4_I1_O)        0.124    11.510 f  CPU/xm/ir/dff_loop[30].dff/q_i_7__44/O
                         net (fo=4, routed)           0.760    12.270    CPU/xm/ir/dff_loop[26].dff/p_28_in
    SLICE_X11Y153        LUT6 (Prop_lut6_I4_O)        0.124    12.394 r  CPU/xm/ir/dff_loop[26].dff/q_i_4__120/O
                         net (fo=55, routed)          0.839    13.233    CPU/xm/ir/dff_loop[26].dff/ctrl_alu_b_0
    SLICE_X13Y152        LUT4 (Prop_lut4_I2_O)        0.124    13.357 r  CPU/xm/ir/dff_loop[26].dff/q_i_4__108/O
                         net (fo=2, routed)           0.622    13.979    CPU/dx/ir/dff_loop[14].dff/q_reg_114
    SLICE_X8Y151         LUT4 (Prop_lut4_I2_O)        0.124    14.103 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__192/O
                         net (fo=6, routed)           0.432    14.535    CPU/dx/ir/dff_loop[14].dff/alu_in_b[0]
    SLICE_X9Y150         LUT3 (Prop_lut3_I2_O)        0.124    14.659 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__302/O
                         net (fo=5, routed)           0.484    15.142    CPU/dx/ir/dff_loop[14].dff/q_i_2__302_n_0
    SLICE_X11Y152        LUT5 (Prop_lut5_I4_O)        0.124    15.266 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__301/O
                         net (fo=5, routed)           0.612    15.879    CPU/dx/ir/dff_loop[14].dff/q_i_2__301_n_0
    SLICE_X9Y152         LUT6 (Prop_lut6_I4_O)        0.124    16.003 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__87_comp_1/O
                         net (fo=3, routed)           0.575    16.578    CPU/dx/ir/dff_loop[14].dff/q_i_2__87_n_0
    SLICE_X8Y151         LUT3 (Prop_lut3_I2_O)        0.124    16.702 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__430/O
                         net (fo=1, routed)           0.000    16.702    CPU/md/divider/r_divisor/dff_loop[23].dff/wDiv_B[0]
    SLICE_X8Y151         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.686    16.736    CPU/md/divider/r_divisor/dff_loop[23].dff/clk_out1
    SLICE_X8Y151         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/C
                         clock pessimism             -0.579    16.157    
                         clock uncertainty           -0.108    16.050    
    SLICE_X8Y151         FDRE (Setup_fdre_C_D)        0.077    16.127    CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.127    
                         arrival time                         -16.702    
  -------------------------------------------------------------------
                         slack                                 -0.576    

Slack (VIOLATED) :        -0.558ns  (required time - arrival time)
  Source:                 CPU/xm/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.716ns  (logic 1.626ns (21.072%)  route 6.090ns (78.928%))
  Logic Levels:           9  (LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.267ns = ( 16.733 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.816     9.006    CPU/xm/ir/dff_loop[29].dff/nClock
    SLICE_X14Y154        FDRE                                         r  CPU/xm/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y154        FDRE (Prop_fdre_C_Q)         0.518     9.524 r  CPU/xm/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=11, routed)          0.967    10.491    CPU/xm/ir/dff_loop[30].dff/MemoryArray_reg_0
    SLICE_X8Y153         LUT5 (Prop_lut5_I3_O)        0.124    10.615 f  CPU/xm/ir/dff_loop[30].dff/q_i_11__14/O
                         net (fo=2, routed)           0.771    11.386    CPU/xm/ir/dff_loop[30].dff/q_i_11__14_n_0
    SLICE_X13Y153        LUT4 (Prop_lut4_I1_O)        0.124    11.510 f  CPU/xm/ir/dff_loop[30].dff/q_i_7__44/O
                         net (fo=4, routed)           0.760    12.270    CPU/xm/ir/dff_loop[26].dff/p_28_in
    SLICE_X11Y153        LUT6 (Prop_lut6_I4_O)        0.124    12.394 r  CPU/xm/ir/dff_loop[26].dff/q_i_4__120/O
                         net (fo=55, routed)          0.808    13.202    CPU/xm/ir/dff_loop[26].dff/ctrl_alu_b_0
    SLICE_X15Y152        LUT4 (Prop_lut4_I2_O)        0.124    13.326 r  CPU/xm/ir/dff_loop[26].dff/q_i_4__111/O
                         net (fo=2, routed)           0.687    14.013    CPU/dx/ir/dff_loop[13].dff/q_reg_46
    SLICE_X10Y151        LUT4 (Prop_lut4_I2_O)        0.124    14.137 r  CPU/dx/ir/dff_loop[13].dff/q_i_2__202/O
                         net (fo=10, routed)          0.476    14.613    CPU/dx/ir/dff_loop[14].dff/q_reg_51
    SLICE_X11Y152        LUT5 (Prop_lut5_I3_O)        0.124    14.737 r  CPU/dx/ir/dff_loop[14].dff/q_i_3__152/O
                         net (fo=2, routed)           1.014    15.751    CPU/dx/ir/dff_loop[14].dff/q_i_3__152_n_0
    SLICE_X8Y157         LUT6 (Prop_lut6_I1_O)        0.124    15.875 f  CPU/dx/ir/dff_loop[14].dff/q_i_2__64_comp_1/O
                         net (fo=2, routed)           0.177    16.052    CPU/dx/ir/dff_loop[14].dff/q_i_2__64_n_0
    SLICE_X8Y157         LUT5 (Prop_lut5_I4_O)        0.124    16.176 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__305/O
                         net (fo=3, routed)           0.430    16.606    CPU/dx/ir/dff_loop[14].dff/q_i_2__305_n_0
    SLICE_X8Y159         LUT5 (Prop_lut5_I3_O)        0.116    16.722 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__52/O
                         net (fo=1, routed)           0.000    16.722    CPU/md/divider/r_divisor/dff_loop[29].dff/wDiv_B[0]
    SLICE_X8Y159         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.683    16.733    CPU/md/divider/r_divisor/dff_loop[29].dff/clk_out1
    SLICE_X8Y159         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/C
                         clock pessimism             -0.579    16.154    
                         clock uncertainty           -0.108    16.047    
    SLICE_X8Y159         FDRE (Setup_fdre_C_D)        0.118    16.165    CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.165    
                         arrival time                         -16.722    
  -------------------------------------------------------------------
                         slack                                 -0.558    

Slack (VIOLATED) :        -0.528ns  (required time - arrival time)
  Source:                 CPU/mw/ir/dff_loop[31].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_RQ/dff_loop[30].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.597ns  (logic 1.882ns (24.773%)  route 5.715ns (75.227%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.269ns = ( 16.731 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.995ns = ( 9.005 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.815     9.005    CPU/mw/ir/dff_loop[31].dff/nClock
    SLICE_X12Y157        FDRE                                         r  CPU/mw/ir/dff_loop[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.518     9.523 f  CPU/mw/ir/dff_loop[31].dff/q_reg/Q
                         net (fo=8, routed)           0.986    10.508    CPU/mw/ir/dff_loop[30].dff/q_i_6__48_2
    SLICE_X15Y157        LUT5 (Prop_lut5_I4_O)        0.124    10.632 r  CPU/mw/ir/dff_loop[30].dff/q_i_9__26/O
                         net (fo=40, routed)          0.596    11.228    CPU/mw/ir/dff_loop[28].dff/q_reg_33
    SLICE_X10Y156        LUT5 (Prop_lut5_I3_O)        0.124    11.352 r  CPU/mw/ir/dff_loop[28].dff/q_i_2__271/O
                         net (fo=1, routed)           0.501    11.854    CPU/pw/data_ready/q_reg_45
    SLICE_X15Y160        LUT6 (Prop_lut6_I5_O)        0.124    11.978 r  CPU/pw/data_ready/q_i_1__467/O
                         net (fo=20, routed)          0.743    12.721    CPU/xm/o/dff_loop[7].dff/q_reg_5
    SLICE_X18Y156        LUT5 (Prop_lut5_I2_O)        0.124    12.845 r  CPU/xm/o/dff_loop[7].dff/q_i_1__308/O
                         net (fo=16, routed)          0.614    13.459    CPU/xm/o/dff_loop[1].dff/q_i_2__146_0
    SLICE_X18Y157        LUT5 (Prop_lut5_I3_O)        0.124    13.583 f  CPU/xm/o/dff_loop[1].dff/q_i_3__73/O
                         net (fo=1, routed)           0.302    13.885    CPU/xm/o/dff_loop[1].dff/q_i_3__73_n_0
    SLICE_X18Y158        LUT6 (Prop_lut6_I0_O)        0.124    14.009 r  CPU/xm/o/dff_loop[1].dff/q_i_2__146/O
                         net (fo=3, routed)           0.452    14.461    CPU/dx/ir/dff_loop[17].dff/q_reg_135
    SLICE_X18Y157        LUT6 (Prop_lut6_I0_O)        0.124    14.585 r  CPU/dx/ir/dff_loop[17].dff/q_i_2__141/O
                         net (fo=3, routed)           0.455    15.040    CPU/dx/ir/dff_loop[17].dff/q_i_2__141_n_0
    SLICE_X18Y157        LUT6 (Prop_lut6_I5_O)        0.124    15.164 f  CPU/dx/ir/dff_loop[17].dff/q_i_2__140/O
                         net (fo=3, routed)           0.305    15.469    CPU/xm/o/dff_loop[24].dff/q_reg_3
    SLICE_X19Y158        LUT4 (Prop_lut4_I2_O)        0.124    15.593 r  CPU/xm/o/dff_loop[24].dff/q_i_2__313/O
                         net (fo=5, routed)           0.445    16.038    CPU/xm/o/dff_loop[26].dff/q_reg_5
    SLICE_X19Y157        LUT4 (Prop_lut4_I2_O)        0.124    16.162 r  CPU/xm/o/dff_loop[26].dff/q_i_2__312/O
                         net (fo=2, routed)           0.316    16.478    CPU/dx/ir/dff_loop[17].dff/q_reg_124
    SLICE_X20Y157        LUT6 (Prop_lut6_I2_O)        0.124    16.602 r  CPU/dx/ir/dff_loop[17].dff/q_i_1__125/O
                         net (fo=1, routed)           0.000    16.602    CPU/md/divider/r_RQ/dff_loop[30].dff/q_reg_2
    SLICE_X20Y157        FDRE                                         r  CPU/md/divider/r_RQ/dff_loop[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.681    16.731    CPU/md/divider/r_RQ/dff_loop[30].dff/clk_out1
    SLICE_X20Y157        FDRE                                         r  CPU/md/divider/r_RQ/dff_loop[30].dff/q_reg/C
                         clock pessimism             -0.579    16.152    
                         clock uncertainty           -0.108    16.045    
    SLICE_X20Y157        FDRE (Setup_fdre_C_D)        0.029    16.074    CPU/md/divider/r_RQ/dff_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.074    
                         arrival time                         -16.602    
  -------------------------------------------------------------------
                         slack                                 -0.528    

Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 CPU/xm/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.688ns  (logic 1.626ns (21.149%)  route 6.062ns (78.851%))
  Logic Levels:           9  (LUT3=1 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.264ns = ( 16.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.816     9.006    CPU/xm/ir/dff_loop[29].dff/nClock
    SLICE_X14Y154        FDRE                                         r  CPU/xm/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y154        FDRE (Prop_fdre_C_Q)         0.518     9.524 r  CPU/xm/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=11, routed)          0.967    10.491    CPU/xm/ir/dff_loop[30].dff/MemoryArray_reg_0
    SLICE_X8Y153         LUT5 (Prop_lut5_I3_O)        0.124    10.615 f  CPU/xm/ir/dff_loop[30].dff/q_i_11__14/O
                         net (fo=2, routed)           0.771    11.386    CPU/xm/ir/dff_loop[30].dff/q_i_11__14_n_0
    SLICE_X13Y153        LUT4 (Prop_lut4_I1_O)        0.124    11.510 f  CPU/xm/ir/dff_loop[30].dff/q_i_7__44/O
                         net (fo=4, routed)           0.760    12.270    CPU/xm/ir/dff_loop[26].dff/p_28_in
    SLICE_X11Y153        LUT6 (Prop_lut6_I4_O)        0.124    12.394 r  CPU/xm/ir/dff_loop[26].dff/q_i_4__120/O
                         net (fo=55, routed)          0.839    13.233    CPU/xm/ir/dff_loop[26].dff/ctrl_alu_b_0
    SLICE_X13Y152        LUT4 (Prop_lut4_I2_O)        0.124    13.357 r  CPU/xm/ir/dff_loop[26].dff/q_i_4__108/O
                         net (fo=2, routed)           0.622    13.979    CPU/dx/ir/dff_loop[14].dff/q_reg_114
    SLICE_X8Y151         LUT4 (Prop_lut4_I2_O)        0.124    14.103 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__192/O
                         net (fo=6, routed)           0.432    14.535    CPU/dx/ir/dff_loop[14].dff/alu_in_b[0]
    SLICE_X9Y150         LUT3 (Prop_lut3_I2_O)        0.124    14.659 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__302/O
                         net (fo=5, routed)           0.484    15.142    CPU/dx/ir/dff_loop[14].dff/q_i_2__302_n_0
    SLICE_X11Y152        LUT5 (Prop_lut5_I4_O)        0.124    15.266 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__301/O
                         net (fo=5, routed)           0.612    15.879    CPU/dx/ir/dff_loop[14].dff/q_i_2__301_n_0
    SLICE_X9Y152         LUT6 (Prop_lut6_I4_O)        0.124    16.003 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__87_comp_1/O
                         net (fo=3, routed)           0.575    16.578    CPU/dx/ir/dff_loop[14].dff/q_i_2__87_n_0
    SLICE_X8Y151         LUT5 (Prop_lut5_I3_O)        0.116    16.694 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__493/O
                         net (fo=1, routed)           0.000    16.694    CPU/md/divider/r_divisor/dff_loop[25].dff/wDiv_B[0]
    SLICE_X8Y151         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.686    16.736    CPU/md/divider/r_divisor/dff_loop[25].dff/clk_out1
    SLICE_X8Y151         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/C
                         clock pessimism             -0.579    16.157    
                         clock uncertainty           -0.108    16.050    
    SLICE_X8Y151         FDRE (Setup_fdre_C_D)        0.118    16.168    CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.168    
                         arrival time                         -16.694    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.523ns  (required time - arrival time)
  Source:                 CPU/mw/ir/dff_loop[31].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_RQ/dff_loop[29].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.594ns  (logic 1.882ns (24.783%)  route 5.712ns (75.217%))
  Logic Levels:           11  (LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.269ns = ( 16.731 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.995ns = ( 9.005 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.815     9.005    CPU/mw/ir/dff_loop[31].dff/nClock
    SLICE_X12Y157        FDRE                                         r  CPU/mw/ir/dff_loop[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.518     9.523 f  CPU/mw/ir/dff_loop[31].dff/q_reg/Q
                         net (fo=8, routed)           0.986    10.508    CPU/mw/ir/dff_loop[30].dff/q_i_6__48_2
    SLICE_X15Y157        LUT5 (Prop_lut5_I4_O)        0.124    10.632 r  CPU/mw/ir/dff_loop[30].dff/q_i_9__26/O
                         net (fo=40, routed)          0.596    11.228    CPU/mw/ir/dff_loop[28].dff/q_reg_33
    SLICE_X10Y156        LUT5 (Prop_lut5_I3_O)        0.124    11.352 r  CPU/mw/ir/dff_loop[28].dff/q_i_2__271/O
                         net (fo=1, routed)           0.501    11.854    CPU/pw/data_ready/q_reg_45
    SLICE_X15Y160        LUT6 (Prop_lut6_I5_O)        0.124    11.978 r  CPU/pw/data_ready/q_i_1__467/O
                         net (fo=20, routed)          0.743    12.721    CPU/xm/o/dff_loop[7].dff/q_reg_5
    SLICE_X18Y156        LUT5 (Prop_lut5_I2_O)        0.124    12.845 r  CPU/xm/o/dff_loop[7].dff/q_i_1__308/O
                         net (fo=16, routed)          0.614    13.459    CPU/xm/o/dff_loop[1].dff/q_i_2__146_0
    SLICE_X18Y157        LUT5 (Prop_lut5_I3_O)        0.124    13.583 f  CPU/xm/o/dff_loop[1].dff/q_i_3__73/O
                         net (fo=1, routed)           0.302    13.885    CPU/xm/o/dff_loop[1].dff/q_i_3__73_n_0
    SLICE_X18Y158        LUT6 (Prop_lut6_I0_O)        0.124    14.009 r  CPU/xm/o/dff_loop[1].dff/q_i_2__146/O
                         net (fo=3, routed)           0.452    14.461    CPU/dx/ir/dff_loop[17].dff/q_reg_135
    SLICE_X18Y157        LUT6 (Prop_lut6_I0_O)        0.124    14.585 r  CPU/dx/ir/dff_loop[17].dff/q_i_2__141/O
                         net (fo=3, routed)           0.455    15.040    CPU/dx/ir/dff_loop[17].dff/q_i_2__141_n_0
    SLICE_X18Y157        LUT6 (Prop_lut6_I5_O)        0.124    15.164 f  CPU/dx/ir/dff_loop[17].dff/q_i_2__140/O
                         net (fo=3, routed)           0.305    15.469    CPU/xm/o/dff_loop[24].dff/q_reg_3
    SLICE_X19Y158        LUT4 (Prop_lut4_I2_O)        0.124    15.593 r  CPU/xm/o/dff_loop[24].dff/q_i_2__313/O
                         net (fo=5, routed)           0.445    16.038    CPU/xm/o/dff_loop[26].dff/q_reg_5
    SLICE_X19Y157        LUT4 (Prop_lut4_I2_O)        0.124    16.162 r  CPU/xm/o/dff_loop[26].dff/q_i_2__312/O
                         net (fo=2, routed)           0.313    16.475    CPU/dx/ir/dff_loop[17].dff/q_reg_124
    SLICE_X20Y157        LUT6 (Prop_lut6_I1_O)        0.124    16.599 r  CPU/dx/ir/dff_loop[17].dff/q_i_1__126/O
                         net (fo=1, routed)           0.000    16.599    CPU/md/divider/r_RQ/dff_loop[29].dff/q_reg_1
    SLICE_X20Y157        FDRE                                         r  CPU/md/divider/r_RQ/dff_loop[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.681    16.731    CPU/md/divider/r_RQ/dff_loop[29].dff/clk_out1
    SLICE_X20Y157        FDRE                                         r  CPU/md/divider/r_RQ/dff_loop[29].dff/q_reg/C
                         clock pessimism             -0.579    16.152    
                         clock uncertainty           -0.108    16.045    
    SLICE_X20Y157        FDRE (Setup_fdre_C_D)        0.031    16.076    CPU/md/divider/r_RQ/dff_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                         -16.599    
  -------------------------------------------------------------------
                         slack                                 -0.523    

Slack (VIOLATED) :        -0.349ns  (required time - arrival time)
  Source:                 CPU/xm/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.423ns  (logic 1.634ns (22.011%)  route 5.789ns (77.989%))
  Logic Levels:           9  (LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.264ns = ( 16.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.816     9.006    CPU/xm/ir/dff_loop[29].dff/nClock
    SLICE_X14Y154        FDRE                                         r  CPU/xm/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y154        FDRE (Prop_fdre_C_Q)         0.518     9.524 r  CPU/xm/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=11, routed)          0.967    10.491    CPU/xm/ir/dff_loop[30].dff/MemoryArray_reg_0
    SLICE_X8Y153         LUT5 (Prop_lut5_I3_O)        0.124    10.615 f  CPU/xm/ir/dff_loop[30].dff/q_i_11__14/O
                         net (fo=2, routed)           0.771    11.386    CPU/xm/ir/dff_loop[30].dff/q_i_11__14_n_0
    SLICE_X13Y153        LUT4 (Prop_lut4_I1_O)        0.124    11.510 f  CPU/xm/ir/dff_loop[30].dff/q_i_7__44/O
                         net (fo=4, routed)           0.760    12.270    CPU/xm/ir/dff_loop[26].dff/p_28_in
    SLICE_X11Y153        LUT6 (Prop_lut6_I4_O)        0.124    12.394 r  CPU/xm/ir/dff_loop[26].dff/q_i_4__120/O
                         net (fo=55, routed)          0.839    13.233    CPU/xm/ir/dff_loop[26].dff/ctrl_alu_b_0
    SLICE_X13Y152        LUT4 (Prop_lut4_I2_O)        0.124    13.357 r  CPU/xm/ir/dff_loop[26].dff/q_i_4__108/O
                         net (fo=2, routed)           0.622    13.979    CPU/dx/ir/dff_loop[14].dff/q_reg_114
    SLICE_X8Y151         LUT4 (Prop_lut4_I2_O)        0.124    14.103 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__192/O
                         net (fo=6, routed)           0.432    14.535    CPU/dx/ir/dff_loop[14].dff/alu_in_b[0]
    SLICE_X9Y150         LUT3 (Prop_lut3_I2_O)        0.124    14.659 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__302/O
                         net (fo=5, routed)           0.484    15.142    CPU/dx/ir/dff_loop[14].dff/q_i_2__302_n_0
    SLICE_X11Y152        LUT5 (Prop_lut5_I4_O)        0.124    15.266 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__301/O
                         net (fo=5, routed)           0.612    15.879    CPU/dx/ir/dff_loop[14].dff/q_i_2__301_n_0
    SLICE_X9Y152         LUT6 (Prop_lut6_I4_O)        0.124    16.003 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__87_comp_1/O
                         net (fo=3, routed)           0.302    16.305    CPU/dx/ir/dff_loop[14].dff/q_i_2__87_n_0
    SLICE_X9Y151         LUT6 (Prop_lut6_I4_O)        0.124    16.429 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__88_comp/O
                         net (fo=1, routed)           0.000    16.429    CPU/md/divider/r_divisor/dff_loop[30].dff/wDiv_B[0]
    SLICE_X9Y151         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.686    16.736    CPU/md/divider/r_divisor/dff_loop[30].dff/clk_out1
    SLICE_X9Y151         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/C
                         clock pessimism             -0.579    16.157    
                         clock uncertainty           -0.108    16.050    
    SLICE_X9Y151         FDRE (Setup_fdre_C_D)        0.031    16.081    CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.081    
                         arrival time                         -16.429    
  -------------------------------------------------------------------
                         slack                                 -0.349    

Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 CPU/xm/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.357ns  (logic 1.510ns (20.526%)  route 5.847ns (79.474%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.264ns = ( 16.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.816     9.006    CPU/xm/ir/dff_loop[29].dff/nClock
    SLICE_X14Y154        FDRE                                         r  CPU/xm/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y154        FDRE (Prop_fdre_C_Q)         0.518     9.524 r  CPU/xm/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=11, routed)          0.967    10.491    CPU/xm/ir/dff_loop[30].dff/MemoryArray_reg_0
    SLICE_X8Y153         LUT5 (Prop_lut5_I3_O)        0.124    10.615 f  CPU/xm/ir/dff_loop[30].dff/q_i_11__14/O
                         net (fo=2, routed)           0.771    11.386    CPU/xm/ir/dff_loop[30].dff/q_i_11__14_n_0
    SLICE_X13Y153        LUT4 (Prop_lut4_I1_O)        0.124    11.510 f  CPU/xm/ir/dff_loop[30].dff/q_i_7__44/O
                         net (fo=4, routed)           0.760    12.270    CPU/xm/ir/dff_loop[26].dff/p_28_in
    SLICE_X11Y153        LUT6 (Prop_lut6_I4_O)        0.124    12.394 r  CPU/xm/ir/dff_loop[26].dff/q_i_4__120/O
                         net (fo=55, routed)          0.863    13.257    CPU/xm/ir/dff_loop[26].dff/ctrl_alu_b_0
    SLICE_X12Y152        LUT4 (Prop_lut4_I2_O)        0.124    13.381 r  CPU/xm/ir/dff_loop[26].dff/q_i_4__114/O
                         net (fo=1, routed)           0.500    13.881    CPU/dx/ir/dff_loop[6].dff/q_reg_10
    SLICE_X13Y152        LUT4 (Prop_lut4_I2_O)        0.124    14.005 r  CPU/dx/ir/dff_loop[6].dff/q_i_2__206/O
                         net (fo=11, routed)          0.910    14.915    CPU/dx/ir/dff_loop[14].dff/q_reg_44[0]
    SLICE_X13Y152        LUT6 (Prop_lut6_I3_O)        0.124    15.039 f  CPU/dx/ir/dff_loop[14].dff/q_i_2__300/O
                         net (fo=8, routed)           0.619    15.657    CPU/dx/ir/dff_loop[14].dff/q_i_2__300_n_0
    SLICE_X9Y152         LUT5 (Prop_lut5_I4_O)        0.124    15.781 r  CPU/dx/ir/dff_loop[14].dff/q_i_3__153/O
                         net (fo=6, routed)           0.457    16.238    CPU/dx/ir/dff_loop[14].dff/q_i_3__153_n_0
    SLICE_X9Y152         LUT6 (Prop_lut6_I2_O)        0.124    16.362 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__413/O
                         net (fo=1, routed)           0.000    16.362    CPU/md/divider/r_divisor/dff_loop[22].dff/wDiv_B[0]
    SLICE_X9Y152         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.686    16.736    CPU/md/divider/r_divisor/dff_loop[22].dff/clk_out1
    SLICE_X9Y152         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/C
                         clock pessimism             -0.579    16.157    
                         clock uncertainty           -0.108    16.050    
    SLICE_X9Y152         FDRE (Setup_fdre_C_D)        0.029    16.079    CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.079    
                         arrival time                         -16.362    
  -------------------------------------------------------------------
                         slack                                 -0.284    

Slack (VIOLATED) :        -0.238ns  (required time - arrival time)
  Source:                 CPU/xm/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[18].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.364ns  (logic 1.510ns (20.504%)  route 5.854ns (79.496%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -2.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.263ns = ( 16.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.816     9.006    CPU/xm/ir/dff_loop[29].dff/nClock
    SLICE_X14Y154        FDRE                                         r  CPU/xm/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y154        FDRE (Prop_fdre_C_Q)         0.518     9.524 r  CPU/xm/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=11, routed)          0.967    10.491    CPU/xm/ir/dff_loop[30].dff/MemoryArray_reg_0
    SLICE_X8Y153         LUT5 (Prop_lut5_I3_O)        0.124    10.615 f  CPU/xm/ir/dff_loop[30].dff/q_i_11__14/O
                         net (fo=2, routed)           0.771    11.386    CPU/xm/ir/dff_loop[30].dff/q_i_11__14_n_0
    SLICE_X13Y153        LUT4 (Prop_lut4_I1_O)        0.124    11.510 f  CPU/xm/ir/dff_loop[30].dff/q_i_7__44/O
                         net (fo=4, routed)           0.760    12.270    CPU/xm/ir/dff_loop[26].dff/p_28_in
    SLICE_X11Y153        LUT6 (Prop_lut6_I4_O)        0.124    12.394 r  CPU/xm/ir/dff_loop[26].dff/q_i_4__120/O
                         net (fo=55, routed)          0.863    13.257    CPU/xm/ir/dff_loop[26].dff/ctrl_alu_b_0
    SLICE_X12Y152        LUT4 (Prop_lut4_I2_O)        0.124    13.381 r  CPU/xm/ir/dff_loop[26].dff/q_i_4__114/O
                         net (fo=1, routed)           0.500    13.881    CPU/dx/ir/dff_loop[6].dff/q_reg_10
    SLICE_X13Y152        LUT4 (Prop_lut4_I2_O)        0.124    14.005 r  CPU/dx/ir/dff_loop[6].dff/q_i_2__206/O
                         net (fo=11, routed)          0.910    14.915    CPU/dx/ir/dff_loop[14].dff/q_reg_44[0]
    SLICE_X13Y152        LUT6 (Prop_lut6_I3_O)        0.124    15.039 f  CPU/dx/ir/dff_loop[14].dff/q_i_2__300/O
                         net (fo=8, routed)           0.619    15.657    CPU/dx/ir/dff_loop[14].dff/q_i_2__300_n_0
    SLICE_X9Y152         LUT5 (Prop_lut5_I4_O)        0.124    15.781 r  CPU/dx/ir/dff_loop[14].dff/q_i_3__153/O
                         net (fo=6, routed)           0.464    16.246    CPU/dx/ir/dff_loop[14].dff/q_i_3__153_n_0
    SLICE_X10Y152        LUT2 (Prop_lut2_I1_O)        0.124    16.370 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__89/O
                         net (fo=1, routed)           0.000    16.370    CPU/md/divider/r_divisor/dff_loop[18].dff/wDiv_B[0]
    SLICE_X10Y152        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[18].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.687    16.737    CPU/md/divider/r_divisor/dff_loop[18].dff/clk_out1
    SLICE_X10Y152        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[18].dff/q_reg/C
                         clock pessimism             -0.579    16.158    
                         clock uncertainty           -0.108    16.051    
    SLICE_X10Y152        FDRE (Setup_fdre_C_D)        0.081    16.132    CPU/md/divider/r_divisor/dff_loop[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                         16.132    
                         arrival time                         -16.370    
  -------------------------------------------------------------------
                         slack                                 -0.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[30].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.806%)  route 0.116ns (45.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns = ( 10.617 - 10.000 ) 
    Source Clock Delay      (SCD):    0.242ns = ( 10.242 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=487, routed)         0.647    10.242    CPU/fd/pc/dff_loop[30].dff/nClock
    SLICE_X25Y163        FDRE                                         r  CPU/fd/pc/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y163        FDRE (Prop_fdre_C_Q)         0.141    10.383 r  CPU/fd/pc/dff_loop[30].dff/q_reg/Q
                         net (fo=1, routed)           0.116    10.499    CPU/dx/pc/dff_loop[30].dff/q_reg_1
    SLICE_X22Y163        FDRE                                         r  CPU/dx/pc/dff_loop[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=487, routed)         0.923    10.617    CPU/dx/pc/dff_loop[30].dff/nClock
    SLICE_X22Y163        FDRE                                         r  CPU/dx/pc/dff_loop[30].dff/q_reg/C
                         clock pessimism             -0.337    10.280    
    SLICE_X22Y163        FDRE (Hold_fdre_C_D)         0.070    10.350    CPU/dx/pc/dff_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.350    
                         arrival time                          10.499    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[8].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[8].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.616ns = ( 10.616 - 10.000 ) 
    Source Clock Delay      (SCD):    0.243ns = ( 10.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=487, routed)         0.648    10.243    CPU/fd/pc/dff_loop[8].dff/nClock
    SLICE_X29Y160        FDRE                                         r  CPU/fd/pc/dff_loop[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y160        FDRE (Prop_fdre_C_Q)         0.141    10.384 r  CPU/fd/pc/dff_loop[8].dff/q_reg/Q
                         net (fo=1, routed)           0.117    10.501    CPU/dx/pc/dff_loop[8].dff/q_reg_2
    SLICE_X31Y160        FDRE                                         r  CPU/dx/pc/dff_loop[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=487, routed)         0.922    10.616    CPU/dx/pc/dff_loop[8].dff/nClock
    SLICE_X31Y160        FDRE                                         r  CPU/dx/pc/dff_loop[8].dff/q_reg/C
                         clock pessimism             -0.337    10.279    
    SLICE_X31Y160        FDRE (Hold_fdre_C_D)         0.072    10.351    CPU/dx/pc/dff_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.351    
                         arrival time                          10.501    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[21].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[21].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns = ( 10.617 - 10.000 ) 
    Source Clock Delay      (SCD):    0.244ns = ( 10.244 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=487, routed)         0.649    10.244    CPU/fd/pc/dff_loop[21].dff/nClock
    SLICE_X31Y158        FDRE                                         r  CPU/fd/pc/dff_loop[21].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y158        FDRE (Prop_fdre_C_Q)         0.141    10.385 r  CPU/fd/pc/dff_loop[21].dff/q_reg/Q
                         net (fo=1, routed)           0.100    10.485    CPU/dx/pc/dff_loop[21].dff/q_reg_1
    SLICE_X32Y157        FDRE                                         r  CPU/dx/pc/dff_loop[21].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=487, routed)         0.923    10.617    CPU/dx/pc/dff_loop[21].dff/nClock
    SLICE_X32Y157        FDRE                                         r  CPU/dx/pc/dff_loop[21].dff/q_reg/C
                         clock pessimism             -0.357    10.260    
    SLICE_X32Y157        FDRE (Hold_fdre_C_D)         0.070    10.330    CPU/dx/pc/dff_loop[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.330    
                         arrival time                          10.485    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[6].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[6].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.616ns = ( 10.616 - 10.000 ) 
    Source Clock Delay      (SCD):    0.243ns = ( 10.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=487, routed)         0.648    10.243    CPU/fd/pc/dff_loop[6].dff/nClock
    SLICE_X29Y160        FDRE                                         r  CPU/fd/pc/dff_loop[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y160        FDRE (Prop_fdre_C_Q)         0.141    10.384 r  CPU/fd/pc/dff_loop[6].dff/q_reg/Q
                         net (fo=1, routed)           0.117    10.501    CPU/dx/pc/dff_loop[6].dff/q_reg_0
    SLICE_X30Y160        FDRE                                         r  CPU/dx/pc/dff_loop[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=487, routed)         0.922    10.616    CPU/dx/pc/dff_loop[6].dff/nClock
    SLICE_X30Y160        FDRE                                         r  CPU/dx/pc/dff_loop[6].dff/q_reg/C
                         clock pessimism             -0.337    10.279    
    SLICE_X30Y160        FDRE (Hold_fdre_C_D)         0.063    10.342    CPU/dx/pc/dff_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.342    
                         arrival time                          10.501    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[20].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[20].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns = ( 10.617 - 10.000 ) 
    Source Clock Delay      (SCD):    0.243ns = ( 10.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=487, routed)         0.648    10.243    CPU/fd/pc/dff_loop[20].dff/nClock
    SLICE_X32Y160        FDRE                                         r  CPU/fd/pc/dff_loop[20].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y160        FDRE (Prop_fdre_C_Q)         0.141    10.384 r  CPU/fd/pc/dff_loop[20].dff/q_reg/Q
                         net (fo=1, routed)           0.112    10.496    CPU/dx/pc/dff_loop[20].dff/q_reg_2
    SLICE_X32Y159        FDRE                                         r  CPU/dx/pc/dff_loop[20].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=487, routed)         0.923    10.617    CPU/dx/pc/dff_loop[20].dff/nClock
    SLICE_X32Y159        FDRE                                         r  CPU/dx/pc/dff_loop[20].dff/q_reg/C
                         clock pessimism             -0.357    10.260    
    SLICE_X32Y159        FDRE (Hold_fdre_C_D)         0.066    10.326    CPU/dx/pc/dff_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.326    
                         arrival time                          10.496    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CPU/dx/pc/dff_loop[16].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm/pc/dff_loop[16].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.463%)  route 0.123ns (46.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 10.618 - 10.000 ) 
    Source Clock Delay      (SCD):    0.244ns = ( 10.244 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=487, routed)         0.649    10.244    CPU/dx/pc/dff_loop[16].dff/nClock
    SLICE_X28Y158        FDRE                                         r  CPU/dx/pc/dff_loop[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y158        FDRE (Prop_fdre_C_Q)         0.141    10.385 r  CPU/dx/pc/dff_loop[16].dff/q_reg/Q
                         net (fo=9, routed)           0.123    10.508    CPU/xm/pc/dff_loop[16].dff/dx_pc_out[0]
    SLICE_X28Y157        FDRE                                         r  CPU/xm/pc/dff_loop[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=487, routed)         0.924    10.618    CPU/xm/pc/dff_loop[16].dff/nClock
    SLICE_X28Y157        FDRE                                         r  CPU/xm/pc/dff_loop[16].dff/q_reg/C
                         clock pessimism             -0.358    10.260    
    SLICE_X28Y157        FDRE (Hold_fdre_C_D)         0.070    10.330    CPU/xm/pc/dff_loop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.330    
                         arrival time                          10.508    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 CPU/dx/pc/dff_loop[19].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm/pc/dff_loop[19].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.488%)  route 0.128ns (47.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.615ns = ( 10.615 - 10.000 ) 
    Source Clock Delay      (SCD):    0.243ns = ( 10.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=487, routed)         0.648    10.243    CPU/dx/pc/dff_loop[19].dff/nClock
    SLICE_X33Y160        FDRE                                         r  CPU/dx/pc/dff_loop[19].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y160        FDRE (Prop_fdre_C_Q)         0.141    10.384 r  CPU/dx/pc/dff_loop[19].dff/q_reg/Q
                         net (fo=7, routed)           0.128    10.512    CPU/xm/pc/dff_loop[19].dff/dx_pc_out[0]
    SLICE_X34Y160        FDRE                                         r  CPU/xm/pc/dff_loop[19].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=487, routed)         0.921    10.615    CPU/xm/pc/dff_loop[19].dff/nClock
    SLICE_X34Y160        FDRE                                         r  CPU/xm/pc/dff_loop[19].dff/q_reg/C
                         clock pessimism             -0.337    10.278    
    SLICE_X34Y160        FDRE (Hold_fdre_C_D)         0.052    10.330    CPU/xm/pc/dff_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.330    
                         arrival time                          10.512    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CPU/dx/pc/dff_loop[28].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm/pc/dff_loop[28].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.756%)  route 0.161ns (53.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns = ( 10.617 - 10.000 ) 
    Source Clock Delay      (SCD):    0.242ns = ( 10.242 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=487, routed)         0.647    10.242    CPU/dx/pc/dff_loop[28].dff/nClock
    SLICE_X25Y164        FDRE                                         r  CPU/dx/pc/dff_loop[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y164        FDRE (Prop_fdre_C_Q)         0.141    10.383 r  CPU/dx/pc/dff_loop[28].dff/q_reg/Q
                         net (fo=4, routed)           0.161    10.544    CPU/xm/pc/dff_loop[28].dff/dx_pc_out[0]
    SLICE_X20Y164        FDRE                                         r  CPU/xm/pc/dff_loop[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=487, routed)         0.923    10.617    CPU/xm/pc/dff_loop[28].dff/nClock
    SLICE_X20Y164        FDRE                                         r  CPU/xm/pc/dff_loop[28].dff/q_reg/C
                         clock pessimism             -0.337    10.280    
    SLICE_X20Y164        FDRE (Hold_fdre_C_D)         0.075    10.355    CPU/xm/pc/dff_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.355    
                         arrival time                          10.544    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CPU/md/divider/r_RQ/dff_loop[9].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_RQ/dff_loop[10].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.651    -0.710    CPU/md/divider/r_RQ/dff_loop[9].dff/clk_out1
    SLICE_X17Y151        FDRE                                         r  CPU/md/divider/r_RQ/dff_loop[9].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.141    -0.569 r  CPU/md/divider/r_RQ/dff_loop[9].dff/q_reg/Q
                         net (fo=5, routed)           0.110    -0.459    CPU/xm/o/dff_loop[10].dff/q_reg_12
    SLICE_X16Y151        LUT5 (Prop_lut5_I4_O)        0.045    -0.414 r  CPU/xm/o/dff_loop[10].dff/q_i_1__141/O
                         net (fo=1, routed)           0.000    -0.414    CPU/md/divider/r_RQ/dff_loop[10].dff/q_reg_2
    SLICE_X16Y151        FDRE                                         r  CPU/md/divider/r_RQ/dff_loop[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.927    -0.662    CPU/md/divider/r_RQ/dff_loop[10].dff/clk_out1
    SLICE_X16Y151        FDRE                                         r  CPU/md/divider/r_RQ/dff_loop[10].dff/q_reg/C
                         clock pessimism             -0.035    -0.697    
    SLICE_X16Y151        FDRE (Hold_fdre_C_D)         0.092    -0.605    CPU/md/divider/r_RQ/dff_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[16].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[16].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.609%)  route 0.120ns (48.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 10.618 - 10.000 ) 
    Source Clock Delay      (SCD):    0.244ns = ( 10.244 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=487, routed)         0.649    10.244    CPU/fd/pc/dff_loop[16].dff/nClock
    SLICE_X31Y158        FDRE                                         r  CPU/fd/pc/dff_loop[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y158        FDRE (Prop_fdre_C_Q)         0.128    10.372 r  CPU/fd/pc/dff_loop[16].dff/q_reg/Q
                         net (fo=1, routed)           0.120    10.492    CPU/dx/pc/dff_loop[16].dff/q_reg_3
    SLICE_X28Y158        FDRE                                         r  CPU/dx/pc/dff_loop[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=487, routed)         0.924    10.618    CPU/dx/pc/dff_loop[16].dff/nClock
    SLICE_X28Y158        FDRE                                         r  CPU/dx/pc/dff_loop[16].dff/q_reg/C
                         clock pessimism             -0.337    10.281    
    SLICE_X28Y158        FDRE (Hold_fdre_C_D)         0.016    10.297    CPU/dx/pc/dff_loop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.297    
                         arrival time                          10.492    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y30    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y29    ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y31    ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y32    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   q_reg_i_3/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y144    LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X18Y162   CPU/dx/a/dff_loop[0].dff/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y161   CPU/dx/a/dff_loop[10].dff/q_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y144    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y144    LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y162   CPU/dx/a/dff_loop[0].dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y162   CPU/dx/a/dff_loop[0].dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y161   CPU/dx/a/dff_loop[10].dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y161   CPU/dx/a/dff_loop[10].dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y162   CPU/dx/a/dff_loop[11].dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y162   CPU/dx/a/dff_loop[11].dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y162   CPU/dx/a/dff_loop[12].dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y162   CPU/dx/a/dff_loop[12].dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y144    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y144    LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y162   CPU/dx/a/dff_loop[0].dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y162   CPU/dx/a/dff_loop[0].dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y161   CPU/dx/a/dff_loop[10].dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y161   CPU/dx/a/dff_loop[10].dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y162   CPU/dx/a/dff_loop[11].dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y162   CPU/dx/a/dff_loop[11].dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y162   CPU/dx/a/dff_loop[12].dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y162   CPU/dx/a/dff_loop[12].dff/q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.370ns  (required time - arrival time)
  Source:                 pixCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.795ns (46.416%)  route 0.918ns (53.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 13.361 - 10.000 ) 
    Source Clock Delay      (SCD):    3.776ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.294     3.776    clk_100mhz_IBUF
    SLICE_X42Y140        FDRE                                         r  pixCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.478     4.254 r  pixCounter_reg[1]/Q
                         net (fo=21, routed)          0.918     5.171    clk25
    SLICE_X42Y140        LUT2 (Prop_lut2_I1_O)        0.317     5.488 r  pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.488    p_0_in[1]
    SLICE_X42Y140        FDRE                                         r  pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.950    13.361    clk_100mhz_IBUF
    SLICE_X42Y140        FDRE                                         r  pixCounter_reg[1]/C
                         clock pessimism              0.415    13.776    
                         clock uncertainty           -0.035    13.740    
    SLICE_X42Y140        FDRE (Setup_fdre_C_D)        0.118    13.858    pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  8.370    

Slack (MET) :             8.879ns  (required time - arrival time)
  Source:                 pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.642ns (55.197%)  route 0.521ns (44.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 13.361 - 10.000 ) 
    Source Clock Delay      (SCD):    3.776ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.294     3.776    clk_100mhz_IBUF
    SLICE_X42Y140        FDRE                                         r  pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.518     4.294 f  pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.521     4.815    pixCounter_reg_n_0_[0]
    SLICE_X42Y140        LUT1 (Prop_lut1_I0_O)        0.124     4.939 r  pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.939    p_0_in[0]
    SLICE_X42Y140        FDRE                                         r  pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.950    13.361    clk_100mhz_IBUF
    SLICE_X42Y140        FDRE                                         r  pixCounter_reg[0]/C
                         clock pessimism              0.415    13.776    
                         clock uncertainty           -0.035    13.740    
    SLICE_X42Y140        FDRE (Setup_fdre_C_D)        0.077    13.817    pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  8.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.923     1.172    clk_100mhz_IBUF
    SLICE_X42Y140        FDRE                                         r  pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.164     1.336 r  pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.163     1.500    pixCounter_reg_n_0_[0]
    SLICE_X42Y140        LUT2 (Prop_lut2_I0_O)        0.043     1.543 r  pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.543    p_0_in[1]
    SLICE_X42Y140        FDRE                                         r  pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.085     1.522    clk_100mhz_IBUF
    SLICE_X42Y140        FDRE                                         r  pixCounter_reg[1]/C
                         clock pessimism             -0.350     1.172    
    SLICE_X42Y140        FDRE (Hold_fdre_C_D)         0.131     1.303    pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.923     1.172    clk_100mhz_IBUF
    SLICE_X42Y140        FDRE                                         r  pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.164     1.336 f  pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.163     1.500    pixCounter_reg_n_0_[0]
    SLICE_X42Y140        LUT1 (Prop_lut1_I0_O)        0.045     1.545 r  pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.545    p_0_in[0]
    SLICE_X42Y140        FDRE                                         r  pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.085     1.522    clk_100mhz_IBUF
    SLICE_X42Y140        FDRE                                         r  pixCounter_reg[0]/C
                         clock pessimism             -0.350     1.172    
    SLICE_X42Y140        FDRE (Hold_fdre_C_D)         0.120     1.292    pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y140  pixCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y140  pixCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y140  pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y140  pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y140  pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y140  pixCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y140  pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y140  pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y140  pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y140  pixCounter_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t0/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.020ns  (logic 1.086ns (21.631%)  route 3.934ns (78.369%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.271ns = ( 16.729 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.816     9.006    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X10Y156        FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDRE (Prop_fdre_C_Q)         0.518     9.524 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=43, routed)          1.624    11.147    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X23Y159        LUT5 (Prop_lut5_I0_O)        0.124    11.271 f  CPU/dx/ir/dff_loop[30].dff/q_i_3__106/O
                         net (fo=4, routed)           0.413    11.684    CPU/dx/ir/dff_loop[6].dff/q_reg_6
    SLICE_X23Y159        LUT5 (Prop_lut5_I2_O)        0.118    11.802 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__368/O
                         net (fo=105, routed)         0.792    12.595    CPU/dx/ir/dff_loop[6].dff/q_reg_1
    SLICE_X21Y160        LUT2 (Prop_lut2_I0_O)        0.326    12.921 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__279/O
                         net (fo=13, routed)          1.106    14.026    CPU/md/count/t0/dff/p_27_in
    SLICE_X19Y161        FDCE                                         f  CPU/md/count/t0/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.679    16.729    CPU/md/count/t0/dff/clk_out1
    SLICE_X19Y161        FDCE                                         r  CPU/md/count/t0/dff/q_reg/C
                         clock pessimism             -0.579    16.150    
                         clock uncertainty           -0.108    16.043    
    SLICE_X19Y161        FDCE (Recov_fdce_C_CLR)     -0.405    15.638    CPU/md/count/t0/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.638    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t1/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        4.842ns  (logic 1.086ns (22.430%)  route 3.756ns (77.570%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.269ns = ( 16.731 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.816     9.006    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X10Y156        FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDRE (Prop_fdre_C_Q)         0.518     9.524 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=43, routed)          1.624    11.147    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X23Y159        LUT5 (Prop_lut5_I0_O)        0.124    11.271 f  CPU/dx/ir/dff_loop[30].dff/q_i_3__106/O
                         net (fo=4, routed)           0.413    11.684    CPU/dx/ir/dff_loop[6].dff/q_reg_6
    SLICE_X23Y159        LUT5 (Prop_lut5_I2_O)        0.118    11.802 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__368/O
                         net (fo=105, routed)         0.792    12.595    CPU/dx/ir/dff_loop[6].dff/q_reg_1
    SLICE_X21Y160        LUT2 (Prop_lut2_I0_O)        0.326    12.921 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__279/O
                         net (fo=13, routed)          0.927    13.847    CPU/md/count/t1/dff/p_27_in
    SLICE_X12Y162        FDCE                                         f  CPU/md/count/t1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.681    16.731    CPU/md/count/t1/dff/clk_out1
    SLICE_X12Y162        FDCE                                         r  CPU/md/count/t1/dff/q_reg/C
                         clock pessimism             -0.579    16.152    
                         clock uncertainty           -0.108    16.045    
    SLICE_X12Y162        FDCE (Recov_fdce_C_CLR)     -0.319    15.726    CPU/md/count/t1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.726    
                         arrival time                         -13.847    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t2/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        4.842ns  (logic 1.086ns (22.430%)  route 3.756ns (77.570%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.269ns = ( 16.731 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.816     9.006    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X10Y156        FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDRE (Prop_fdre_C_Q)         0.518     9.524 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=43, routed)          1.624    11.147    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X23Y159        LUT5 (Prop_lut5_I0_O)        0.124    11.271 f  CPU/dx/ir/dff_loop[30].dff/q_i_3__106/O
                         net (fo=4, routed)           0.413    11.684    CPU/dx/ir/dff_loop[6].dff/q_reg_6
    SLICE_X23Y159        LUT5 (Prop_lut5_I2_O)        0.118    11.802 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__368/O
                         net (fo=105, routed)         0.792    12.595    CPU/dx/ir/dff_loop[6].dff/q_reg_1
    SLICE_X21Y160        LUT2 (Prop_lut2_I0_O)        0.326    12.921 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__279/O
                         net (fo=13, routed)          0.927    13.847    CPU/md/count/t2/dff/p_27_in
    SLICE_X12Y162        FDCE                                         f  CPU/md/count/t2/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.681    16.731    CPU/md/count/t2/dff/clk_out1
    SLICE_X12Y162        FDCE                                         r  CPU/md/count/t2/dff/q_reg/C
                         clock pessimism             -0.579    16.152    
                         clock uncertainty           -0.108    16.045    
    SLICE_X12Y162        FDCE (Recov_fdce_C_CLR)     -0.319    15.726    CPU/md/count/t2/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.726    
                         arrival time                         -13.847    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t3/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        4.842ns  (logic 1.086ns (22.430%)  route 3.756ns (77.570%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.269ns = ( 16.731 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.816     9.006    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X10Y156        FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDRE (Prop_fdre_C_Q)         0.518     9.524 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=43, routed)          1.624    11.147    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X23Y159        LUT5 (Prop_lut5_I0_O)        0.124    11.271 f  CPU/dx/ir/dff_loop[30].dff/q_i_3__106/O
                         net (fo=4, routed)           0.413    11.684    CPU/dx/ir/dff_loop[6].dff/q_reg_6
    SLICE_X23Y159        LUT5 (Prop_lut5_I2_O)        0.118    11.802 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__368/O
                         net (fo=105, routed)         0.792    12.595    CPU/dx/ir/dff_loop[6].dff/q_reg_1
    SLICE_X21Y160        LUT2 (Prop_lut2_I0_O)        0.326    12.921 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__279/O
                         net (fo=13, routed)          0.927    13.847    CPU/md/count/t3/dff/p_27_in
    SLICE_X12Y162        FDCE                                         f  CPU/md/count/t3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.681    16.731    CPU/md/count/t3/dff/clk_out1
    SLICE_X12Y162        FDCE                                         r  CPU/md/count/t3/dff/q_reg/C
                         clock pessimism             -0.579    16.152    
                         clock uncertainty           -0.108    16.045    
    SLICE_X12Y162        FDCE (Recov_fdce_C_CLR)     -0.319    15.726    CPU/md/count/t3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.726    
                         arrival time                         -13.847    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t4/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        4.676ns  (logic 1.086ns (23.227%)  route 3.590ns (76.773%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.270ns = ( 16.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.816     9.006    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X10Y156        FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDRE (Prop_fdre_C_Q)         0.518     9.524 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=43, routed)          1.624    11.147    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X23Y159        LUT5 (Prop_lut5_I0_O)        0.124    11.271 f  CPU/dx/ir/dff_loop[30].dff/q_i_3__106/O
                         net (fo=4, routed)           0.413    11.684    CPU/dx/ir/dff_loop[6].dff/q_reg_6
    SLICE_X23Y159        LUT5 (Prop_lut5_I2_O)        0.118    11.802 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__368/O
                         net (fo=105, routed)         0.792    12.595    CPU/dx/ir/dff_loop[6].dff/q_reg_1
    SLICE_X21Y160        LUT2 (Prop_lut2_I0_O)        0.326    12.921 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__279/O
                         net (fo=13, routed)          0.761    13.681    CPU/md/count/t4/dff/p_27_in
    SLICE_X15Y163        FDCE                                         f  CPU/md/count/t4/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.680    16.730    CPU/md/count/t4/dff/clk_out1
    SLICE_X15Y163        FDCE                                         r  CPU/md/count/t4/dff/q_reg/C
                         clock pessimism             -0.579    16.151    
                         clock uncertainty           -0.108    16.044    
    SLICE_X15Y163        FDCE (Recov_fdce_C_CLR)     -0.405    15.639    CPU/md/count/t4/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -13.681    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t5/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        4.676ns  (logic 1.086ns (23.227%)  route 3.590ns (76.773%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.270ns = ( 16.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.816     9.006    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X10Y156        FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDRE (Prop_fdre_C_Q)         0.518     9.524 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=43, routed)          1.624    11.147    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X23Y159        LUT5 (Prop_lut5_I0_O)        0.124    11.271 f  CPU/dx/ir/dff_loop[30].dff/q_i_3__106/O
                         net (fo=4, routed)           0.413    11.684    CPU/dx/ir/dff_loop[6].dff/q_reg_6
    SLICE_X23Y159        LUT5 (Prop_lut5_I2_O)        0.118    11.802 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__368/O
                         net (fo=105, routed)         0.792    12.595    CPU/dx/ir/dff_loop[6].dff/q_reg_1
    SLICE_X21Y160        LUT2 (Prop_lut2_I0_O)        0.326    12.921 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__279/O
                         net (fo=13, routed)          0.761    13.681    CPU/md/count/t5/dff/p_27_in
    SLICE_X15Y163        FDCE                                         f  CPU/md/count/t5/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.680    16.730    CPU/md/count/t5/dff/clk_out1
    SLICE_X15Y163        FDCE                                         r  CPU/md/count/t5/dff/q_reg/C
                         clock pessimism             -0.579    16.151    
                         clock uncertainty           -0.108    16.044    
    SLICE_X15Y163        FDCE (Recov_fdce_C_CLR)     -0.405    15.639    CPU/md/count/t5/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -13.681    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/mult_enable/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        4.441ns  (logic 1.111ns (25.019%)  route 3.330ns (74.981%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.272ns = ( 16.728 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.816     9.006    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X10Y156        FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDRE (Prop_fdre_C_Q)         0.518     9.524 f  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=43, routed)          1.624    11.147    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X23Y159        LUT5 (Prop_lut5_I0_O)        0.124    11.271 r  CPU/dx/ir/dff_loop[30].dff/q_i_3__106/O
                         net (fo=4, routed)           0.413    11.684    CPU/dx/ir/dff_loop[6].dff/q_reg_6
    SLICE_X23Y159        LUT5 (Prop_lut5_I2_O)        0.118    11.802 r  CPU/dx/ir/dff_loop[6].dff/q_i_1__368/O
                         net (fo=105, routed)         0.807    12.609    CPU/pw/ir/dff_loop[4].dff/q_reg_4
    SLICE_X20Y161        LUT4 (Prop_lut4_I2_O)        0.351    12.960 f  CPU/pw/ir/dff_loop[4].dff/q_i_1__123/O
                         net (fo=1, routed)           0.486    13.446    CPU/md/mult_enable/clr01_out
    SLICE_X20Y162        FDCE                                         f  CPU/md/mult_enable/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.678    16.728    CPU/md/mult_enable/clk_out1
    SLICE_X20Y162        FDCE                                         r  CPU/md/mult_enable/q_reg/C
                         clock pessimism             -0.579    16.149    
                         clock uncertainty           -0.108    16.042    
    SLICE_X20Y162        FDCE (Recov_fdce_C_CLR)     -0.613    15.429    CPU/md/mult_enable/q_reg
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/div_enable/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        4.471ns  (logic 1.086ns (24.292%)  route 3.385ns (75.708%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.271ns = ( 16.729 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.816     9.006    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X10Y156        FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDRE (Prop_fdre_C_Q)         0.518     9.524 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=43, routed)          1.624    11.147    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X23Y159        LUT5 (Prop_lut5_I0_O)        0.124    11.271 f  CPU/dx/ir/dff_loop[30].dff/q_i_3__106/O
                         net (fo=4, routed)           0.413    11.684    CPU/dx/ir/dff_loop[6].dff/q_reg_6
    SLICE_X23Y159        LUT5 (Prop_lut5_I2_O)        0.118    11.802 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__368/O
                         net (fo=105, routed)         0.807    12.609    CPU/pw/ir/dff_loop[4].dff/q_reg_4
    SLICE_X20Y161        LUT4 (Prop_lut4_I2_O)        0.326    12.935 f  CPU/pw/ir/dff_loop[4].dff/q_i_1__120/O
                         net (fo=1, routed)           0.541    13.476    CPU/md/div_enable/clr0
    SLICE_X18Y161        FDCE                                         f  CPU/md/div_enable/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.679    16.729    CPU/md/div_enable/clk_out1
    SLICE_X18Y161        FDCE                                         r  CPU/md/div_enable/q_reg/C
                         clock pessimism             -0.579    16.150    
                         clock uncertainty           -0.108    16.043    
    SLICE_X18Y161        FDCE (Recov_fdce_C_CLR)     -0.405    15.638    CPU/md/div_enable/q_reg
  -------------------------------------------------------------------
                         required time                         15.638    
                         arrival time                         -13.476    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             9.248ns  (required time - arrival time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[15].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.175ns (14.836%)  route 1.005ns (85.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.248ns = ( 10.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.228ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.921    -0.668    CPU/pw/r/clk_out1
    SLICE_X20Y163        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163        FDRE (Prop_fdre_C_Q)         0.175    -0.493 f  CPU/pw/r/q_reg/Q
                         net (fo=41, routed)          1.005     0.511    CPU/pw/p/dff_loop[15].dff/q_reg_0
    SLICE_X15Y155        FDCE                                         f  CPU/pw/p/dff_loop[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=487, routed)         0.653    10.248    CPU/pw/p/dff_loop[15].dff/nClock
    SLICE_X15Y155        FDCE                                         r  CPU/pw/p/dff_loop[15].dff/q_reg/C
                         clock pessimism             -0.228    10.020    
                         clock uncertainty           -0.108     9.912    
    SLICE_X15Y155        FDCE (Recov_fdce_C_CLR)     -0.153     9.759    CPU/pw/p/dff_loop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                          9.759    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  9.248    

Slack (MET) :             9.296ns  (required time - arrival time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[1].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.175ns (14.836%)  route 1.005ns (85.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.248ns = ( 10.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.228ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.921    -0.668    CPU/pw/r/clk_out1
    SLICE_X20Y163        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163        FDRE (Prop_fdre_C_Q)         0.175    -0.493 f  CPU/pw/r/q_reg/Q
                         net (fo=41, routed)          1.005     0.511    CPU/pw/p/dff_loop[1].dff/q_reg_0
    SLICE_X14Y155        FDCE                                         f  CPU/pw/p/dff_loop[1].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=487, routed)         0.653    10.248    CPU/pw/p/dff_loop[1].dff/nClock
    SLICE_X14Y155        FDCE                                         r  CPU/pw/p/dff_loop[1].dff/q_reg/C
                         clock pessimism             -0.228    10.020    
                         clock uncertainty           -0.108     9.912    
    SLICE_X14Y155        FDCE (Recov_fdce_C_CLR)     -0.105     9.807    CPU/pw/p/dff_loop[1].dff/q_reg
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  9.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.100ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[26].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.851ns  (logic 0.367ns (43.124%)  route 0.484ns (56.876%))
  Logic Levels:           0  
  Clock Path Skew:        2.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 9.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.273ns = ( 16.727 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.677    16.727    CPU/pw/r/clk_out1
    SLICE_X20Y163        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163        FDRE (Prop_fdre_C_Q)         0.367    17.094 f  CPU/pw/r/q_reg/Q
                         net (fo=41, routed)          0.484    17.578    CPU/pw/p/dff_loop[26].dff/q_reg_0
    SLICE_X16Y163        FDCE                                         f  CPU/pw/p/dff_loop[26].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.810     9.000    CPU/pw/p/dff_loop[26].dff/nClock
    SLICE_X16Y163        FDCE                                         r  CPU/pw/p/dff_loop[26].dff/q_reg/C
                         clock pessimism              0.579     9.579    
                         clock uncertainty            0.108     9.686    
    SLICE_X16Y163        FDCE (Remov_fdce_C_CLR)     -0.208     9.478    CPU/pw/p/dff_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.478    
                         arrival time                          17.578    
  -------------------------------------------------------------------
                         slack                                  8.100    

Slack (MET) :             8.217ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[27].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.968ns  (logic 0.367ns (37.895%)  route 0.601ns (62.105%))
  Logic Levels:           0  
  Clock Path Skew:        2.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 9.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.273ns = ( 16.727 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.677    16.727    CPU/pw/r/clk_out1
    SLICE_X20Y163        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163        FDRE (Prop_fdre_C_Q)         0.367    17.094 f  CPU/pw/r/q_reg/Q
                         net (fo=41, routed)          0.601    17.696    CPU/pw/p/dff_loop[27].dff/q_reg_0
    SLICE_X19Y163        FDCE                                         f  CPU/pw/p/dff_loop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.810     9.000    CPU/pw/p/dff_loop[27].dff/nClock
    SLICE_X19Y163        FDCE                                         r  CPU/pw/p/dff_loop[27].dff/q_reg/C
                         clock pessimism              0.579     9.579    
                         clock uncertainty            0.108     9.686    
    SLICE_X19Y163        FDCE (Remov_fdce_C_CLR)     -0.208     9.478    CPU/pw/p/dff_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.478    
                         arrival time                          17.696    
  -------------------------------------------------------------------
                         slack                                  8.217    

Slack (MET) :             8.217ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[28].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.968ns  (logic 0.367ns (37.895%)  route 0.601ns (62.105%))
  Logic Levels:           0  
  Clock Path Skew:        2.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 9.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.273ns = ( 16.727 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.677    16.727    CPU/pw/r/clk_out1
    SLICE_X20Y163        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163        FDRE (Prop_fdre_C_Q)         0.367    17.094 f  CPU/pw/r/q_reg/Q
                         net (fo=41, routed)          0.601    17.696    CPU/pw/p/dff_loop[28].dff/q_reg_0
    SLICE_X19Y163        FDCE                                         f  CPU/pw/p/dff_loop[28].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.810     9.000    CPU/pw/p/dff_loop[28].dff/nClock
    SLICE_X19Y163        FDCE                                         r  CPU/pw/p/dff_loop[28].dff/q_reg/C
                         clock pessimism              0.579     9.579    
                         clock uncertainty            0.108     9.686    
    SLICE_X19Y163        FDCE (Remov_fdce_C_CLR)     -0.208     9.478    CPU/pw/p/dff_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.478    
                         arrival time                          17.696    
  -------------------------------------------------------------------
                         slack                                  8.217    

Slack (MET) :             8.235ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.989ns  (logic 0.367ns (37.126%)  route 0.622ns (62.874%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 9.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.273ns = ( 16.727 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.677    16.727    CPU/pw/r/clk_out1
    SLICE_X20Y163        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163        FDRE (Prop_fdre_C_Q)         0.367    17.094 f  CPU/pw/r/q_reg/Q
                         net (fo=41, routed)          0.622    17.716    CPU/pw/ir/dff_loop[22].dff/q_reg_2
    SLICE_X20Y159        FDCE                                         f  CPU/pw/ir/dff_loop[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.812     9.002    CPU/pw/ir/dff_loop[22].dff/nClock
    SLICE_X20Y159        FDCE                                         r  CPU/pw/ir/dff_loop[22].dff/q_reg/C
                         clock pessimism              0.579     9.581    
                         clock uncertainty            0.108     9.688    
    SLICE_X20Y159        FDCE (Remov_fdce_C_CLR)     -0.208     9.480    CPU/pw/ir/dff_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.480    
                         arrival time                          17.716    
  -------------------------------------------------------------------
                         slack                                  8.235    

Slack (MET) :             8.238ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[10].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.046ns  (logic 0.367ns (35.084%)  route 0.679ns (64.916%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 9.004 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.273ns = ( 16.727 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.677    16.727    CPU/pw/r/clk_out1
    SLICE_X20Y163        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163        FDRE (Prop_fdre_C_Q)         0.367    17.094 f  CPU/pw/r/q_reg/Q
                         net (fo=41, routed)          0.679    17.773    CPU/pw/p/dff_loop[10].dff/q_reg_0
    SLICE_X10Y159        FDCE                                         f  CPU/pw/p/dff_loop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.814     9.004    CPU/pw/p/dff_loop[10].dff/nClock
    SLICE_X10Y159        FDCE                                         r  CPU/pw/p/dff_loop[10].dff/q_reg/C
                         clock pessimism              0.579     9.583    
                         clock uncertainty            0.108     9.690    
    SLICE_X10Y159        FDCE (Remov_fdce_C_CLR)     -0.155     9.535    CPU/pw/p/dff_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.535    
                         arrival time                          17.773    
  -------------------------------------------------------------------
                         slack                                  8.238    

Slack (MET) :             8.238ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[16].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.046ns  (logic 0.367ns (35.084%)  route 0.679ns (64.916%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 9.004 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.273ns = ( 16.727 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.677    16.727    CPU/pw/r/clk_out1
    SLICE_X20Y163        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163        FDRE (Prop_fdre_C_Q)         0.367    17.094 f  CPU/pw/r/q_reg/Q
                         net (fo=41, routed)          0.679    17.773    CPU/pw/p/dff_loop[16].dff/q_reg_0
    SLICE_X10Y159        FDCE                                         f  CPU/pw/p/dff_loop[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.814     9.004    CPU/pw/p/dff_loop[16].dff/nClock
    SLICE_X10Y159        FDCE                                         r  CPU/pw/p/dff_loop[16].dff/q_reg/C
                         clock pessimism              0.579     9.583    
                         clock uncertainty            0.108     9.690    
    SLICE_X10Y159        FDCE (Remov_fdce_C_CLR)     -0.155     9.535    CPU/pw/p/dff_loop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.535    
                         arrival time                          17.773    
  -------------------------------------------------------------------
                         slack                                  8.238    

Slack (MET) :             8.238ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.046ns  (logic 0.367ns (35.084%)  route 0.679ns (64.916%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 9.004 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.273ns = ( 16.727 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.677    16.727    CPU/pw/r/clk_out1
    SLICE_X20Y163        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163        FDRE (Prop_fdre_C_Q)         0.367    17.094 f  CPU/pw/r/q_reg/Q
                         net (fo=41, routed)          0.679    17.773    CPU/pw/p/dff_loop[6].dff/q_reg_0
    SLICE_X10Y159        FDCE                                         f  CPU/pw/p/dff_loop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.814     9.004    CPU/pw/p/dff_loop[6].dff/nClock
    SLICE_X10Y159        FDCE                                         r  CPU/pw/p/dff_loop[6].dff/q_reg/C
                         clock pessimism              0.579     9.583    
                         clock uncertainty            0.108     9.690    
    SLICE_X10Y159        FDCE (Remov_fdce_C_CLR)     -0.155     9.535    CPU/pw/p/dff_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.535    
                         arrival time                          17.773    
  -------------------------------------------------------------------
                         slack                                  8.238    

Slack (MET) :             8.467ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[23].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.221ns  (logic 0.367ns (30.066%)  route 0.854ns (69.934%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 9.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.273ns = ( 16.727 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.677    16.727    CPU/pw/r/clk_out1
    SLICE_X20Y163        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163        FDRE (Prop_fdre_C_Q)         0.367    17.094 f  CPU/pw/r/q_reg/Q
                         net (fo=41, routed)          0.854    17.948    CPU/pw/ir/dff_loop[23].dff/q_reg_2
    SLICE_X21Y160        FDCE                                         f  CPU/pw/ir/dff_loop[23].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.812     9.002    CPU/pw/ir/dff_loop[23].dff/nClock
    SLICE_X21Y160        FDCE                                         r  CPU/pw/ir/dff_loop[23].dff/q_reg/C
                         clock pessimism              0.579     9.581    
                         clock uncertainty            0.108     9.688    
    SLICE_X21Y160        FDCE (Remov_fdce_C_CLR)     -0.208     9.480    CPU/pw/ir/dff_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.480    
                         arrival time                          17.948    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[24].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.221ns  (logic 0.367ns (30.066%)  route 0.854ns (69.934%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 9.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.273ns = ( 16.727 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.677    16.727    CPU/pw/r/clk_out1
    SLICE_X20Y163        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163        FDRE (Prop_fdre_C_Q)         0.367    17.094 f  CPU/pw/r/q_reg/Q
                         net (fo=41, routed)          0.854    17.948    CPU/pw/ir/dff_loop[24].dff/q_reg_2
    SLICE_X21Y160        FDCE                                         f  CPU/pw/ir/dff_loop[24].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.812     9.002    CPU/pw/ir/dff_loop[24].dff/nClock
    SLICE_X21Y160        FDCE                                         r  CPU/pw/ir/dff_loop[24].dff/q_reg/C
                         clock pessimism              0.579     9.581    
                         clock uncertainty            0.108     9.688    
    SLICE_X21Y160        FDCE (Remov_fdce_C_CLR)     -0.208     9.480    CPU/pw/ir/dff_loop[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.480    
                         arrival time                          17.948    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[25].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.221ns  (logic 0.367ns (30.066%)  route 0.854ns (69.934%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 9.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.273ns = ( 16.727 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.677    16.727    CPU/pw/r/clk_out1
    SLICE_X20Y163        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163        FDRE (Prop_fdre_C_Q)         0.367    17.094 f  CPU/pw/r/q_reg/Q
                         net (fo=41, routed)          0.854    17.948    CPU/pw/ir/dff_loop[25].dff/q_reg_2
    SLICE_X21Y160        FDCE                                         f  CPU/pw/ir/dff_loop[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=708, routed)         1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=487, routed)         1.812     9.002    CPU/pw/ir/dff_loop[25].dff/nClock
    SLICE_X21Y160        FDCE                                         r  CPU/pw/ir/dff_loop[25].dff/q_reg/C
                         clock pessimism              0.579     9.581    
                         clock uncertainty            0.108     9.688    
    SLICE_X21Y160        FDCE (Remov_fdce_C_CLR)     -0.208     9.480    CPU/pw/ir/dff_loop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.480    
                         arrival time                          17.948    
  -------------------------------------------------------------------
                         slack                                  8.467    





