[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir/Test7/Exercise1_Lab7.lo.fir"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Exercise1_Lab7|Exercise1_Lab7>io_in_1_ready",
    "sources":[
      "~Exercise1_Lab7|Exercise1_Lab7>io_out_ready",
      "~Exercise1_Lab7|Exercise1_Lab7>io_in_0_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Exercise1_Lab7|Exercise1_Lab7>io_in_2_ready",
    "sources":[
      "~Exercise1_Lab7|Exercise1_Lab7>io_out_ready",
      "~Exercise1_Lab7|Exercise1_Lab7>io_in_0_valid",
      "~Exercise1_Lab7|Exercise1_Lab7>io_in_1_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Exercise1_Lab7|Exercise1_Lab7>io_out_valid",
    "sources":[
      "~Exercise1_Lab7|Exercise1_Lab7>io_in_2_valid",
      "~Exercise1_Lab7|Exercise1_Lab7>io_in_0_valid",
      "~Exercise1_Lab7|Exercise1_Lab7>io_in_1_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Exercise1_Lab7|Exercise1_Lab7>io_in_0_ready",
    "sources":[
      "~Exercise1_Lab7|Exercise1_Lab7>io_out_ready"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Exercise1_Lab7|Exercise1_Lab7>io_out_bits",
    "sources":[
      "~Exercise1_Lab7|Exercise1_Lab7>io_in_0_valid",
      "~Exercise1_Lab7|Exercise1_Lab7>io_in_0_bits",
      "~Exercise1_Lab7|Exercise1_Lab7>io_in_1_valid",
      "~Exercise1_Lab7|Exercise1_Lab7>io_in_1_bits",
      "~Exercise1_Lab7|Exercise1_Lab7>io_in_2_bits"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/Test7"
  }
]