{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1719@lamipc54.epfl.ch " "Can't contact license server \"1719@lamipc54.epfl.ch\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1591821461967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591821461979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591821461980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 10 22:37:21 2020 " "Processing started: Wed Jun 10 22:37:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591821461980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821461980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821461981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591821463027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591821463027 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "main_system.qsys " "Elaborating Platform Designer system entity \"main_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821489476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:22 Progress: Loading quartus/main_system.qsys " "2020.06.10.22:38:22 Progress: Loading quartus/main_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821502480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:23 Progress: Reading input file " "2020.06.10.22:38:23 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821503130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:23 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\] " "2020.06.10.22:38:23 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821503392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:23 Progress: Parameterizing module SDRAM_controller " "2020.06.10.22:38:23 Progress: Parameterizing module SDRAM_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821503693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:23 Progress: Adding audio_0 \[altera_up_avalon_audio 18.0\] " "2020.06.10.22:38:23 Progress: Adding audio_0 \[altera_up_avalon_audio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821503700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:25 Progress: Parameterizing module audio_0 " "2020.06.10.22:38:25 Progress: Parameterizing module audio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821505274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:25 Progress: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 18.0\] " "2020.06.10.22:38:25 Progress: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821505283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:26 Progress: Parameterizing module audio_and_video_config_0 " "2020.06.10.22:38:26 Progress: Parameterizing module audio_and_video_config_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821506177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:26 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.06.10.22:38:26 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821506178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:26 Progress: Parameterizing module clk_0 " "2020.06.10.22:38:26 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821506437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:26 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2020.06.10.22:38:26 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821506440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:26 Progress: Parameterizing module jtag_uart_0 " "2020.06.10.22:38:26 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821506494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:26 Progress: Adding mailbox_simple_0 \[altera_avalon_mailbox_simple 18.1\] " "2020.06.10.22:38:26 Progress: Adding mailbox_simple_0 \[altera_avalon_mailbox_simple 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821506496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:26 Progress: Parameterizing module mailbox_simple_0 " "2020.06.10.22:38:26 Progress: Parameterizing module mailbox_simple_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821506766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:26 Progress: Adding mutex_SDRAM \[altera_avalon_mutex 18.1\] " "2020.06.10.22:38:26 Progress: Adding mutex_SDRAM \[altera_avalon_mutex 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821506767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:26 Progress: Parameterizing module mutex_SDRAM " "2020.06.10.22:38:26 Progress: Parameterizing module mutex_SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821506798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:26 Progress: Adding nios2_FFT \[altera_nios2_gen2 18.1\] " "2020.06.10.22:38:26 Progress: Adding nios2_FFT \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821506801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:27 Progress: Parameterizing module nios2_FFT " "2020.06.10.22:38:27 Progress: Parameterizing module nios2_FFT" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821507245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:27 Progress: Adding nios2_sound_acquisition \[altera_nios2_gen2 18.1\] " "2020.06.10.22:38:27 Progress: Adding nios2_sound_acquisition \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821507256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:27 Progress: Parameterizing module nios2_sound_acquisition " "2020.06.10.22:38:27 Progress: Parameterizing module nios2_sound_acquisition" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821507259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:27 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2020.06.10.22:38:27 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821507268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:27 Progress: Parameterizing module onchip_memory " "2020.06.10.22:38:27 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821507324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:27 Progress: Adding onchip_memory_nios2_FFT \[altera_avalon_onchip_memory2 18.1\] " "2020.06.10.22:38:27 Progress: Adding onchip_memory_nios2_FFT \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821507325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:27 Progress: Parameterizing module onchip_memory_nios2_FFT " "2020.06.10.22:38:27 Progress: Parameterizing module onchip_memory_nios2_FFT" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821507327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:27 Progress: Adding pio_LEDS \[altera_avalon_pio 18.1\] " "2020.06.10.22:38:27 Progress: Adding pio_LEDS \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821507333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:27 Progress: Parameterizing module pio_LEDS " "2020.06.10.22:38:27 Progress: Parameterizing module pio_LEDS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821507388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:27 Progress: Adding pio_buttons \[altera_avalon_pio 18.1\] " "2020.06.10.22:38:27 Progress: Adding pio_buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821507389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:27 Progress: Parameterizing module pio_buttons " "2020.06.10.22:38:27 Progress: Parameterizing module pio_buttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821507389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:27 Progress: Adding pio_switches \[altera_avalon_pio 18.1\] " "2020.06.10.22:38:27 Progress: Adding pio_switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821507394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:27 Progress: Parameterizing module pio_switches " "2020.06.10.22:38:27 Progress: Parameterizing module pio_switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821507395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:27 Progress: Adding pll \[altera_pll 18.1\] " "2020.06.10.22:38:27 Progress: Adding pll \[altera_pll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821507396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:28 Progress: Parameterizing module pll " "2020.06.10.22:38:28 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821508961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:29 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2020.06.10.22:38:29 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821509004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:29 Progress: Parameterizing module sysid_qsys_0 " "2020.06.10.22:38:29 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821509048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:29 Progress: Adding uart_0 \[altera_avalon_uart 18.1\] " "2020.06.10.22:38:29 Progress: Adding uart_0 \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821509048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:29 Progress: Parameterizing module uart_0 " "2020.06.10.22:38:29 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821509093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:29 Progress: Building connections " "2020.06.10.22:38:29 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821509094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:29 Progress: Parameterizing connections " "2020.06.10.22:38:29 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821509176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:29 Progress: Validating " "2020.06.10.22:38:29 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821509187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.22:38:57 Progress: Done reading input file " "2020.06.10.22:38:57 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821537043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Main_system.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821540317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Main_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821540318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.mutex_SDRAM: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab. " "Main_system.mutex_SDRAM: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821540320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.pio_buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Main_system.pio_buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821540324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.pio_switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Main_system.pio_switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821540325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Main_system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821540327 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Main_system.pll: Able to implement PLL - Actual settings differ from Requested settings " "Main_system.pll: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821540328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Main_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821540329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Main_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821540330 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Main_system.pio_switches: Interrupt sender pio_switches.irq is not connected to an interrupt receiver " "Main_system.pio_switches: Interrupt sender pio_switches.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821540340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system: Generating main_system \"main_system\" for QUARTUS_SYNTH " "Main_system: Generating main_system \"main_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821544676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0 " "Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821557505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_003.src2 and cmd_mux_007.sink1 " "Inserting clock-crossing logic between cmd_demux_003.src2 and cmd_mux_007.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821557633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7 " "Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821557662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_007.src1 and rsp_mux_003.sink2 " "Inserting clock-crossing logic between rsp_demux_007.src1 and rsp_mux_003.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821557694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Starting RTL generation for module 'main_system_SDRAM_controller' " "SDRAM_controller: Starting RTL generation for module 'main_system_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821571468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=main_system_SDRAM_controller --dir=/tmp/alt8423_8924995162520651471.dir/0002_SDRAM_controller_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0002_SDRAM_controller_gen//main_system_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_controller:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=main_system_SDRAM_controller --dir=/tmp/alt8423_8924995162520651471.dir/0002_SDRAM_controller_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0002_SDRAM_controller_gen//main_system_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821571469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Done RTL generation for module 'main_system_SDRAM_controller' " "SDRAM_controller: Done RTL generation for module 'main_system_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821571919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: \"main_system\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\" " "SDRAM_controller: \"main_system\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821571931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0: Starting Generation of Audio Controller " "Audio_0: Starting Generation of Audio Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821571933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0: \"main_system\" instantiated altera_up_avalon_audio \"audio_0\" " "Audio_0: \"main_system\" instantiated altera_up_avalon_audio \"audio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821572076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_and_video_config_0: Starting Generation of Audio and Video Config " "Audio_and_video_config_0: Starting Generation of Audio and Video Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821572078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_and_video_config_0: \"main_system\" instantiated altera_up_avalon_audio_and_video_config \"audio_and_video_config_0\" " "Audio_and_video_config_0: \"main_system\" instantiated altera_up_avalon_audio_and_video_config \"audio_and_video_config_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821572244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'main_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'main_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821572271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=main_system_jtag_uart_0 --dir=/tmp/alt8423_8924995162520651471.dir/0005_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0005_jtag_uart_0_gen//main_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=main_system_jtag_uart_0 --dir=/tmp/alt8423_8924995162520651471.dir/0005_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0005_jtag_uart_0_gen//main_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821572272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'main_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'main_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821572563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"main_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"main_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821572563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mailbox_simple_0: \"main_system\" instantiated altera_avalon_mailbox_simple \"mailbox_simple_0\" " "Mailbox_simple_0: \"main_system\" instantiated altera_avalon_mailbox_simple \"mailbox_simple_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821572564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mutex_SDRAM: Starting RTL generation for module 'main_system_mutex_SDRAM' " "Mutex_SDRAM: Starting RTL generation for module 'main_system_mutex_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821572578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mutex_SDRAM:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=main_system_mutex_SDRAM --dir=/tmp/alt8423_8924995162520651471.dir/0007_mutex_SDRAM_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0007_mutex_SDRAM_gen//main_system_mutex_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "Mutex_SDRAM:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=main_system_mutex_SDRAM --dir=/tmp/alt8423_8924995162520651471.dir/0007_mutex_SDRAM_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0007_mutex_SDRAM_gen//main_system_mutex_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821572579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mutex_SDRAM: Done RTL generation for module 'main_system_mutex_SDRAM' " "Mutex_SDRAM: Done RTL generation for module 'main_system_mutex_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821572760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mutex_SDRAM: \"main_system\" instantiated altera_avalon_mutex \"mutex_SDRAM\" " "Mutex_SDRAM: \"main_system\" instantiated altera_avalon_mutex \"mutex_SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821572760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_FFT: \"main_system\" instantiated altera_nios2_gen2 \"nios2_FFT\" " "Nios2_FFT: \"main_system\" instantiated altera_nios2_gen2 \"nios2_FFT\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821572883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sound_acquisition: \"main_system\" instantiated altera_nios2_gen2 \"nios2_sound_acquisition\" " "Nios2_sound_acquisition: \"main_system\" instantiated altera_nios2_gen2 \"nios2_sound_acquisition\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821572952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'main_system_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'main_system_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821572972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_onchip_memory --dir=/tmp/alt8423_8924995162520651471.dir/0008_onchip_memory_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0008_onchip_memory_gen//main_system_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_onchip_memory --dir=/tmp/alt8423_8924995162520651471.dir/0008_onchip_memory_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0008_onchip_memory_gen//main_system_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821572972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'main_system_onchip_memory' " "Onchip_memory: Done RTL generation for module 'main_system_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821573746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"main_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"main_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821573754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_nios2_FFT: Starting RTL generation for module 'main_system_onchip_memory_nios2_FFT' " "Onchip_memory_nios2_FFT: Starting RTL generation for module 'main_system_onchip_memory_nios2_FFT'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821573774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_nios2_FFT:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_onchip_memory_nios2_FFT --dir=/tmp/alt8423_8924995162520651471.dir/0009_onchip_memory_nios2_FFT_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0009_onchip_memory_nios2_FFT_gen//main_system_onchip_memory_nios2_FFT_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory_nios2_FFT:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_onchip_memory_nios2_FFT --dir=/tmp/alt8423_8924995162520651471.dir/0009_onchip_memory_nios2_FFT_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0009_onchip_memory_nios2_FFT_gen//main_system_onchip_memory_nios2_FFT_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821573775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_nios2_FFT: Done RTL generation for module 'main_system_onchip_memory_nios2_FFT' " "Onchip_memory_nios2_FFT: Done RTL generation for module 'main_system_onchip_memory_nios2_FFT'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821574475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_nios2_FFT: \"main_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_nios2_FFT\" " "Onchip_memory_nios2_FFT: \"main_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_nios2_FFT\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821574481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_LEDS: Starting RTL generation for module 'main_system_pio_LEDS' " "Pio_LEDS: Starting RTL generation for module 'main_system_pio_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821574503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_LEDS:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_LEDS --dir=/tmp/alt8423_8924995162520651471.dir/0010_pio_LEDS_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0010_pio_LEDS_gen//main_system_pio_LEDS_component_configuration.pl  --do_build_sim=0  \] " "Pio_LEDS:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_LEDS --dir=/tmp/alt8423_8924995162520651471.dir/0010_pio_LEDS_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0010_pio_LEDS_gen//main_system_pio_LEDS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821574503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_LEDS: Done RTL generation for module 'main_system_pio_LEDS' " "Pio_LEDS: Done RTL generation for module 'main_system_pio_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821574663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_LEDS: \"main_system\" instantiated altera_avalon_pio \"pio_LEDS\" " "Pio_LEDS: \"main_system\" instantiated altera_avalon_pio \"pio_LEDS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821574665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_buttons: Starting RTL generation for module 'main_system_pio_buttons' " "Pio_buttons: Starting RTL generation for module 'main_system_pio_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821574684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_buttons:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_buttons --dir=/tmp/alt8423_8924995162520651471.dir/0011_pio_buttons_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0011_pio_buttons_gen//main_system_pio_buttons_component_configuration.pl  --do_build_sim=0  \] " "Pio_buttons:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_buttons --dir=/tmp/alt8423_8924995162520651471.dir/0011_pio_buttons_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0011_pio_buttons_gen//main_system_pio_buttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821574685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_buttons: Done RTL generation for module 'main_system_pio_buttons' " "Pio_buttons: Done RTL generation for module 'main_system_pio_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821574890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_buttons: \"main_system\" instantiated altera_avalon_pio \"pio_buttons\" " "Pio_buttons: \"main_system\" instantiated altera_avalon_pio \"pio_buttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821574892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_switches: Starting RTL generation for module 'main_system_pio_switches' " "Pio_switches: Starting RTL generation for module 'main_system_pio_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821574910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_switches:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_switches --dir=/tmp/alt8423_8924995162520651471.dir/0012_pio_switches_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0012_pio_switches_gen//main_system_pio_switches_component_configuration.pl  --do_build_sim=0  \] " "Pio_switches:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_switches --dir=/tmp/alt8423_8924995162520651471.dir/0012_pio_switches_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0012_pio_switches_gen//main_system_pio_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821574911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_switches: Done RTL generation for module 'main_system_pio_switches' " "Pio_switches: Done RTL generation for module 'main_system_pio_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821575159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_switches: \"main_system\" instantiated altera_avalon_pio \"pio_switches\" " "Pio_switches: \"main_system\" instantiated altera_avalon_pio \"pio_switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821575160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"main_system\" instantiated altera_pll \"pll\" " "Pll: \"main_system\" instantiated altera_pll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821575228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"main_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"main_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821575238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'main_system_uart_0' " "Uart_0: Starting RTL generation for module 'main_system_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821575264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=main_system_uart_0 --dir=/tmp/alt8423_8924995162520651471.dir/0015_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0015_uart_0_gen//main_system_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=main_system_uart_0 --dir=/tmp/alt8423_8924995162520651471.dir/0015_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8423_8924995162520651471.dir/0015_uart_0_gen//main_system_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821575265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'main_system_uart_0' " "Uart_0: Done RTL generation for module 'main_system_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821575770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"main_system\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"main_system\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821575772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821578246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821578399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821578518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821578622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821578785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821578897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821579030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821579113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821579209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821579293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821579390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821579507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821579612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821579676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821579785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821579884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"main_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"main_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821582198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"main_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"main_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821582205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"main_system\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"main_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821582215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"main_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"main_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821582218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'main_system_nios2_FFT_cpu' " "Cpu: Starting RTL generation for module 'main_system_nios2_FFT_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821582258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_nios2_FFT_cpu --dir=/tmp/alt8423_8924995162520651471.dir/0019_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8423_8924995162520651471.dir/0019_cpu_gen//main_system_nios2_FFT_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_nios2_FFT_cpu --dir=/tmp/alt8423_8924995162520651471.dir/0019_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8423_8924995162520651471.dir/0019_cpu_gen//main_system_nios2_FFT_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821582258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:39:42 (*) Starting Nios II generation " "Cpu: # 2020.06.10 22:39:42 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:39:42 (*)   Checking for plaintext license. " "Cpu: # 2020.06.10 22:39:42 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:39:58 (*)   Plaintext license not found. " "Cpu: # 2020.06.10 22:39:58 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:39:58 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.06.10 22:39:58 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:15 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2020.06.10 22:40:15 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:15 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.06.10 22:40:15 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:15 (*)   Creating all objects for CPU " "Cpu: # 2020.06.10 22:40:15 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:15 (*)     Testbench " "Cpu: # 2020.06.10 22:40:15 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:16 (*)     Instruction decoding " "Cpu: # 2020.06.10 22:40:16 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:16 (*)       Instruction fields " "Cpu: # 2020.06.10 22:40:16 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:16 (*)       Instruction decodes " "Cpu: # 2020.06.10 22:40:16 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:18 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.06.10 22:40:18 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:19 (*)       Instruction controls " "Cpu: # 2020.06.10 22:40:19 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:19 (*)     Pipeline frontend " "Cpu: # 2020.06.10 22:40:19 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:19 (*)     Pipeline backend " "Cpu: # 2020.06.10 22:40:19 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:27 (*)   Generating RTL from CPU objects " "Cpu: # 2020.06.10 22:40:27 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:33 (*)   Creating encrypted RTL " "Cpu: # 2020.06.10 22:40:33 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:36 (*) Done Nios II generation " "Cpu: # 2020.06.10 22:40:36 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'main_system_nios2_FFT_cpu' " "Cpu: Done RTL generation for module 'main_system_nios2_FFT_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_FFT\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_FFT\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'main_system_nios2_sound_acquisition_cpu' " "Cpu: Starting RTL generation for module 'main_system_nios2_sound_acquisition_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_nios2_sound_acquisition_cpu --dir=/tmp/alt8423_8924995162520651471.dir/0020_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8423_8924995162520651471.dir/0020_cpu_gen//main_system_nios2_sound_acquisition_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_nios2_sound_acquisition_cpu --dir=/tmp/alt8423_8924995162520651471.dir/0020_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8423_8924995162520651471.dir/0020_cpu_gen//main_system_nios2_sound_acquisition_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821636423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:37 (*) Starting Nios II generation " "Cpu: # 2020.06.10 22:40:37 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:37 (*)   Checking for plaintext license. " "Cpu: # 2020.06.10 22:40:37 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:59 (*)   Plaintext license not found. " "Cpu: # 2020.06.10 22:40:59 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:40:59 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.06.10 22:40:59 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:41:21 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2020.06.10 22:41:21 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:41:21 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.06.10 22:41:21 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:41:21 (*)   Creating all objects for CPU " "Cpu: # 2020.06.10 22:41:21 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:41:21 (*)     Testbench " "Cpu: # 2020.06.10 22:41:21 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:41:22 (*)     Instruction decoding " "Cpu: # 2020.06.10 22:41:22 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:41:22 (*)       Instruction fields " "Cpu: # 2020.06.10 22:41:22 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:41:22 (*)       Instruction decodes " "Cpu: # 2020.06.10 22:41:22 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:41:24 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.06.10 22:41:24 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:41:24 (*)       Instruction controls " "Cpu: # 2020.06.10 22:41:24 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:41:25 (*)     Pipeline frontend " "Cpu: # 2020.06.10 22:41:25 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:41:25 (*)     Pipeline backend " "Cpu: # 2020.06.10 22:41:25 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:41:36 (*)   Generating RTL from CPU objects " "Cpu: # 2020.06.10 22:41:36 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:41:38 (*)   Creating encrypted RTL " "Cpu: # 2020.06.10 22:41:38 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 22:41:39 (*) Done Nios II generation " "Cpu: # 2020.06.10 22:41:39 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'main_system_nios2_sound_acquisition_cpu' " "Cpu: Done RTL generation for module 'main_system_nios2_sound_acquisition_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_sound_acquisition\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_sound_acquisition\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sound_acquisition_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_sound_acquisition_data_master_translator\" " "Nios2_sound_acquisition_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_sound_acquisition_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0_avalon_audio_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"audio_0_avalon_audio_slave_translator\" " "Audio_0_avalon_audio_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"audio_0_avalon_audio_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sound_acquisition_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_sound_acquisition_data_master_agent\" " "Nios2_sound_acquisition_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_sound_acquisition_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0_avalon_audio_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"audio_0_avalon_audio_slave_agent\" " "Audio_0_avalon_audio_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"audio_0_avalon_audio_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0_avalon_audio_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"audio_0_avalon_audio_slave_agent_rsp_fifo\" " "Audio_0_avalon_audio_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"audio_0_avalon_audio_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\" " "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\" " "Router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_015: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_015\" " "Router_015: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_015\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_016: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_016\" " "Router_016: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_016\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_sound_acquisition_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_sound_acquisition_data_master_limiter\" " "Nios2_sound_acquisition_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_sound_acquisition_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\" " "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\" " "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821699981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_007: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_007\" " "Rsp_demux_007: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\" " "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_controller_s1_rsp_width_adapter\" " "SDRAM_controller_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_controller_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_007\" " "Avalon_st_adapter_007: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_007\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_007\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system: Done \"main_system\" with 59 modules, 126 files " "Main_system: Done \"main_system\" with 59 modules, 126 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821700272 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "main_system.qsys " "Finished elaborating Platform Designer system entity \"main_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821702600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab-rtl " "Found design unit 1: Lab-rtl" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703766 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab " "Found entity 1: Lab" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/main_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/main_system/main_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_system-rtl " "Found design unit 1: main_system-rtl" {  } { { "db/ip/main_system/main_system.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703771 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_system " "Found entity 1: main_system" {  } { { "db/ip/main_system/main_system.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/main_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/main_system/main_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_system_rst_controller-rtl " "Found design unit 1: main_system_rst_controller-rtl" {  } { { "db/ip/main_system/main_system_rst_controller.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703773 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_system_rst_controller " "Found entity 1: main_system_rst_controller" {  } { { "db/ip/main_system/main_system_rst_controller.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/main_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/main_system/main_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_system_rst_controller_001-rtl " "Found design unit 1: main_system_rst_controller_001-rtl" {  } { { "db/ip/main_system/main_system_rst_controller_001.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703774 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_system_rst_controller_001 " "Found entity 1: main_system_rst_controller_001" {  } { { "db/ip/main_system/main_system_rst_controller_001.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mailbox " "Found entity 1: altera_avalon_mailbox" {  } { { "db/ip/main_system/submodules/altera_avalon_mailbox.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_mailbox.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/main_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/main_system/submodules/altera_default_burst_converter.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/main_system/submodules/altera_incr_burst_converter.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/main_system/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703789 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703794 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703794 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703794 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703794 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/main_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/main_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703807 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/main_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/main_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/main_system/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/main_system/submodules/altera_reset_controller.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/main_system/submodules/altera_reset_synchronizer.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/main_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "db/ip/main_system/submodules/altera_up_audio_bit_counter.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "db/ip/main_system/submodules/altera_up_audio_out_serializer.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703824 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821703825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "db/ip/main_system/submodules/altera_up_clock_edge.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "db/ip/main_system/submodules/altera_up_slow_clock_generator.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/main_system/submodules/altera_up_sync_fifo.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/main_system/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/main_system/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_SDRAM_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_SDRAM_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_SDRAM_controller_input_efifo_module " "Found entity 1: main_system_SDRAM_controller_input_efifo_module" {  } { { "db/ip/main_system/submodules/main_system_SDRAM_controller.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_SDRAM_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703850 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_SDRAM_controller " "Found entity 2: main_system_SDRAM_controller" {  } { { "db/ip/main_system/submodules/main_system_SDRAM_controller.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_SDRAM_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_audio_0 " "Found entity 1: main_system_audio_0" {  } { { "db/ip/main_system/submodules/main_system_audio_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_audio_and_video_config_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_audio_and_video_config_0 " "Found entity 1: main_system_audio_and_video_config_0" {  } { { "db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_irq_mapper " "Found entity 1: main_system_irq_mapper" {  } { { "db/ip/main_system/submodules/main_system_irq_mapper.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_irq_mapper_001 " "Found entity 1: main_system_irq_mapper_001" {  } { { "db/ip/main_system/submodules/main_system_irq_mapper_001.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/main_system/submodules/main_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: main_system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703860 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_jtag_uart_0_scfifo_w " "Found entity 2: main_system_jtag_uart_0_scfifo_w" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703860 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: main_system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703860 ""} { "Info" "ISGN_ENTITY_NAME" "4 main_system_jtag_uart_0_scfifo_r " "Found entity 4: main_system_jtag_uart_0_scfifo_r" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703860 ""} { "Info" "ISGN_ENTITY_NAME" "5 main_system_jtag_uart_0 " "Found entity 5: main_system_jtag_uart_0" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0 " "Found entity 1: main_system_mm_interconnect_0" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter_007" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_demux " "Found entity 1: main_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: main_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: main_system_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: main_system_mm_interconnect_0_cmd_demux_003" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_mux " "Found entity 1: main_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_mux_005 " "Found entity 1: main_system_mm_interconnect_0_cmd_mux_005" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_005.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703905 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router " "Found entity 2: main_system_mm_interconnect_0_router" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703906 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_001 " "Found entity 2: main_system_mm_interconnect_0_router_001" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703908 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_002 " "Found entity 2: main_system_mm_interconnect_0_router_002" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703910 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_003 " "Found entity 2: main_system_mm_interconnect_0_router_003" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703911 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_004 " "Found entity 2: main_system_mm_interconnect_0_router_004" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703913 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_009 " "Found entity 2: main_system_mm_interconnect_0_router_009" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_011.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_011.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_011_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_011_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_011.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703915 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_011 " "Found entity 2: main_system_mm_interconnect_0_router_011" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_011.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_014.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_014.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_014_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_014_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_014.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703916 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_014 " "Found entity 2: main_system_mm_interconnect_0_router_014" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_014.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_015.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_015.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_015_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_015_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_015.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703918 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_015 " "Found entity 2: main_system_mm_interconnect_0_router_015" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_015.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_016.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_016.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_016.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_016.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591821703919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_016_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_016_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_016.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703920 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_016 " "Found entity 2: main_system_mm_interconnect_0_router_016" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_016.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_016.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_demux " "Found entity 1: main_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_demux_005 " "Found entity 1: main_system_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_005.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_demux_007 " "Found entity 1: main_system_mm_interconnect_0_rsp_demux_007" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_007.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_mux " "Found entity 1: main_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: main_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: main_system_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_mux_003 " "Found entity 1: main_system_mm_interconnect_0_rsp_mux_003" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_003.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mutex_SDRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mutex_SDRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mutex_SDRAM " "Found entity 1: main_system_mutex_SDRAM" {  } { { "db/ip/main_system/submodules/main_system_mutex_SDRAM.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mutex_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_FFT.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_FFT.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_FFT " "Found entity 1: main_system_nios2_FFT" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821703935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821703935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_FFT_cpu_ic_data_module " "Found entity 1: main_system_nios2_FFT_cpu_ic_data_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_nios2_FFT_cpu_ic_tag_module " "Found entity 2: main_system_nios2_FFT_cpu_ic_tag_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_system_nios2_FFT_cpu_bht_module " "Found entity 3: main_system_nios2_FFT_cpu_bht_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "4 main_system_nios2_FFT_cpu_register_bank_a_module " "Found entity 4: main_system_nios2_FFT_cpu_register_bank_a_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "5 main_system_nios2_FFT_cpu_register_bank_b_module " "Found entity 5: main_system_nios2_FFT_cpu_register_bank_b_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "6 main_system_nios2_FFT_cpu_dc_tag_module " "Found entity 6: main_system_nios2_FFT_cpu_dc_tag_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "7 main_system_nios2_FFT_cpu_dc_data_module " "Found entity 7: main_system_nios2_FFT_cpu_dc_data_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "8 main_system_nios2_FFT_cpu_dc_victim_module " "Found entity 8: main_system_nios2_FFT_cpu_dc_victim_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "9 main_system_nios2_FFT_cpu_nios2_oci_debug " "Found entity 9: main_system_nios2_FFT_cpu_nios2_oci_debug" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "10 main_system_nios2_FFT_cpu_nios2_oci_break " "Found entity 10: main_system_nios2_FFT_cpu_nios2_oci_break" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "11 main_system_nios2_FFT_cpu_nios2_oci_xbrk " "Found entity 11: main_system_nios2_FFT_cpu_nios2_oci_xbrk" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "12 main_system_nios2_FFT_cpu_nios2_oci_dbrk " "Found entity 12: main_system_nios2_FFT_cpu_nios2_oci_dbrk" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "13 main_system_nios2_FFT_cpu_nios2_oci_itrace " "Found entity 13: main_system_nios2_FFT_cpu_nios2_oci_itrace" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "14 main_system_nios2_FFT_cpu_nios2_oci_td_mode " "Found entity 14: main_system_nios2_FFT_cpu_nios2_oci_td_mode" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "15 main_system_nios2_FFT_cpu_nios2_oci_dtrace " "Found entity 15: main_system_nios2_FFT_cpu_nios2_oci_dtrace" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "16 main_system_nios2_FFT_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: main_system_nios2_FFT_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "17 main_system_nios2_FFT_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: main_system_nios2_FFT_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "18 main_system_nios2_FFT_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: main_system_nios2_FFT_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "19 main_system_nios2_FFT_cpu_nios2_oci_fifo " "Found entity 19: main_system_nios2_FFT_cpu_nios2_oci_fifo" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "20 main_system_nios2_FFT_cpu_nios2_oci_pib " "Found entity 20: main_system_nios2_FFT_cpu_nios2_oci_pib" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "21 main_system_nios2_FFT_cpu_nios2_oci_im " "Found entity 21: main_system_nios2_FFT_cpu_nios2_oci_im" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "22 main_system_nios2_FFT_cpu_nios2_performance_monitors " "Found entity 22: main_system_nios2_FFT_cpu_nios2_performance_monitors" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "23 main_system_nios2_FFT_cpu_nios2_avalon_reg " "Found entity 23: main_system_nios2_FFT_cpu_nios2_avalon_reg" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "24 main_system_nios2_FFT_cpu_ociram_sp_ram_module " "Found entity 24: main_system_nios2_FFT_cpu_ociram_sp_ram_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "25 main_system_nios2_FFT_cpu_nios2_ocimem " "Found entity 25: main_system_nios2_FFT_cpu_nios2_ocimem" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "26 main_system_nios2_FFT_cpu_nios2_oci " "Found entity 26: main_system_nios2_FFT_cpu_nios2_oci" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""} { "Info" "ISGN_ENTITY_NAME" "27 main_system_nios2_FFT_cpu " "Found entity 27: main_system_nios2_FFT_cpu" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821705058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_FFT_cpu_debug_slave_sysclk " "Found entity 1: main_system_nios2_FFT_cpu_debug_slave_sysclk" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_sysclk.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821705061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_FFT_cpu_debug_slave_tck " "Found entity 1: main_system_nios2_FFT_cpu_debug_slave_tck" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_tck.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821705062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_FFT_cpu_debug_slave_wrapper " "Found entity 1: main_system_nios2_FFT_cpu_debug_slave_wrapper" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_wrapper.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821705064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_FFT_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_FFT_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_FFT_cpu_mult_cell " "Found entity 1: main_system_nios2_FFT_cpu_mult_cell" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu_mult_cell.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821705066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_FFT_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_FFT_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_FFT_cpu_test_bench " "Found entity 1: main_system_nios2_FFT_cpu_test_bench" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu_test_bench.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821705069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_sound_acquisition.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_sound_acquisition.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_sound_acquisition " "Found entity 1: main_system_nios2_sound_acquisition" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821705070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821705070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_sound_acquisition_cpu_ic_data_module " "Found entity 1: main_system_nios2_sound_acquisition_cpu_ic_data_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_nios2_sound_acquisition_cpu_ic_tag_module " "Found entity 2: main_system_nios2_sound_acquisition_cpu_ic_tag_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_system_nios2_sound_acquisition_cpu_bht_module " "Found entity 3: main_system_nios2_sound_acquisition_cpu_bht_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "4 main_system_nios2_sound_acquisition_cpu_register_bank_a_module " "Found entity 4: main_system_nios2_sound_acquisition_cpu_register_bank_a_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "5 main_system_nios2_sound_acquisition_cpu_register_bank_b_module " "Found entity 5: main_system_nios2_sound_acquisition_cpu_register_bank_b_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "6 main_system_nios2_sound_acquisition_cpu_dc_tag_module " "Found entity 6: main_system_nios2_sound_acquisition_cpu_dc_tag_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "7 main_system_nios2_sound_acquisition_cpu_dc_data_module " "Found entity 7: main_system_nios2_sound_acquisition_cpu_dc_data_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "8 main_system_nios2_sound_acquisition_cpu_dc_victim_module " "Found entity 8: main_system_nios2_sound_acquisition_cpu_dc_victim_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "9 main_system_nios2_sound_acquisition_cpu_nios2_oci_debug " "Found entity 9: main_system_nios2_sound_acquisition_cpu_nios2_oci_debug" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "10 main_system_nios2_sound_acquisition_cpu_nios2_oci_break " "Found entity 10: main_system_nios2_sound_acquisition_cpu_nios2_oci_break" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "11 main_system_nios2_sound_acquisition_cpu_nios2_oci_xbrk " "Found entity 11: main_system_nios2_sound_acquisition_cpu_nios2_oci_xbrk" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "12 main_system_nios2_sound_acquisition_cpu_nios2_oci_dbrk " "Found entity 12: main_system_nios2_sound_acquisition_cpu_nios2_oci_dbrk" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "13 main_system_nios2_sound_acquisition_cpu_nios2_oci_itrace " "Found entity 13: main_system_nios2_sound_acquisition_cpu_nios2_oci_itrace" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "14 main_system_nios2_sound_acquisition_cpu_nios2_oci_td_mode " "Found entity 14: main_system_nios2_sound_acquisition_cpu_nios2_oci_td_mode" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "15 main_system_nios2_sound_acquisition_cpu_nios2_oci_dtrace " "Found entity 15: main_system_nios2_sound_acquisition_cpu_nios2_oci_dtrace" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "16 main_system_nios2_sound_acquisition_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: main_system_nios2_sound_acquisition_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "17 main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "18 main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "19 main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo " "Found entity 19: main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "20 main_system_nios2_sound_acquisition_cpu_nios2_oci_pib " "Found entity 20: main_system_nios2_sound_acquisition_cpu_nios2_oci_pib" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "21 main_system_nios2_sound_acquisition_cpu_nios2_oci_im " "Found entity 21: main_system_nios2_sound_acquisition_cpu_nios2_oci_im" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "22 main_system_nios2_sound_acquisition_cpu_nios2_performance_monitors " "Found entity 22: main_system_nios2_sound_acquisition_cpu_nios2_performance_monitors" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "23 main_system_nios2_sound_acquisition_cpu_nios2_avalon_reg " "Found entity 23: main_system_nios2_sound_acquisition_cpu_nios2_avalon_reg" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "24 main_system_nios2_sound_acquisition_cpu_ociram_sp_ram_module " "Found entity 24: main_system_nios2_sound_acquisition_cpu_ociram_sp_ram_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "25 main_system_nios2_sound_acquisition_cpu_nios2_ocimem " "Found entity 25: main_system_nios2_sound_acquisition_cpu_nios2_ocimem" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "26 main_system_nios2_sound_acquisition_cpu_nios2_oci " "Found entity 26: main_system_nios2_sound_acquisition_cpu_nios2_oci" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""} { "Info" "ISGN_ENTITY_NAME" "27 main_system_nios2_sound_acquisition_cpu " "Found entity 27: main_system_nios2_sound_acquisition_cpu" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821706115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk " "Found entity 1: main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821706119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_sound_acquisition_cpu_debug_slave_tck " "Found entity 1: main_system_nios2_sound_acquisition_cpu_debug_slave_tck" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_tck.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821706121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper " "Found entity 1: main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821706123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_sound_acquisition_cpu_mult_cell " "Found entity 1: main_system_nios2_sound_acquisition_cpu_mult_cell" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_mult_cell.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821706126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_sound_acquisition_cpu_test_bench " "Found entity 1: main_system_nios2_sound_acquisition_cpu_test_bench" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_test_bench.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821706130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_onchip_memory " "Found entity 1: main_system_onchip_memory" {  } { { "db/ip/main_system/submodules/main_system_onchip_memory.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821706131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_onchip_memory_nios2_FFT.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_onchip_memory_nios2_FFT.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_onchip_memory_nios2_FFT " "Found entity 1: main_system_onchip_memory_nios2_FFT" {  } { { "db/ip/main_system/submodules/main_system_onchip_memory_nios2_FFT.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_onchip_memory_nios2_FFT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821706133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_pio_LEDS.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_pio_LEDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_pio_LEDS " "Found entity 1: main_system_pio_LEDS" {  } { { "db/ip/main_system/submodules/main_system_pio_LEDS.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_pio_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821706135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_pio_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_pio_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_pio_buttons " "Found entity 1: main_system_pio_buttons" {  } { { "db/ip/main_system/submodules/main_system_pio_buttons.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_pio_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821706138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_pio_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_pio_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_pio_switches " "Found entity 1: main_system_pio_switches" {  } { { "db/ip/main_system/submodules/main_system_pio_switches.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_pio_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821706140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_pll " "Found entity 1: main_system_pll" {  } { { "db/ip/main_system/submodules/main_system_pll.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821706142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_sysid_qsys_0 " "Found entity 1: main_system_sysid_qsys_0" {  } { { "db/ip/main_system/submodules/main_system_sysid_qsys_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821706143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/main_system/submodules/main_system_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_uart_0_tx " "Found entity 1: main_system_uart_0_tx" {  } { { "db/ip/main_system/submodules/main_system_uart_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706147 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_uart_0_rx_stimulus_source " "Found entity 2: main_system_uart_0_rx_stimulus_source" {  } { { "db/ip/main_system/submodules/main_system_uart_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706147 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_system_uart_0_rx " "Found entity 3: main_system_uart_0_rx" {  } { { "db/ip/main_system/submodules/main_system_uart_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706147 ""} { "Info" "ISGN_ENTITY_NAME" "4 main_system_uart_0_regs " "Found entity 4: main_system_uart_0_regs" {  } { { "db/ip/main_system/submodules/main_system_uart_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706147 ""} { "Info" "ISGN_ENTITY_NAME" "5 main_system_uart_0 " "Found entity 5: main_system_uart_0" {  } { { "db/ip/main_system/submodules/main_system_uart_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821706147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821706147 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "main_system_SDRAM_controller.v(318) " "Verilog HDL or VHDL warning at main_system_SDRAM_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/main_system/submodules/main_system_SDRAM_controller.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_SDRAM_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1591821706222 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "main_system_SDRAM_controller.v(328) " "Verilog HDL or VHDL warning at main_system_SDRAM_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/main_system/submodules/main_system_SDRAM_controller.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_SDRAM_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1591821706222 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "main_system_SDRAM_controller.v(338) " "Verilog HDL or VHDL warning at main_system_SDRAM_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/main_system/submodules/main_system_SDRAM_controller.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_SDRAM_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1591821706222 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "main_system_SDRAM_controller.v(682) " "Verilog HDL or VHDL warning at main_system_SDRAM_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/main_system/submodules/main_system_SDRAM_controller.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_SDRAM_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1591821706224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab " "Elaborating entity \"Lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591821706464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system main_system:u0 " "Elaborating entity \"main_system\" for hierarchy \"main_system:u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821706480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_SDRAM_controller main_system:u0\|main_system_SDRAM_controller:sdram_controller " "Elaborating entity \"main_system_SDRAM_controller\" for hierarchy \"main_system:u0\|main_system_SDRAM_controller:sdram_controller\"" {  } { { "db/ip/main_system/main_system.vhd" "sdram_controller" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821706574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_SDRAM_controller_input_efifo_module main_system:u0\|main_system_SDRAM_controller:sdram_controller\|main_system_SDRAM_controller_input_efifo_module:the_main_system_SDRAM_controller_input_efifo_module " "Elaborating entity \"main_system_SDRAM_controller_input_efifo_module\" for hierarchy \"main_system:u0\|main_system_SDRAM_controller:sdram_controller\|main_system_SDRAM_controller_input_efifo_module:the_main_system_SDRAM_controller_input_efifo_module\"" {  } { { "db/ip/main_system/submodules/main_system_SDRAM_controller.v" "the_main_system_SDRAM_controller_input_efifo_module" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_SDRAM_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821706700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_audio_0 main_system:u0\|main_system_audio_0:audio_0 " "Elaborating entity \"main_system_audio_0\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\"" {  } { { "db/ip/main_system/main_system.vhd" "audio_0" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821706718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge main_system:u0\|main_system_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "db/ip/main_system/submodules/main_system_audio_0.v" "Bit_Clock_Edges" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_audio_0.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821706735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "db/ip/main_system/submodules/main_system_audio_0.v" "Audio_In_Deserializer" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_audio_0.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821706740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821706753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821706759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/main_system/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821707063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/main_system/submodules/altera_up_sync_fifo.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821707069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821707070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821707070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821707070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821707070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821707070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821707070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821707070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821707070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821707070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821707070 ""}  } { { "db/ip/main_system/submodules/altera_up_sync_fifo.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591821707070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821707130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821707130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821707131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821707139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821707139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821707142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821707209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821707209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821707211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821707306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821707306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821707308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821707313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821707369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821707369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821707371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821707434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821707434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821707437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821707511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821707511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821707514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "db/ip/main_system/submodules/main_system_audio_0.v" "Audio_Out_Serializer" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_audio_0.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821707764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_audio_and_video_config_0 main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0 " "Elaborating entity \"main_system_audio_and_video_config_0\" for hierarchy \"main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\"" {  } { { "db/ip/main_system/main_system.vhd" "audio_and_video_config_0" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" "AV_Config_Auto_Init" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591821708252 "|Lab|main_system:u0|main_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" "Auto_Init_OB_Devices_ROM" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" "Serial_Bus_Controller" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591821708295 "|Lab|main_system:u0|main_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/main_system/submodules/altera_up_slow_clock_generator.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591821708313 "|Lab|main_system:u0|main_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_jtag_uart_0 main_system:u0\|main_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"main_system_jtag_uart_0\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/main_system/main_system.vhd" "jtag_uart_0" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_jtag_uart_0_scfifo_w main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w " "Elaborating entity \"main_system_jtag_uart_0_scfifo_w\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "the_main_system_jtag_uart_0_scfifo_w" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "wfifo" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821708565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821708565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821708565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821708565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821708565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821708565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821708565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821708565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821708565 ""}  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591821708565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821708619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821708619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821708628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821708628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821708636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821708636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821708704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821708704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821708775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821708775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821708845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821708845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_jtag_uart_0_scfifo_r main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_r:the_main_system_jtag_uart_0_scfifo_r " "Elaborating entity \"main_system_jtag_uart_0_scfifo_r\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_r:the_main_system_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "the_main_system_jtag_uart_0_scfifo_r" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821708860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "main_system_jtag_uart_0_alt_jtag_atlantic" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821709308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821709340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821709340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821709340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821709340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821709340 ""}  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591821709340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821709563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821709782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mailbox main_system:u0\|altera_avalon_mailbox:mailbox_simple_0 " "Elaborating entity \"altera_avalon_mailbox\" for hierarchy \"main_system:u0\|altera_avalon_mailbox:mailbox_simple_0\"" {  } { { "db/ip/main_system/main_system.vhd" "mailbox_simple_0" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821709853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mutex_SDRAM main_system:u0\|main_system_mutex_SDRAM:mutex_sdram " "Elaborating entity \"main_system_mutex_SDRAM\" for hierarchy \"main_system:u0\|main_system_mutex_SDRAM:mutex_sdram\"" {  } { { "db/ip/main_system/main_system.vhd" "mutex_sdram" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821709891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT main_system:u0\|main_system_nios2_FFT:nios2_fft " "Elaborating entity \"main_system_nios2_FFT\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\"" {  } { { "db/ip/main_system/main_system.vhd" "nios2_fft" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821709903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu " "Elaborating entity \"main_system_nios2_FFT_cpu\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT.v" "cpu" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821709998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_test_bench main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_test_bench:the_main_system_nios2_FFT_cpu_test_bench " "Elaborating entity \"main_system_nios2_FFT_cpu_test_bench\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_test_bench:the_main_system_nios2_FFT_cpu_test_bench\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_test_bench" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821710742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_ic_data_module main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_ic_data_module:main_system_nios2_FFT_cpu_ic_data " "Elaborating entity \"main_system_nios2_FFT_cpu_ic_data_module\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_ic_data_module:main_system_nios2_FFT_cpu_ic_data\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "main_system_nios2_FFT_cpu_ic_data" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821710823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_ic_data_module:main_system_nios2_FFT_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_ic_data_module:main_system_nios2_FFT_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_altsyncram" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821710859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821710954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821710954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_ic_data_module:main_system_nios2_FFT_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_ic_data_module:main_system_nios2_FFT_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821710956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_ic_tag_module main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_ic_tag_module:main_system_nios2_FFT_cpu_ic_tag " "Elaborating entity \"main_system_nios2_FFT_cpu_ic_tag_module\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_ic_tag_module:main_system_nios2_FFT_cpu_ic_tag\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "main_system_nios2_FFT_cpu_ic_tag" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_ic_tag_module:main_system_nios2_FFT_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_ic_tag_module:main_system_nios2_FFT_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_altsyncram" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sgj1 " "Found entity 1: altsyncram_sgj1" {  } { { "db/altsyncram_sgj1.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altsyncram_sgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821711182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821711182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sgj1 main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_ic_tag_module:main_system_nios2_FFT_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_sgj1:auto_generated " "Elaborating entity \"altsyncram_sgj1\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_ic_tag_module:main_system_nios2_FFT_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_sgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_bht_module main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_bht_module:main_system_nios2_FFT_cpu_bht " "Elaborating entity \"main_system_nios2_FFT_cpu_bht_module\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_bht_module:main_system_nios2_FFT_cpu_bht\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "main_system_nios2_FFT_cpu_bht" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_bht_module:main_system_nios2_FFT_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_bht_module:main_system_nios2_FFT_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_altsyncram" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821711390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821711390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_bht_module:main_system_nios2_FFT_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_bht_module:main_system_nios2_FFT_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_register_bank_a_module main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_register_bank_a_module:main_system_nios2_FFT_cpu_register_bank_a " "Elaborating entity \"main_system_nios2_FFT_cpu_register_bank_a_module\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_register_bank_a_module:main_system_nios2_FFT_cpu_register_bank_a\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "main_system_nios2_FFT_cpu_register_bank_a" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_register_bank_a_module:main_system_nios2_FFT_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_register_bank_a_module:main_system_nios2_FFT_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_altsyncram" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821711571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821711571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_register_bank_a_module:main_system_nios2_FFT_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_register_bank_a_module:main_system_nios2_FFT_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_register_bank_b_module main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_register_bank_b_module:main_system_nios2_FFT_cpu_register_bank_b " "Elaborating entity \"main_system_nios2_FFT_cpu_register_bank_b_module\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_register_bank_b_module:main_system_nios2_FFT_cpu_register_bank_b\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "main_system_nios2_FFT_cpu_register_bank_b" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_mult_cell main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell " "Elaborating entity \"main_system_nios2_FFT_cpu_mult_cell\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_mult_cell" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821711812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821711812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821711989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821712011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821712076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821712094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821712116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821712148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821712173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821712190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821712213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821712366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821712414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821712427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821712446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821712464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821712491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_mult_cell:the_main_system_nios2_FFT_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821712516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_dc_tag_module main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_tag_module:main_system_nios2_FFT_cpu_dc_tag " "Elaborating entity \"main_system_nios2_FFT_cpu_dc_tag_module\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_tag_module:main_system_nios2_FFT_cpu_dc_tag\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "main_system_nios2_FFT_cpu_dc_tag" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821713441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_tag_module:main_system_nios2_FFT_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_tag_module:main_system_nios2_FFT_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_altsyncram" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821713454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpi1 " "Found entity 1: altsyncram_lpi1" {  } { { "db/altsyncram_lpi1.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altsyncram_lpi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821713522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821713522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpi1 main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_tag_module:main_system_nios2_FFT_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lpi1:auto_generated " "Elaborating entity \"altsyncram_lpi1\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_tag_module:main_system_nios2_FFT_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821713524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_dc_data_module main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_data_module:main_system_nios2_FFT_cpu_dc_data " "Elaborating entity \"main_system_nios2_FFT_cpu_dc_data_module\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_data_module:main_system_nios2_FFT_cpu_dc_data\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "main_system_nios2_FFT_cpu_dc_data" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821713613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_data_module:main_system_nios2_FFT_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_data_module:main_system_nios2_FFT_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_altsyncram" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821713630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821713723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821713723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_data_module:main_system_nios2_FFT_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_data_module:main_system_nios2_FFT_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821713725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_dc_victim_module main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_victim_module:main_system_nios2_FFT_cpu_dc_victim " "Elaborating entity \"main_system_nios2_FFT_cpu_dc_victim_module\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_victim_module:main_system_nios2_FFT_cpu_dc_victim\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "main_system_nios2_FFT_cpu_dc_victim" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821713820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_victim_module:main_system_nios2_FFT_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_victim_module:main_system_nios2_FFT_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_altsyncram" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821713833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821713906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821713906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_victim_module:main_system_nios2_FFT_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_dc_victim_module:main_system_nios2_FFT_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821713908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_nios2_oci main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci " "Elaborating entity \"main_system_nios2_FFT_cpu_nios2_oci\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_nios2_oci" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821714034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_nios2_oci_debug main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_debug:the_main_system_nios2_FFT_cpu_nios2_oci_debug " "Elaborating entity \"main_system_nios2_FFT_cpu_nios2_oci_debug\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_debug:the_main_system_nios2_FFT_cpu_nios2_oci_debug\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_nios2_oci_debug" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821714143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_debug:the_main_system_nios2_FFT_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_debug:the_main_system_nios2_FFT_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_altera_std_synchronizer" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821714174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_nios2_oci_break main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_break:the_main_system_nios2_FFT_cpu_nios2_oci_break " "Elaborating entity \"main_system_nios2_FFT_cpu_nios2_oci_break\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_break:the_main_system_nios2_FFT_cpu_nios2_oci_break\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_nios2_oci_break" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821714263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_nios2_oci_xbrk main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_xbrk:the_main_system_nios2_FFT_cpu_nios2_oci_xbrk " "Elaborating entity \"main_system_nios2_FFT_cpu_nios2_oci_xbrk\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_xbrk:the_main_system_nios2_FFT_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_nios2_oci_xbrk" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821714417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_nios2_oci_dbrk main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_dbrk:the_main_system_nios2_FFT_cpu_nios2_oci_dbrk " "Elaborating entity \"main_system_nios2_FFT_cpu_nios2_oci_dbrk\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_dbrk:the_main_system_nios2_FFT_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_nios2_oci_dbrk" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821714495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_nios2_oci_itrace main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_itrace:the_main_system_nios2_FFT_cpu_nios2_oci_itrace " "Elaborating entity \"main_system_nios2_FFT_cpu_nios2_oci_itrace\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_itrace:the_main_system_nios2_FFT_cpu_nios2_oci_itrace\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_nios2_oci_itrace" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821714574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_nios2_oci_dtrace main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_dtrace:the_main_system_nios2_FFT_cpu_nios2_oci_dtrace " "Elaborating entity \"main_system_nios2_FFT_cpu_nios2_oci_dtrace\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_dtrace:the_main_system_nios2_FFT_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_nios2_oci_dtrace" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821714648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_nios2_oci_td_mode main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_dtrace:the_main_system_nios2_FFT_cpu_nios2_oci_dtrace\|main_system_nios2_FFT_cpu_nios2_oci_td_mode:main_system_nios2_FFT_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"main_system_nios2_FFT_cpu_nios2_oci_td_mode\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_dtrace:the_main_system_nios2_FFT_cpu_nios2_oci_dtrace\|main_system_nios2_FFT_cpu_nios2_oci_td_mode:main_system_nios2_FFT_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "main_system_nios2_FFT_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821714796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_nios2_oci_fifo main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_fifo:the_main_system_nios2_FFT_cpu_nios2_oci_fifo " "Elaborating entity \"main_system_nios2_FFT_cpu_nios2_oci_fifo\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_fifo:the_main_system_nios2_FFT_cpu_nios2_oci_fifo\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_nios2_oci_fifo" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821714864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_nios2_oci_compute_input_tm_cnt main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_fifo:the_main_system_nios2_FFT_cpu_nios2_oci_fifo\|main_system_nios2_FFT_cpu_nios2_oci_compute_input_tm_cnt:the_main_system_nios2_FFT_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"main_system_nios2_FFT_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_fifo:the_main_system_nios2_FFT_cpu_nios2_oci_fifo\|main_system_nios2_FFT_cpu_nios2_oci_compute_input_tm_cnt:the_main_system_nios2_FFT_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821714981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_nios2_oci_fifo_wrptr_inc main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_fifo:the_main_system_nios2_FFT_cpu_nios2_oci_fifo\|main_system_nios2_FFT_cpu_nios2_oci_fifo_wrptr_inc:the_main_system_nios2_FFT_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"main_system_nios2_FFT_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_fifo:the_main_system_nios2_FFT_cpu_nios2_oci_fifo\|main_system_nios2_FFT_cpu_nios2_oci_fifo_wrptr_inc:the_main_system_nios2_FFT_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_nios2_oci_fifo_cnt_inc main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_fifo:the_main_system_nios2_FFT_cpu_nios2_oci_fifo\|main_system_nios2_FFT_cpu_nios2_oci_fifo_cnt_inc:the_main_system_nios2_FFT_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"main_system_nios2_FFT_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_fifo:the_main_system_nios2_FFT_cpu_nios2_oci_fifo\|main_system_nios2_FFT_cpu_nios2_oci_fifo_cnt_inc:the_main_system_nios2_FFT_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_nios2_oci_pib main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_pib:the_main_system_nios2_FFT_cpu_nios2_oci_pib " "Elaborating entity \"main_system_nios2_FFT_cpu_nios2_oci_pib\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_pib:the_main_system_nios2_FFT_cpu_nios2_oci_pib\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_nios2_oci_pib" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_nios2_oci_im main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_im:the_main_system_nios2_FFT_cpu_nios2_oci_im " "Elaborating entity \"main_system_nios2_FFT_cpu_nios2_oci_im\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_oci_im:the_main_system_nios2_FFT_cpu_nios2_oci_im\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_nios2_oci_im" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_nios2_avalon_reg main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_avalon_reg:the_main_system_nios2_FFT_cpu_nios2_avalon_reg " "Elaborating entity \"main_system_nios2_FFT_cpu_nios2_avalon_reg\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_avalon_reg:the_main_system_nios2_FFT_cpu_nios2_avalon_reg\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_nios2_avalon_reg" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_nios2_ocimem main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_ocimem:the_main_system_nios2_FFT_cpu_nios2_ocimem " "Elaborating entity \"main_system_nios2_FFT_cpu_nios2_ocimem\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_ocimem:the_main_system_nios2_FFT_cpu_nios2_ocimem\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_nios2_ocimem" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_ociram_sp_ram_module main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_ocimem:the_main_system_nios2_FFT_cpu_nios2_ocimem\|main_system_nios2_FFT_cpu_ociram_sp_ram_module:main_system_nios2_FFT_cpu_ociram_sp_ram " "Elaborating entity \"main_system_nios2_FFT_cpu_ociram_sp_ram_module\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_ocimem:the_main_system_nios2_FFT_cpu_nios2_ocimem\|main_system_nios2_FFT_cpu_ociram_sp_ram_module:main_system_nios2_FFT_cpu_ociram_sp_ram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "main_system_nios2_FFT_cpu_ociram_sp_ram" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_ocimem:the_main_system_nios2_FFT_cpu_nios2_ocimem\|main_system_nios2_FFT_cpu_ociram_sp_ram_module:main_system_nios2_FFT_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_ocimem:the_main_system_nios2_FFT_cpu_nios2_ocimem\|main_system_nios2_FFT_cpu_ociram_sp_ram_module:main_system_nios2_FFT_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_altsyncram" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821715728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821715728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_ocimem:the_main_system_nios2_FFT_cpu_nios2_ocimem\|main_system_nios2_FFT_cpu_ociram_sp_ram_module:main_system_nios2_FFT_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_nios2_ocimem:the_main_system_nios2_FFT_cpu_nios2_ocimem\|main_system_nios2_FFT_cpu_ociram_sp_ram_module:main_system_nios2_FFT_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_debug_slave_wrapper main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_debug_slave_wrapper:the_main_system_nios2_FFT_cpu_debug_slave_wrapper " "Elaborating entity \"main_system_nios2_FFT_cpu_debug_slave_wrapper\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_debug_slave_wrapper:the_main_system_nios2_FFT_cpu_debug_slave_wrapper\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_debug_slave_wrapper" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_debug_slave_tck main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_debug_slave_wrapper:the_main_system_nios2_FFT_cpu_debug_slave_wrapper\|main_system_nios2_FFT_cpu_debug_slave_tck:the_main_system_nios2_FFT_cpu_debug_slave_tck " "Elaborating entity \"main_system_nios2_FFT_cpu_debug_slave_tck\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_debug_slave_wrapper:the_main_system_nios2_FFT_cpu_debug_slave_wrapper\|main_system_nios2_FFT_cpu_debug_slave_tck:the_main_system_nios2_FFT_cpu_debug_slave_tck\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_wrapper.v" "the_main_system_nios2_FFT_cpu_debug_slave_tck" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_FFT_cpu_debug_slave_sysclk main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_debug_slave_wrapper:the_main_system_nios2_FFT_cpu_debug_slave_wrapper\|main_system_nios2_FFT_cpu_debug_slave_sysclk:the_main_system_nios2_FFT_cpu_debug_slave_sysclk " "Elaborating entity \"main_system_nios2_FFT_cpu_debug_slave_sysclk\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_debug_slave_wrapper:the_main_system_nios2_FFT_cpu_debug_slave_wrapper\|main_system_nios2_FFT_cpu_debug_slave_sysclk:the_main_system_nios2_FFT_cpu_debug_slave_sysclk\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_wrapper.v" "the_main_system_nios2_FFT_cpu_debug_slave_sysclk" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_debug_slave_wrapper:the_main_system_nios2_FFT_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_nios2_FFT_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_debug_slave_wrapper:the_main_system_nios2_FFT_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_nios2_FFT_cpu_debug_slave_phy\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_wrapper.v" "main_system_nios2_FFT_cpu_debug_slave_phy" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_debug_slave_wrapper:the_main_system_nios2_FFT_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_nios2_FFT_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_debug_slave_wrapper:the_main_system_nios2_FFT_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_nios2_FFT_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_debug_slave_wrapper:the_main_system_nios2_FFT_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_nios2_FFT_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_debug_slave_wrapper:the_main_system_nios2_FFT_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_nios2_FFT_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_debug_slave_wrapper:the_main_system_nios2_FFT_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_nios2_FFT_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"main_system:u0\|main_system_nios2_FFT:nios2_fft\|main_system_nios2_FFT_cpu:cpu\|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci\|main_system_nios2_FFT_cpu_debug_slave_wrapper:the_main_system_nios2_FFT_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_nios2_FFT_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition " "Elaborating entity \"main_system_nios2_sound_acquisition\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\"" {  } { { "db/ip/main_system/main_system.vhd" "nios2_sound_acquisition" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821715944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition.v" "cpu" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821716026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_test_bench main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_test_bench:the_main_system_nios2_sound_acquisition_cpu_test_bench " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_test_bench\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_test_bench:the_main_system_nios2_sound_acquisition_cpu_test_bench\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_test_bench" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821716749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_ic_data_module main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_ic_data_module:main_system_nios2_sound_acquisition_cpu_ic_data " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_ic_data_module\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_ic_data_module:main_system_nios2_sound_acquisition_cpu_ic_data\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "main_system_nios2_sound_acquisition_cpu_ic_data" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821716833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_ic_tag_module main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_ic_tag_module:main_system_nios2_sound_acquisition_cpu_ic_tag " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_ic_tag_module\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_ic_tag_module:main_system_nios2_sound_acquisition_cpu_ic_tag\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "main_system_nios2_sound_acquisition_cpu_ic_tag" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821716918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_ic_tag_module:main_system_nios2_sound_acquisition_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_ic_tag_module:main_system_nios2_sound_acquisition_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_altsyncram" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821716931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821717031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821717031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_ic_tag_module:main_system_nios2_sound_acquisition_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_ic_tag_module:main_system_nios2_sound_acquisition_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821717034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_bht_module main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_bht_module:main_system_nios2_sound_acquisition_cpu_bht " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_bht_module\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_bht_module:main_system_nios2_sound_acquisition_cpu_bht\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "main_system_nios2_sound_acquisition_cpu_bht" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821717140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_register_bank_a_module main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_register_bank_a_module:main_system_nios2_sound_acquisition_cpu_register_bank_a " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_register_bank_a_module\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_register_bank_a_module:main_system_nios2_sound_acquisition_cpu_register_bank_a\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "main_system_nios2_sound_acquisition_cpu_register_bank_a" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821717243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_register_bank_b_module main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_register_bank_b_module:main_system_nios2_sound_acquisition_cpu_register_bank_b " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_register_bank_b_module\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_register_bank_b_module:main_system_nios2_sound_acquisition_cpu_register_bank_b\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "main_system_nios2_sound_acquisition_cpu_register_bank_b" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821717340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_mult_cell main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_mult_cell:the_main_system_nios2_sound_acquisition_cpu_mult_cell " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_mult_cell\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_mult_cell:the_main_system_nios2_sound_acquisition_cpu_mult_cell\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_mult_cell" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821717365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_dc_tag_module main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_dc_tag_module:main_system_nios2_sound_acquisition_cpu_dc_tag " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_dc_tag_module\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_dc_tag_module:main_system_nios2_sound_acquisition_cpu_dc_tag\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "main_system_nios2_sound_acquisition_cpu_dc_tag" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821718639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_dc_data_module main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_dc_data_module:main_system_nios2_sound_acquisition_cpu_dc_data " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_dc_data_module\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_dc_data_module:main_system_nios2_sound_acquisition_cpu_dc_data\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "main_system_nios2_sound_acquisition_cpu_dc_data" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821718723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_dc_victim_module main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_dc_victim_module:main_system_nios2_sound_acquisition_cpu_dc_victim " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_dc_victim_module\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_dc_victim_module:main_system_nios2_sound_acquisition_cpu_dc_victim\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "main_system_nios2_sound_acquisition_cpu_dc_victim" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821718811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_nios2_oci main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_nios2_oci\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_nios2_oci" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821718899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_nios2_oci_debug main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_debug:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_debug " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_nios2_oci_debug\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_debug:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_debug\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_nios2_oci_debug" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821719018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_nios2_oci_break main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_break:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_break " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_nios2_oci_break\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_break:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_break\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_nios2_oci_break" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821719097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_nios2_oci_xbrk main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_xbrk:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_xbrk " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_nios2_oci_xbrk\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_xbrk:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_nios2_oci_xbrk" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821719199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_nios2_oci_dbrk main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_dbrk:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_dbrk " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_nios2_oci_dbrk\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_dbrk:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_nios2_oci_dbrk" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821719276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_nios2_oci_itrace main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_itrace:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_itrace " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_nios2_oci_itrace\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_itrace:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_itrace\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_nios2_oci_itrace" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821719358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_nios2_oci_dtrace main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_dtrace:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_dtrace " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_nios2_oci_dtrace\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_dtrace:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_nios2_oci_dtrace" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821719443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_nios2_oci_td_mode main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_dtrace:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_dtrace\|main_system_nios2_sound_acquisition_cpu_nios2_oci_td_mode:main_system_nios2_sound_acquisition_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_nios2_oci_td_mode\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_dtrace:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_dtrace\|main_system_nios2_sound_acquisition_cpu_nios2_oci_td_mode:main_system_nios2_sound_acquisition_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "main_system_nios2_sound_acquisition_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821719542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821719618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_nios2_oci_compute_input_tm_cnt main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo\|main_system_nios2_sound_acquisition_cpu_nios2_oci_compute_input_tm_cnt:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo\|main_system_nios2_sound_acquisition_cpu_nios2_oci_compute_input_tm_cnt:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821719778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_wrptr_inc main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo\|main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_wrptr_inc:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo\|main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_wrptr_inc:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821719864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_cnt_inc main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo\|main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_cnt_inc:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo\|main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_cnt_inc:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821719960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_nios2_oci_pib main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_pib:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_pib " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_nios2_oci_pib\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_pib:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_pib\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_nios2_oci_pib" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821720048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_nios2_oci_im main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_im:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_im " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_nios2_oci_im\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_oci_im:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_im\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_nios2_oci_im" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821720133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_nios2_avalon_reg main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_avalon_reg:the_main_system_nios2_sound_acquisition_cpu_nios2_avalon_reg " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_nios2_avalon_reg\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_avalon_reg:the_main_system_nios2_sound_acquisition_cpu_nios2_avalon_reg\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_nios2_avalon_reg" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821720228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_nios2_ocimem main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_ocimem:the_main_system_nios2_sound_acquisition_cpu_nios2_ocimem " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_nios2_ocimem\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_ocimem:the_main_system_nios2_sound_acquisition_cpu_nios2_ocimem\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_nios2_ocimem" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821720312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_ociram_sp_ram_module main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_ocimem:the_main_system_nios2_sound_acquisition_cpu_nios2_ocimem\|main_system_nios2_sound_acquisition_cpu_ociram_sp_ram_module:main_system_nios2_sound_acquisition_cpu_ociram_sp_ram " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_ociram_sp_ram_module\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_nios2_ocimem:the_main_system_nios2_sound_acquisition_cpu_nios2_ocimem\|main_system_nios2_sound_acquisition_cpu_ociram_sp_ram_module:main_system_nios2_sound_acquisition_cpu_ociram_sp_ram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "main_system_nios2_sound_acquisition_cpu_ociram_sp_ram" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821720448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper:the_main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper:the_main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821720470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_debug_slave_tck main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper:the_main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper\|main_system_nios2_sound_acquisition_cpu_debug_slave_tck:the_main_system_nios2_sound_acquisition_cpu_debug_slave_tck " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_debug_slave_tck\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper:the_main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper\|main_system_nios2_sound_acquisition_cpu_debug_slave_tck:the_main_system_nios2_sound_acquisition_cpu_debug_slave_tck\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper.v" "the_main_system_nios2_sound_acquisition_cpu_debug_slave_tck" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821720480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper:the_main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper\|main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk:the_main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk " "Elaborating entity \"main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk\" for hierarchy \"main_system:u0\|main_system_nios2_sound_acquisition:nios2_sound_acquisition\|main_system_nios2_sound_acquisition_cpu:cpu\|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci\|main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper:the_main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper\|main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk:the_main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper.v" "the_main_system_nios2_sound_acquisition_cpu_debug_slave_sysclk" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821720548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_onchip_memory main_system:u0\|main_system_onchip_memory:onchip_memory " "Elaborating entity \"main_system_onchip_memory\" for hierarchy \"main_system:u0\|main_system_onchip_memory:onchip_memory\"" {  } { { "db/ip/main_system/main_system.vhd" "onchip_memory" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821720626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_onchip_memory.v" "the_altsyncram" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821720638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_onchip_memory.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821720650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821720650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file main_system_onchip_memory.hex " "Parameter \"init_file\" = \"main_system_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821720650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821720650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821720650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821720650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821720650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821720650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821720650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821720650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821720650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821720650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821720650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821720650 ""}  } { { "db/ip/main_system/submodules/main_system_onchip_memory.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591821720650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9nn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9nn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9nn1 " "Found entity 1: altsyncram_9nn1" {  } { { "db/altsyncram_9nn1.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altsyncram_9nn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821720756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821720756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9nn1 main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9nn1:auto_generated " "Elaborating entity \"altsyncram_9nn1\" for hierarchy \"main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9nn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821720758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821722179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821722179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9nn1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9nn1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_9nn1.tdf" "decode3" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altsyncram_9nn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821722182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821722237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821722237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9nn1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9nn1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_9nn1.tdf" "mux2" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altsyncram_9nn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821722239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_onchip_memory_nios2_FFT main_system:u0\|main_system_onchip_memory_nios2_FFT:onchip_memory_nios2_fft " "Elaborating entity \"main_system_onchip_memory_nios2_FFT\" for hierarchy \"main_system:u0\|main_system_onchip_memory_nios2_FFT:onchip_memory_nios2_fft\"" {  } { { "db/ip/main_system/main_system.vhd" "onchip_memory_nios2_fft" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821722334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_onchip_memory_nios2_FFT:onchip_memory_nios2_fft\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_onchip_memory_nios2_FFT:onchip_memory_nios2_fft\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_onchip_memory_nios2_FFT.v" "the_altsyncram" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_onchip_memory_nios2_FFT.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821722348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_onchip_memory_nios2_FFT:onchip_memory_nios2_fft\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"main_system:u0\|main_system_onchip_memory_nios2_FFT:onchip_memory_nios2_fft\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_onchip_memory_nios2_FFT.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_onchip_memory_nios2_FFT.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821722364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_onchip_memory_nios2_FFT:onchip_memory_nios2_fft\|altsyncram:the_altsyncram " "Instantiated megafunction \"main_system:u0\|main_system_onchip_memory_nios2_FFT:onchip_memory_nios2_fft\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821722364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file main_system_onchip_memory_nios2_FFT.hex " "Parameter \"init_file\" = \"main_system_onchip_memory_nios2_FFT.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821722364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821722364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821722364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821722364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821722364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821722364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821722364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821722364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821722364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821722364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821722364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821722364 ""}  } { { "db/ip/main_system/submodules/main_system_onchip_memory_nios2_FFT.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_onchip_memory_nios2_FFT.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591821722364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_imo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_imo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_imo1 " "Found entity 1: altsyncram_imo1" {  } { { "db/altsyncram_imo1.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altsyncram_imo1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821722467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821722467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_imo1 main_system:u0\|main_system_onchip_memory_nios2_FFT:onchip_memory_nios2_fft\|altsyncram:the_altsyncram\|altsyncram_imo1:auto_generated " "Elaborating entity \"altsyncram_imo1\" for hierarchy \"main_system:u0\|main_system_onchip_memory_nios2_FFT:onchip_memory_nios2_fft\|altsyncram:the_altsyncram\|altsyncram_imo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821722469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_pio_LEDS main_system:u0\|main_system_pio_LEDS:pio_leds " "Elaborating entity \"main_system_pio_LEDS\" for hierarchy \"main_system:u0\|main_system_pio_LEDS:pio_leds\"" {  } { { "db/ip/main_system/main_system.vhd" "pio_leds" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821723935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_pio_buttons main_system:u0\|main_system_pio_buttons:pio_buttons " "Elaborating entity \"main_system_pio_buttons\" for hierarchy \"main_system:u0\|main_system_pio_buttons:pio_buttons\"" {  } { { "db/ip/main_system/main_system.vhd" "pio_buttons" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821723945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_pio_switches main_system:u0\|main_system_pio_switches:pio_switches " "Elaborating entity \"main_system_pio_switches\" for hierarchy \"main_system:u0\|main_system_pio_switches:pio_switches\"" {  } { { "db/ip/main_system/main_system.vhd" "pio_switches" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821723956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_pll main_system:u0\|main_system_pll:pll " "Elaborating entity \"main_system_pll\" for hierarchy \"main_system:u0\|main_system_pll:pll\"" {  } { { "db/ip/main_system/main_system.vhd" "pll" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821723971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/main_system/submodules/main_system_pll.v" "altera_pll_i" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821724000 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1591821724051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/main_system/submodules/main_system_pll.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821724075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 -3750 ps " "Parameter \"phase_shift2\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 12.295081 MHz " "Parameter \"output_clock_frequency3\" = \"12.295081 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821724076 ""}  } { { "db/ip/main_system/submodules/main_system_pll.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591821724076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_sysid_qsys_0 main_system:u0\|main_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"main_system_sysid_qsys_0\" for hierarchy \"main_system:u0\|main_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/main_system/main_system.vhd" "sysid_qsys_0" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821724080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_uart_0 main_system:u0\|main_system_uart_0:uart_0 " "Elaborating entity \"main_system_uart_0\" for hierarchy \"main_system:u0\|main_system_uart_0:uart_0\"" {  } { { "db/ip/main_system/main_system.vhd" "uart_0" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821724084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_uart_0_tx main_system:u0\|main_system_uart_0:uart_0\|main_system_uart_0_tx:the_main_system_uart_0_tx " "Elaborating entity \"main_system_uart_0_tx\" for hierarchy \"main_system:u0\|main_system_uart_0:uart_0\|main_system_uart_0_tx:the_main_system_uart_0_tx\"" {  } { { "db/ip/main_system/submodules/main_system_uart_0.v" "the_main_system_uart_0_tx" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821724090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_uart_0_rx main_system:u0\|main_system_uart_0:uart_0\|main_system_uart_0_rx:the_main_system_uart_0_rx " "Elaborating entity \"main_system_uart_0_rx\" for hierarchy \"main_system:u0\|main_system_uart_0:uart_0\|main_system_uart_0_rx:the_main_system_uart_0_rx\"" {  } { { "db/ip/main_system/submodules/main_system_uart_0.v" "the_main_system_uart_0_rx" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821724105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_uart_0_rx_stimulus_source main_system:u0\|main_system_uart_0:uart_0\|main_system_uart_0_rx:the_main_system_uart_0_rx\|main_system_uart_0_rx_stimulus_source:the_main_system_uart_0_rx_stimulus_source " "Elaborating entity \"main_system_uart_0_rx_stimulus_source\" for hierarchy \"main_system:u0\|main_system_uart_0:uart_0\|main_system_uart_0_rx:the_main_system_uart_0_rx\|main_system_uart_0_rx_stimulus_source:the_main_system_uart_0_rx_stimulus_source\"" {  } { { "db/ip/main_system/submodules/main_system_uart_0.v" "the_main_system_uart_0_rx_stimulus_source" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821724119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_uart_0_regs main_system:u0\|main_system_uart_0:uart_0\|main_system_uart_0_regs:the_main_system_uart_0_regs " "Elaborating entity \"main_system_uart_0_regs\" for hierarchy \"main_system:u0\|main_system_uart_0:uart_0\|main_system_uart_0_regs:the_main_system_uart_0_regs\"" {  } { { "db/ip/main_system/submodules/main_system_uart_0.v" "the_main_system_uart_0_regs" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821724128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"main_system_mm_interconnect_0\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/main_system/main_system.vhd" "mm_interconnect_0" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 1051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821724139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_sound_acquisition_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_sound_acquisition_data_master_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "nios2_sound_acquisition_data_master_translator" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_fft_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_fft_instruction_master_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "nios2_fft_instruction_master_translator" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_sound_acquisition_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_sound_acquisition_instruction_master_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "nios2_sound_acquisition_instruction_master_translator" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "audio_0_avalon_audio_slave_translator" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "audio_and_video_config_0_avalon_av_config_slave_translator" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "mailbox_simple_0_avmm_msg_sender_translator" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_sound_acquisition_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_sound_acquisition_debug_mem_slave_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "nios2_sound_acquisition_debug_mem_slave_translator" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_buttons_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_buttons_s1_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "pio_buttons_s1_translator" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mutex_sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mutex_sdram_s1_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "mutex_sdram_s1_translator" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "mailbox_simple_0_avmm_msg_receiver_translator" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "uart_0_s1_translator" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_sound_acquisition_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_sound_acquisition_data_master_agent\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "nios2_sound_acquisition_data_master_agent" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_fft_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_fft_data_master_agent\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "nios2_fft_data_master_agent" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_fft_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_fft_instruction_master_agent\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "nios2_fft_instruction_master_agent" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_sound_acquisition_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_sound_acquisition_instruction_master_agent\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "nios2_sound_acquisition_instruction_master_agent" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/main_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent_rsp_fifo" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/main_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router:router " "Elaborating entity \"main_system_mm_interconnect_0_router\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 4977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router:router\|main_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router:router\|main_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_001 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"main_system_mm_interconnect_0_router_001\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_001" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 4993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_001_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_001:router_001\|main_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_001:router_001\|main_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_002 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"main_system_mm_interconnect_0_router_002\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_002" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_002_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_002:router_002\|main_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_002:router_002\|main_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_003 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"main_system_mm_interconnect_0_router_003\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_003" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_003_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_003:router_003\|main_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_003:router_003\|main_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_004 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"main_system_mm_interconnect_0_router_004\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_004" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_004_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_004:router_004\|main_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_004:router_004\|main_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_009 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"main_system_mm_interconnect_0_router_009\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_009" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_009_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_009:router_009\|main_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_009:router_009\|main_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_011 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"main_system_mm_interconnect_0_router_011\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_011:router_011\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_011" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_011_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_011:router_011\|main_system_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_011_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_011:router_011\|main_system_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_011.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_014 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"main_system_mm_interconnect_0_router_014\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_014:router_014\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_014" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_014_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_014:router_014\|main_system_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_014_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_014:router_014\|main_system_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_014.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_015 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_015:router_015 " "Elaborating entity \"main_system_mm_interconnect_0_router_015\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_015:router_015\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_015" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_015_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_015:router_015\|main_system_mm_interconnect_0_router_015_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_015_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_015:router_015\|main_system_mm_interconnect_0_router_015_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_015.sv" "the_default_decode" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_015.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_016 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_016:router_016 " "Elaborating entity \"main_system_mm_interconnect_0_router_016\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_016:router_016\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_016" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_016_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_016:router_016\|main_system_mm_interconnect_0_router_016_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_016_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_016:router_016\|main_system_mm_interconnect_0_router_016_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_016.sv" "the_default_decode" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_016.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_sound_acquisition_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_sound_acquisition_data_master_limiter\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "nios2_sound_acquisition_data_master_limiter" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_fft_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_fft_data_master_limiter\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "nios2_fft_data_master_limiter" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821725971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_cmd_demux main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"main_system_mm_interconnect_0_cmd_demux\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_cmd_demux_001 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"main_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_cmd_demux_002 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"main_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_cmd_demux_003 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"main_system_mm_interconnect_0_cmd_demux_003\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cmd_demux_003" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_cmd_mux main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"main_system_mm_interconnect_0_cmd_mux\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_cmd_mux_005 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"main_system_mm_interconnect_0_cmd_mux_005\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cmd_mux_005" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 5815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_005.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_rsp_demux main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"main_system_mm_interconnect_0_rsp_demux\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 6032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_rsp_demux_005 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"main_system_mm_interconnect_0_rsp_demux_005\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "rsp_demux_005" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 6123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_rsp_demux_007 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"main_system_mm_interconnect_0_rsp_demux_007\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "rsp_demux_007" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 6169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_rsp_mux main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"main_system_mm_interconnect_0_rsp_mux\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 6400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_rsp_mux_001 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"main_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 6447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_001.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_rsp_mux_002 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"main_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 6470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_rsp_mux_003 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"main_system_mm_interconnect_0_rsp_mux_003\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "rsp_mux_003" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 6499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_003.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_rsp_width_adapter" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 6565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726396 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/main_system/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591821726409 "|Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/main_system/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591821726411 "|Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/main_system/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591821726411 "|Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_cmd_width_adapter" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 6631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "crosser" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 6665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_avalon_st_adapter main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"main_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 6796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_avalon_st_adapter_007 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 " "Elaborating entity \"main_system_mm_interconnect_0_avalon_st_adapter_007\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "avalon_st_adapter_007" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 6999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|main_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0 " "Elaborating entity \"main_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|main_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_007.v" "error_adapter_0" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_007.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_irq_mapper main_system:u0\|main_system_irq_mapper:irq_mapper " "Elaborating entity \"main_system_irq_mapper\" for hierarchy \"main_system:u0\|main_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/main_system/main_system.vhd" "irq_mapper" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_irq_mapper_001 main_system:u0\|main_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"main_system_irq_mapper_001\" for hierarchy \"main_system:u0\|main_system_irq_mapper_001:irq_mapper_001\"" {  } { { "db/ip/main_system/main_system.vhd" "irq_mapper_001" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_rst_controller main_system:u0\|main_system_rst_controller:rst_controller " "Elaborating entity \"main_system_rst_controller\" for hierarchy \"main_system:u0\|main_system_rst_controller:rst_controller\"" {  } { { "db/ip/main_system/main_system.vhd" "rst_controller" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726644 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req main_system_rst_controller.vhd(55) " "VHDL Signal Declaration warning at main_system_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/main_system/main_system_rst_controller.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591821726645 "|Lab|main_system:u0|main_system_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller main_system:u0\|main_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"main_system:u0\|main_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/main_system/main_system_rst_controller.vhd" "rst_controller" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer main_system:u0\|main_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"main_system:u0\|main_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/main_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer main_system:u0\|main_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"main_system:u0\|main_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/main_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_rst_controller_001 main_system:u0\|main_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"main_system_rst_controller_001\" for hierarchy \"main_system:u0\|main_system_rst_controller_001:rst_controller_001\"" {  } { { "db/ip/main_system/main_system.vhd" "rst_controller_001" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller main_system:u0\|main_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"main_system:u0\|main_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/main_system/main_system_rst_controller_001.vhd" "rst_controller_001" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_rst_controller main_system:u0\|main_system_rst_controller:rst_controller_002 " "Elaborating entity \"main_system_rst_controller\" for hierarchy \"main_system:u0\|main_system_rst_controller:rst_controller_002\"" {  } { { "db/ip/main_system/main_system.vhd" "rst_controller_002" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system.vhd" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726688 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req main_system_rst_controller.vhd(55) " "VHDL Signal Declaration warning at main_system_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/main_system/main_system_rst_controller.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591821726690 "|Lab|main_system:u0|main_system_rst_controller:rst_controller_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller main_system:u0\|main_system_rst_controller:rst_controller_002\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"main_system:u0\|main_system_rst_controller:rst_controller_002\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/main_system/main_system_rst_controller.vhd" "rst_controller" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/main_system_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821726696 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_main_system_nios2_sound_acquisition_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_main_system_nios2_sound_acquisition_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" "the_main_system_nios2_sound_acquisition_cpu_nios2_oci_itrace" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1591821731704 "|Lab|main_system:u0|main_system_nios2_sound_acquisition:nios2_sound_acquisition|main_system_nios2_sound_acquisition_cpu:cpu|main_system_nios2_sound_acquisition_cpu_nios2_oci:the_main_system_nios2_sound_acquisition_cpu_nios2_oci|main_system_nios2_sound_acquisition_cpu_nios2_oci_itrace:the_main_system_nios2_sound_acquisition_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_main_system_nios2_FFT_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_main_system_nios2_FFT_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" "the_main_system_nios2_FFT_cpu_nios2_oci_itrace" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1591821731873 "|Lab|main_system:u0|main_system_nios2_FFT:nios2_fft|main_system_nios2_FFT_cpu:cpu|main_system_nios2_FFT_cpu_nios2_oci:the_main_system_nios2_FFT_cpu_nios2_oci|main_system_nios2_FFT_cpu_nios2_oci_itrace:the_main_system_nios2_FFT_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1591821733676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.06.10.22:42:24 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2020.06.10.22:42:24 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821744250 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821754837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821755774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821760632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821761148 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821761682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821762310 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821762328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821762330 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1591821763244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821764317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821764317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821764842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821764842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821764847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821764847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821765162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821765162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821765676 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821765676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821765676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821766059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821766059 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1591821776666 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1591821776666 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1719@lamipc54.epfl.ch " "Can't contact license server \"1719@lamipc54.epfl.ch\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 2 1591821808465 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1719@lamipc54.epfl.ch " "Can't contact license server \"1719@lamipc54.epfl.ch\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 1 1591821808953 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1719@lamipc54.epfl.ch " "Can't contact license server \"1719@lamipc54.epfl.ch\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 0 1591821804533 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591821814420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591821814420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591821814420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591821814420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591821814420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591821814420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591821814420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591821814420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591821814420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591821814420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591821814420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591821814420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591821814420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591821814420 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591821814420 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591821814420 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1591821814420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821814479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821814479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821814479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821814479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821814479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821814479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821814479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821814479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821814479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821814479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821814479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821814479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821814479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821814479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821814479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591821814479 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591821814479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591821814552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821814552 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1591821815459 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1591821815459 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1591821815667 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1591821815667 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1591821815667 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1591821815667 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1591821815668 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1591821815668 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1591821815731 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1719@lamipc54.epfl.ch " "Can't contact license server \"1719@lamipc54.epfl.ch\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 2 1591821836921 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1719@lamipc54.epfl.ch " "Can't contact license server \"1719@lamipc54.epfl.ch\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 1 1591821836924 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1719@lamipc54.epfl.ch " "Can't contact license server \"1719@lamipc54.epfl.ch\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 0 1591821836921 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[1\]\" and its non-tri-state driver." {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1591821841634 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 2 1591821841634 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[0\] " "bidirectional pin \"GPIO_0_D\[0\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821841635 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 2 1591821841635 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821841827 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821841827 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821841827 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 2 1591821841827 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[2\] " "bidirectional pin \"GPIO_0_D\[2\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[3\] " "bidirectional pin \"GPIO_0_D\[3\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[4\] " "bidirectional pin \"GPIO_0_D\[4\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[5\] " "bidirectional pin \"GPIO_0_D\[5\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[6\] " "bidirectional pin \"GPIO_0_D\[6\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[7\] " "bidirectional pin \"GPIO_0_D\[7\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[8\] " "bidirectional pin \"GPIO_0_D\[8\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[9\] " "bidirectional pin \"GPIO_0_D\[9\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[10\] " "bidirectional pin \"GPIO_0_D\[10\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[11\] " "bidirectional pin \"GPIO_0_D\[11\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[12\] " "bidirectional pin \"GPIO_0_D\[12\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[13\] " "bidirectional pin \"GPIO_0_D\[13\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[14\] " "bidirectional pin \"GPIO_0_D\[14\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[15\] " "bidirectional pin \"GPIO_0_D\[15\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[16\] " "bidirectional pin \"GPIO_0_D\[16\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[17\] " "bidirectional pin \"GPIO_0_D\[17\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[18\] " "bidirectional pin \"GPIO_0_D\[18\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[19\] " "bidirectional pin \"GPIO_0_D\[19\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[20\] " "bidirectional pin \"GPIO_0_D\[20\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[21\] " "bidirectional pin \"GPIO_0_D\[21\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[22\] " "bidirectional pin \"GPIO_0_D\[22\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[23\] " "bidirectional pin \"GPIO_0_D\[23\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[24\] " "bidirectional pin \"GPIO_0_D\[24\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[25\] " "bidirectional pin \"GPIO_0_D\[25\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[26\] " "bidirectional pin \"GPIO_0_D\[26\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[27\] " "bidirectional pin \"GPIO_0_D\[27\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[28\] " "bidirectional pin \"GPIO_0_D\[28\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[29\] " "bidirectional pin \"GPIO_0_D\[29\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[30\] " "bidirectional pin \"GPIO_0_D\[30\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[31\] " "bidirectional pin \"GPIO_0_D\[31\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[32\] " "bidirectional pin \"GPIO_0_D\[32\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[33\] " "bidirectional pin \"GPIO_0_D\[33\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[34\] " "bidirectional pin \"GPIO_0_D\[34\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[35\] " "bidirectional pin \"GPIO_0_D\[35\]\" has no driver" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1591821842622 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 2 1591821842622 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[1\]~synth " "Node \"GPIO_0_D\[1\]~synth\"" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591821844133 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1591821844133 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591821844135 "|Lab|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1591821844135 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821845393 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "404 " "404 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591821856618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821857406 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/output_files/Lab4.map.smsg " "Generated suppressed messages file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821858875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "19 0 4 0 0 " "Adding 19 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591821862990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591821862990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9768 " "Implemented 9768 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591821864693 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591821864693 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "56 " "Implemented 56 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1591821864693 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8764 " "Implemented 8764 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591821864693 ""} { "Info" "ICUT_CUT_TM_RAMS" "881 " "Implemented 881 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1591821864693 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1591821864693 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1591821864693 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591821864693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1415 " "Peak virtual memory: 1415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591821864825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 10 22:44:24 2020 " "Processing ended: Wed Jun 10 22:44:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591821864825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:03 " "Elapsed time: 00:07:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591821864825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:49 " "Total CPU time (on all processors): 00:06:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591821864825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591821864825 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1719@lamipc54.epfl.ch " "Can't contact license server \"1719@lamipc54.epfl.ch\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1591821881199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1591821882417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591821882419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 10 22:44:25 2020 " "Processing started: Wed Jun 10 22:44:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591821882419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1591821882419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1591821882419 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1591821882556 ""}
{ "Info" "0" "" "Project  = Lab4" {  } {  } 0 0 "Project  = Lab4" 0 0 "Fitter" 0 0 1591821882559 ""}
{ "Info" "0" "" "Revision = Lab4" {  } {  } 0 0 "Revision = Lab4" 0 0 "Fitter" 0 0 1591821882559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1591821883758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1591821883758 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab4 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Lab4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1591821884093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591821884271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591821884271 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1591821884726 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1591821886887 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1591821886958 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1591821890489 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1591821892180 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1591821920992 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1591821921513 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1591821921513 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 5856 global CLKCTRL_G6 " "main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 5856 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1591821921925 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 1 global CLKCTRL_G3 " "main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1591821921925 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 1 global CLKCTRL_G7 " "main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1591821921925 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 634 global CLKCTRL_G4 " "main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 634 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1591821921925 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1591821921925 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591821921927 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591821924432 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1591821924432 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1591821924707 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1591821924711 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.sdc " "Reading SDC File: '/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1591821924749 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.sdc " "Reading SDC File: '/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1591821924760 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\|new_clk CLOCK_50 " "Register main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\|new_clk is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591821924862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1591821924862 "|Lab|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1591821925174 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1591821925175 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1591821925206 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1591821925206 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1591821925207 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591821925207 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591821925207 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1591821925207 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1591821925207 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1591821925781 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591821925819 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1591821926076 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1591821926077 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1591821926077 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1591821926077 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1591821926077 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1591821926077 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591821926077 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1591821926161 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1591821926165 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1591821926203 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1591821928446 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "28 Block RAM " "Packed 28 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1591821928494 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "160 DSP block " "Packed 160 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1591821928494 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1591821928494 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1591821928494 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "50 " "Created 50 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1591821928494 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1591821928494 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR0 " "Node \"DRAM_ADDR0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR1 " "Node \"DRAM_ADDR1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR10 " "Node \"DRAM_ADDR10\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR11 " "Node \"DRAM_ADDR11\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR12 " "Node \"DRAM_ADDR12\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR2 " "Node \"DRAM_ADDR2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR3 " "Node \"DRAM_ADDR3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR4 " "Node \"DRAM_ADDR4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR5 " "Node \"DRAM_ADDR5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR6 " "Node \"DRAM_ADDR6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR7 " "Node \"DRAM_ADDR7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR8 " "Node \"DRAM_ADDR8\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR9 " "Node \"DRAM_ADDR9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA0 " "Node \"DRAM_BA0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA1 " "Node \"DRAM_BA1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ0 " "Node \"DRAM_DQ0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ1 " "Node \"DRAM_DQ1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ10 " "Node \"DRAM_DQ10\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ11 " "Node \"DRAM_DQ11\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ12 " "Node \"DRAM_DQ12\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ13 " "Node \"DRAM_DQ13\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ14 " "Node \"DRAM_DQ14\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ15 " "Node \"DRAM_DQ15\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ2 " "Node \"DRAM_DQ2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ3 " "Node \"DRAM_DQ3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ4 " "Node \"DRAM_DQ4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ5 " "Node \"DRAM_DQ5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ6 " "Node \"DRAM_DQ6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ7 " "Node \"DRAM_DQ7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ8 " "Node \"DRAM_DQ8\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ9 " "Node \"DRAM_DQ9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D0 " "Node \"GPIO_0_D0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D1 " "Node \"GPIO_0_D1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D10 " "Node \"GPIO_0_D10\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D11 " "Node \"GPIO_0_D11\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D12 " "Node \"GPIO_0_D12\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D13 " "Node \"GPIO_0_D13\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D14 " "Node \"GPIO_0_D14\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D15 " "Node \"GPIO_0_D15\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D16 " "Node \"GPIO_0_D16\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D17 " "Node \"GPIO_0_D17\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D18 " "Node \"GPIO_0_D18\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D19 " "Node \"GPIO_0_D19\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D2 " "Node \"GPIO_0_D2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D20 " "Node \"GPIO_0_D20\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D21 " "Node \"GPIO_0_D21\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D22 " "Node \"GPIO_0_D22\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D23 " "Node \"GPIO_0_D23\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D24 " "Node \"GPIO_0_D24\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D25 " "Node \"GPIO_0_D25\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D26 " "Node \"GPIO_0_D26\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D27 " "Node \"GPIO_0_D27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D28 " "Node \"GPIO_0_D28\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D29 " "Node \"GPIO_0_D29\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D3 " "Node \"GPIO_0_D3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D30 " "Node \"GPIO_0_D30\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D31 " "Node \"GPIO_0_D31\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D32 " "Node \"GPIO_0_D32\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D33 " "Node \"GPIO_0_D33\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D34 " "Node \"GPIO_0_D34\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D35 " "Node \"GPIO_0_D35\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D4 " "Node \"GPIO_0_D4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D5 " "Node \"GPIO_0_D5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D6 " "Node \"GPIO_0_D6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D7 " "Node \"GPIO_0_D7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D8 " "Node \"GPIO_0_D8\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_D9 " "Node \"GPIO_0_D9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D0 " "Node \"GPIO_1_D0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D1 " "Node \"GPIO_1_D1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D10 " "Node \"GPIO_1_D10\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D11 " "Node \"GPIO_1_D11\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D12 " "Node \"GPIO_1_D12\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D13 " "Node \"GPIO_1_D13\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D14 " "Node \"GPIO_1_D14\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D15 " "Node \"GPIO_1_D15\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D16 " "Node \"GPIO_1_D16\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D17 " "Node \"GPIO_1_D17\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D18 " "Node \"GPIO_1_D18\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D19 " "Node \"GPIO_1_D19\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D2 " "Node \"GPIO_1_D2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D20 " "Node \"GPIO_1_D20\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D21 " "Node \"GPIO_1_D21\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D22 " "Node \"GPIO_1_D22\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D23 " "Node \"GPIO_1_D23\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D24 " "Node \"GPIO_1_D24\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D25 " "Node \"GPIO_1_D25\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D26 " "Node \"GPIO_1_D26\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D27 " "Node \"GPIO_1_D27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D28 " "Node \"GPIO_1_D28\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D29 " "Node \"GPIO_1_D29\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D3 " "Node \"GPIO_1_D3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D30 " "Node \"GPIO_1_D30\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D31 " "Node \"GPIO_1_D31\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D32 " "Node \"GPIO_1_D32\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D33 " "Node \"GPIO_1_D33\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D34 " "Node \"GPIO_1_D34\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D35 " "Node \"GPIO_1_D35\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D4 " "Node \"GPIO_1_D4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D5 " "Node \"GPIO_1_D5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D6 " "Node \"GPIO_1_D6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D7 " "Node \"GPIO_1_D7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D8 " "Node \"GPIO_1_D8\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D9 " "Node \"GPIO_1_D9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[0\] " "Node \"GPIO_1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[10\] " "Node \"GPIO_1_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[11\] " "Node \"GPIO_1_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[12\] " "Node \"GPIO_1_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[13\] " "Node \"GPIO_1_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[14\] " "Node \"GPIO_1_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[15\] " "Node \"GPIO_1_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[16\] " "Node \"GPIO_1_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[17\] " "Node \"GPIO_1_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[18\] " "Node \"GPIO_1_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[19\] " "Node \"GPIO_1_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[1\] " "Node \"GPIO_1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[20\] " "Node \"GPIO_1_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[21\] " "Node \"GPIO_1_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[22\] " "Node \"GPIO_1_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[23\] " "Node \"GPIO_1_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[24\] " "Node \"GPIO_1_D\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[25\] " "Node \"GPIO_1_D\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[26\] " "Node \"GPIO_1_D\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[27\] " "Node \"GPIO_1_D\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[28\] " "Node \"GPIO_1_D\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[29\] " "Node \"GPIO_1_D\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[2\] " "Node \"GPIO_1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[30\] " "Node \"GPIO_1_D\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[31\] " "Node \"GPIO_1_D\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[32\] " "Node \"GPIO_1_D\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[33\] " "Node \"GPIO_1_D\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[34\] " "Node \"GPIO_1_D\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[35\] " "Node \"GPIO_1_D\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[3\] " "Node \"GPIO_1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[4\] " "Node \"GPIO_1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[5\] " "Node \"GPIO_1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[6\] " "Node \"GPIO_1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[7\] " "Node \"GPIO_1_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[8\] " "Node \"GPIO_1_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[9\] " "Node \"GPIO_1_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N0 " "Node \"HEX0_N0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N1 " "Node \"HEX0_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N2 " "Node \"HEX0_N2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N3 " "Node \"HEX0_N3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N4 " "Node \"HEX0_N4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N5 " "Node \"HEX0_N5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N6 " "Node \"HEX0_N6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[0\] " "Node \"HEX0_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[1\] " "Node \"HEX0_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[2\] " "Node \"HEX0_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[3\] " "Node \"HEX0_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[4\] " "Node \"HEX0_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[5\] " "Node \"HEX0_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[6\] " "Node \"HEX0_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N0 " "Node \"HEX1_N0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N1 " "Node \"HEX1_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N2 " "Node \"HEX1_N2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N3 " "Node \"HEX1_N3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N4 " "Node \"HEX1_N4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N5 " "Node \"HEX1_N5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N6 " "Node \"HEX1_N6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[0\] " "Node \"HEX1_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[1\] " "Node \"HEX1_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[2\] " "Node \"HEX1_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[3\] " "Node \"HEX1_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[4\] " "Node \"HEX1_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[5\] " "Node \"HEX1_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[6\] " "Node \"HEX1_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N0 " "Node \"HEX2_N0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N1 " "Node \"HEX2_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N2 " "Node \"HEX2_N2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N3 " "Node \"HEX2_N3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N4 " "Node \"HEX2_N4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N5 " "Node \"HEX2_N5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N6 " "Node \"HEX2_N6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[0\] " "Node \"HEX2_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[1\] " "Node \"HEX2_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[2\] " "Node \"HEX2_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[3\] " "Node \"HEX2_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[4\] " "Node \"HEX2_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[5\] " "Node \"HEX2_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[6\] " "Node \"HEX2_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N0 " "Node \"HEX3_N0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N1 " "Node \"HEX3_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N2 " "Node \"HEX3_N2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N3 " "Node \"HEX3_N3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N4 " "Node \"HEX3_N4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N5 " "Node \"HEX3_N5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N6 " "Node \"HEX3_N6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[0\] " "Node \"HEX3_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[1\] " "Node \"HEX3_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[2\] " "Node \"HEX3_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[3\] " "Node \"HEX3_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[4\] " "Node \"HEX3_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[5\] " "Node \"HEX3_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[6\] " "Node \"HEX3_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N0 " "Node \"HEX4_N0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N1 " "Node \"HEX4_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N2 " "Node \"HEX4_N2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N3 " "Node \"HEX4_N3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N4 " "Node \"HEX4_N4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N5 " "Node \"HEX4_N5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N6 " "Node \"HEX4_N6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[0\] " "Node \"HEX4_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[1\] " "Node \"HEX4_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[2\] " "Node \"HEX4_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[3\] " "Node \"HEX4_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[4\] " "Node \"HEX4_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[5\] " "Node \"HEX4_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[6\] " "Node \"HEX4_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N0 " "Node \"HEX5_N0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N1 " "Node \"HEX5_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N2 " "Node \"HEX5_N2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N3 " "Node \"HEX5_N3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N4 " "Node \"HEX5_N4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N5 " "Node \"HEX5_N5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N6 " "Node \"HEX5_N6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[0\] " "Node \"HEX5_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[1\] " "Node \"HEX5_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[2\] " "Node \"HEX5_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[3\] " "Node \"HEX5_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[4\] " "Node \"HEX5_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[5\] " "Node \"HEX5_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[6\] " "Node \"HEX5_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N0 " "Node \"KEY_N0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N1 " "Node \"KEY_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N2 " "Node \"KEY_N2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N3 " "Node \"KEY_N3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_N3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_0 " "Node \"LEDR_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_1 " "Node \"LEDR_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_2 " "Node \"LEDR_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_3 " "Node \"LEDR_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_4 " "Node \"LEDR_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_5 " "Node \"LEDR_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_6 " "Node \"LEDR_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_7 " "Node \"LEDR_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_8 " "Node \"LEDR_8\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_9 " "Node \"LEDR_9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_0 " "Node \"SW_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_1 " "Node \"SW_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_2 " "Node \"SW_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_3 " "Node \"SW_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_4 " "Node \"SW_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_5 " "Node \"SW_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_6 " "Node \"SW_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_7 " "Node \"SW_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_8 " "Node \"SW_8\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_9 " "Node \"SW_9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA0 " "Node \"TD_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA1 " "Node \"TD_DATA1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA2 " "Node \"TD_DATA2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA3 " "Node \"TD_DATA3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA4 " "Node \"TD_DATA4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA5 " "Node \"TD_DATA5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA6 " "Node \"TD_DATA6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA7 " "Node \"TD_DATA7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_0 " "Node \"VGA_B_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_1 " "Node \"VGA_B_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_2 " "Node \"VGA_B_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_3 " "Node \"VGA_B_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_4 " "Node \"VGA_B_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_5 " "Node \"VGA_B_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_6 " "Node \"VGA_B_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_7 " "Node \"VGA_B_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_0 " "Node \"VGA_G_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_1 " "Node \"VGA_G_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_2 " "Node \"VGA_G_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_3 " "Node \"VGA_G_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_4 " "Node \"VGA_G_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_5 " "Node \"VGA_G_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_6 " "Node \"VGA_G_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_7 " "Node \"VGA_G_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_0 " "Node \"VGA_R_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_1 " "Node \"VGA_R_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_2 " "Node \"VGA_R_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_3 " "Node \"VGA_R_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_4 " "Node \"VGA_R_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_5 " "Node \"VGA_R_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_6 " "Node \"VGA_R_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_7 " "Node \"VGA_R_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1591821929869 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1591821929869 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:40 " "Fitter preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591821929879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1591821941077 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1591821944958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:21 " "Fitter placement preparation operations ending: elapsed time is 00:01:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591822022662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1591822067139 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1591822097433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:31 " "Fitter placement operations ending: elapsed time is 00:00:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591822097433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1591822104895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X11_Y11 X21_Y22 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22" {  } { { "loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22"} { { 12 { 0 ""} 11 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1591822153605 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1591822153605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1591822221547 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1591822221547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:37 " "Fitter routing operations ending: elapsed time is 00:01:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591822221557 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 15.96 " "Total time spent on timing analysis during the Fitter is 15.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1591822238472 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591822238826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591822259577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591822259591 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591822273341 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:23 " "Fitter post-fit operations ending: elapsed time is 00:01:23" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591822321088 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1591822323398 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "39 " "Following 39 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[0\] a permanently disabled " "Pin GPIO_0_D\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[0] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[0\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[1\] a permanently enabled " "Pin GPIO_0_D\[1\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[1] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[1\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[2\] a permanently disabled " "Pin GPIO_0_D\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[2] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[2\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[3\] a permanently disabled " "Pin GPIO_0_D\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[3] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[3\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[4\] a permanently disabled " "Pin GPIO_0_D\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[4] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[4\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[5\] a permanently disabled " "Pin GPIO_0_D\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[5] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[5\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[6\] a permanently disabled " "Pin GPIO_0_D\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[6] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[6\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[7\] a permanently disabled " "Pin GPIO_0_D\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[7] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[7\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[8\] a permanently disabled " "Pin GPIO_0_D\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[8] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[8\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[9\] a permanently disabled " "Pin GPIO_0_D\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[9] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[9\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[10\] a permanently disabled " "Pin GPIO_0_D\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[10] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[10\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[11\] a permanently disabled " "Pin GPIO_0_D\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[11] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[11\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[12\] a permanently disabled " "Pin GPIO_0_D\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[12] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[12\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[13\] a permanently disabled " "Pin GPIO_0_D\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[13] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[13\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[14\] a permanently disabled " "Pin GPIO_0_D\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[14] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[14\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[15\] a permanently disabled " "Pin GPIO_0_D\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[15] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[15\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[16\] a permanently disabled " "Pin GPIO_0_D\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[16] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[16\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[17\] a permanently disabled " "Pin GPIO_0_D\[17\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[17] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[17\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[18\] a permanently disabled " "Pin GPIO_0_D\[18\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[18] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[18\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[19\] a permanently disabled " "Pin GPIO_0_D\[19\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[19] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[19\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[20\] a permanently disabled " "Pin GPIO_0_D\[20\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[20] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[20\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[21\] a permanently disabled " "Pin GPIO_0_D\[21\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[21] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[21\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[22\] a permanently disabled " "Pin GPIO_0_D\[22\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[22] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[22\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[23\] a permanently disabled " "Pin GPIO_0_D\[23\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[23] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[23\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[24\] a permanently disabled " "Pin GPIO_0_D\[24\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[24] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[24\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[25\] a permanently disabled " "Pin GPIO_0_D\[25\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[25] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[25\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[26\] a permanently disabled " "Pin GPIO_0_D\[26\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[26] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[26\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[27\] a permanently disabled " "Pin GPIO_0_D\[27\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[27] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[27\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[28\] a permanently disabled " "Pin GPIO_0_D\[28\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[28] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[28\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[29\] a permanently disabled " "Pin GPIO_0_D\[29\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[29] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[29\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[30\] a permanently disabled " "Pin GPIO_0_D\[30\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[30] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[30\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[31\] a permanently disabled " "Pin GPIO_0_D\[31\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[31] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[31\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[32\] a permanently disabled " "Pin GPIO_0_D\[32\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[32] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[32\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[33\] a permanently disabled " "Pin GPIO_0_D\[33\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[33] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[33\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[34\] a permanently disabled " "Pin GPIO_0_D\[34\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[34] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[34\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0_D\[35\] a permanently disabled " "Pin GPIO_0_D\[35\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0_D[35] } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_D\[35\]" } } } } { "../hdl/Lab.vhd" "" { Text "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/hdl/Lab.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591822323694 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1591822323694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/output_files/Lab4.fit.smsg " "Generated suppressed messages file /home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/output_files/Lab4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1591822326657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 347 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 347 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2905 " "Peak virtual memory: 2905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591822338222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 10 22:52:18 2020 " "Processing ended: Wed Jun 10 22:52:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591822338222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:53 " "Elapsed time: 00:07:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591822338222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:36 " "Total CPU time (on all processors): 00:13:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591822338222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1591822338222 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1719@lamipc54.epfl.ch " "Can't contact license server \"1719@lamipc54.epfl.ch\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1591822363787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1591822363798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591822363800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 10 22:52:23 2020 " "Processing started: Wed Jun 10 22:52:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591822363800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1591822363800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1591822363801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1591822366893 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1591822387824 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1591822387828 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1591822388323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 3 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1099 " "Peak virtual memory: 1099 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591822388542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 10 22:53:08 2020 " "Processing ended: Wed Jun 10 22:53:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591822388542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591822388542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591822388542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1591822388542 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1591822388916 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1719@lamipc54.epfl.ch " "Can't contact license server \"1719@lamipc54.epfl.ch\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1591822409895 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1591822410361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591822410363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 10 22:53:09 2020 " "Processing started: Wed Jun 10 22:53:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591822410363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1591822410363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab4 -c Lab4 " "Command: quartus_sta Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1591822410364 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1591822410594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1591822414336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1591822414336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822414405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822414405 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591822416519 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1591822416519 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1591822416841 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1591822416845 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.sdc " "Reading SDC File: '/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_FFT_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1591822416886 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.sdc " "Reading SDC File: '/home/vm/Final-Project-Real-Time-Embedded-Systems/hw/quartus/db/ip/main_system/submodules/main_system_nios2_sound_acquisition_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1591822416917 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\|new_clk CLOCK_50 " "Register main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\|new_clk is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591822417028 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591822417028 "|Lab|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1591822417440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591822418004 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1591822418109 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591822418109 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1591822418112 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1591822418174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.260 " "Worst-case setup slack is 12.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822418392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822418392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.260               0.000 altera_reserved_tck  " "   12.260               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822418392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822418392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.107 " "Worst-case hold slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822418441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822418441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 altera_reserved_tck  " "    0.107               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822418441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822418441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.177 " "Worst-case recovery slack is 15.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822418451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822418451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.177               0.000 altera_reserved_tck  " "   15.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822418451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822418451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.826 " "Worst-case removal slack is 0.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822418462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822418462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 altera_reserved_tck  " "    0.826               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822418462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822418462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.528 " "Worst-case minimum pulse width slack is 15.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822418464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822418464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.528               0.000 altera_reserved_tck  " "   15.528               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822418464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822418464 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822418898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822418898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822418898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822418898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822418898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.386 ns " "Worst Case Available Settling Time: 62.386 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822418898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822418898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822418898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822418898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822418898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822418898 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591822418898 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1591822418913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1591822419215 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1591822438144 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\|new_clk CLOCK_50 " "Register main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\|new_clk is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591822441371 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591822441371 "|Lab|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591822441946 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1591822442079 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591822442079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.431 " "Worst-case setup slack is 12.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822442214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822442214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.431               0.000 altera_reserved_tck  " "   12.431               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822442214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822442214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.102 " "Worst-case hold slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822442248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822442248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 altera_reserved_tck  " "    0.102               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822442248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822442248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.257 " "Worst-case recovery slack is 15.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822442258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822442258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.257               0.000 altera_reserved_tck  " "   15.257               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822442258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822442258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.757 " "Worst-case removal slack is 0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822442274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822442274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 altera_reserved_tck  " "    0.757               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822442274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822442274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.514 " "Worst-case minimum pulse width slack is 15.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822442293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822442293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.514               0.000 altera_reserved_tck  " "   15.514               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822442293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822442293 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822442734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822442734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822442734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822442734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822442734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.352 ns " "Worst Case Available Settling Time: 62.352 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822442734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822442734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822442734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822442734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822442734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822442734 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591822442734 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1591822442747 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1591822443489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1591822468985 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\|new_clk CLOCK_50 " "Register main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\|new_clk is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591822470087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591822470087 "|Lab|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591822470269 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1591822470334 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591822470334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.256 " "Worst-case setup slack is 14.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822470355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822470355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.256               0.000 altera_reserved_tck  " "   14.256               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822470355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822470355 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1591822470388 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1591822470388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.032 " "Worst-case hold slack is -0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822470389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822470389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032              -0.032 altera_reserved_tck  " "   -0.032              -0.032 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822470389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822470389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.126 " "Worst-case recovery slack is 16.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822470393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822470393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.126               0.000 altera_reserved_tck  " "   16.126               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822470393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822470393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.388 " "Worst-case removal slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822470398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822470398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 altera_reserved_tck  " "    0.388               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822470398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822470398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.423 " "Worst-case minimum pulse width slack is 15.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822470399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822470399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.423               0.000 altera_reserved_tck  " "   15.423               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822470399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822470399 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822470574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822470574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822470574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822470574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822470574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.719 ns " "Worst Case Available Settling Time: 63.719 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822470574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822470574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822470574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822470574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822470574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822470574 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591822470574 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1591822470580 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\|new_clk CLOCK_50 " "Register main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\|new_clk is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591822471396 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1591822471396 "|Lab|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591822471584 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1591822471624 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591822471624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.620 " "Worst-case setup slack is 14.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822471637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822471637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.620               0.000 altera_reserved_tck  " "   14.620               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822471637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822471637 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1591822471648 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1591822471648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.039 " "Worst-case hold slack is -0.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822471649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822471649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039              -0.039 altera_reserved_tck  " "   -0.039              -0.039 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822471649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822471649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.280 " "Worst-case recovery slack is 16.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822471653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822471653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.280               0.000 altera_reserved_tck  " "   16.280               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822471653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822471653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.334 " "Worst-case removal slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822471657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822471657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 altera_reserved_tck  " "    0.334               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822471657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822471657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.418 " "Worst-case minimum pulse width slack is 15.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822471658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822471658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.418               0.000 altera_reserved_tck  " "   15.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591822471658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591822471658 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822471803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822471803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822471803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822471803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822471803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.918 ns " "Worst Case Available Settling Time: 63.918 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822471803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822471803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822471803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822471803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822471803 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591822471803 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591822471803 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1591822476590 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1591822476600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1539 " "Peak virtual memory: 1539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591822477056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 10 22:54:37 2020 " "Processing ended: Wed Jun 10 22:54:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591822477056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591822477056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591822477056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1591822477056 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 442 s " "Quartus Prime Full Compilation was successful. 0 errors, 442 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1591822478141 ""}
