

================================================================
== Vitis HLS Report for 'needwun_Pipeline_init_col'
================================================================
* Date:           Sat Apr  5 08:32:43 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.039 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  0.655 us|  0.655 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_col  |      129|      129|         1|          1|          1|   129|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       65|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       10|       92|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_79_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln24_fu_105_p2  |         +|   0|  0|  24|          17|          17|
    |sub_ln24_fu_111_p2  |         -|   0|  0|  15|           1|           8|
    |icmp_ln23_fu_73_p2  |      icmp|   0|  0|  11|           8|           8|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  65|          34|          34|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_b_idx_4  |   9|          2|    8|         16|
    |b_idx_fu_48               |   9|          2|    8|         16|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  27|          6|   17|         34|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |b_idx_fu_48  |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 10|   0|   10|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------+-----+-----+------------+---------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_init_col|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_init_col|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_init_col|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_init_col|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_init_col|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_init_col|  return value|
|M_address0  |  out|   15|   ap_memory|                          M|         array|
|M_ce0       |  out|    1|   ap_memory|                          M|         array|
|M_we0       |  out|    1|   ap_memory|                          M|         array|
|M_d0        |  out|   32|   ap_memory|                          M|         array|
+------------+-----+-----+------------+---------------------------+--------------+

