# Necessary to paste it in dts as Quartus does not generate it
        pll_200: pll_200 {
            compatible = "fixed-clock";
            #clock-cells = <0>;
            clock-frequency = <200000000>; /* 200.00 MHz */
            clock-output-names = "pll_200_outclk0";
        }; //end pll_200 (pll_200)

