// Seed: 1253665991
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    output wand id_2
    , id_8,
    output supply0 id_3,
    input tri1 id_4,
    output supply1 id_5,
    input tri0 id_6
);
  assign module_1.id_7 = 0;
  logic id_9;
  ;
  assign id_0 = -1;
  wire id_10;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output wand id_2,
    output tri0 id_3,
    input supply1 id_4,
    output wand id_5,
    input tri0 id_6,
    input supply1 id_7,
    input uwire id_8,
    input supply1 id_9
);
  assign id_5 = -1;
  and primCall (id_2, id_0, id_9, id_4, id_8, id_6);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_5,
      id_9,
      id_3,
      id_7
  );
endmodule
