// Seed: 2507677078
module module_0 #(
    parameter id_2 = 32'd36,
    parameter id_4 = 32'd5,
    parameter id_7 = 32'd46
) (
    output tri1 id_0
);
  wire _id_2;
  logic [7:0] id_3, _id_4, id_5[(  id_4  ) : 1  |  id_2], id_6;
  wire _id_7;
  assign id_6 = id_6;
  logic id_8[id_7 : 1];
  ;
  assign id_3[-1] = 1'b0;
  id_9 :
  assert property (@(posedge id_5 or posedge -1 & id_2) -1);
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    input  tri  id_2,
    output tri1 id_3,
    input  tri0 id_4
);
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
endmodule
