axis_fifo_t.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/axis_fifo_t/sim/axis_fifo_t.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
