// Seed: 1908380154
module module_0 (
    input  uwire id_0,
    input  wor   id_1,
    output tri   id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  tri   id_6
);
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output logic id_2,
    input tri0 id_3,
    input wand id_4,
    input tri id_5,
    input tri0 id_6,
    output tri0 id_7
    , id_11,
    output wand id_8,
    input supply0 id_9
);
  assign #id_12 id_12 = id_4;
  bit id_13;
  bit id_14;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_7,
      id_9,
      id_5,
      id_9,
      id_6
  );
  assign modCall_1.id_5 = 0;
  bit id_15;
  always id_15 = id_1;
  bit  id_16;
  wire id_17;
  wire id_18;
  always begin : LABEL_0
    if (-1) id_16 = id_9;
    {id_5, -1} <= -1;
    id_14 <= id_9;
    id_2 <= id_12;
    id_15 <= id_9;
    id_13 <= id_3;
  end
  wire id_19;
  parameter id_20 = 1;
  assign id_11 = -1'h0 & "" < id_3 & id_3 ^ id_16;
endmodule
