OPENQASM 3.0;
include "stdgates.inc";
gate mcphase(_gate_p_0) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7 {
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_7;
  h _gate_q_7;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  p(pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  rz(pi/4) _gate_q_7;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  h _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  tdg _gate_q_7;
  cx _gate_q_3, _gate_q_7;
  t _gate_q_5;
  t _gate_q_7;
  h _gate_q_7;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_3;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  h _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  h _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  h _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  tdg _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_7;
  h _gate_q_7;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  p(pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_5, _gate_q_7;
  p(pi/8) _gate_q_7;
  cx _gate_q_6, _gate_q_7;
  p(-pi/8) _gate_q_7;
  cx _gate_q_4, _gate_q_7;
  h _gate_q_7;
  rz(pi/4) _gate_q_7;
  h _gate_q_6;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  h _gate_q_6;
  rz(-pi/8) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_3;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_4;
  p(-pi/8) _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  h _gate_q_6;
  rz(pi/8) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_1, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_2, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_0, _gate_q_6;
  h _gate_q_6;
  rz(-pi/8) _gate_q_6;
  h _gate_q_6;
  p(pi/8) _gate_q_3;
  p(pi/8) _gate_q_4;
  p(pi/8) _gate_q_5;
  p(pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_4;
  p(-pi/8) _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_4, _gate_q_6;
  p(pi/8) _gate_q_6;
  cx _gate_q_5, _gate_q_6;
  p(-pi/8) _gate_q_6;
  cx _gate_q_3, _gate_q_6;
  h _gate_q_6;
  rz(pi/8) _gate_q_6;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/16) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/16) _gate_q_5;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/16) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/16) _gate_q_5;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/32) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/32) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/32) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/32) _gate_q_4;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/64) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/64) _gate_q_3;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/64) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/64) _gate_q_3;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/128) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/128) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/128) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/128) _gate_q_2;
  crz(pi/64) _gate_q_0, _gate_q_1;
  p(pi/128) _gate_q_0;
}
gate mcx _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7 {
  h _gate_q_7;
  mcphase(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5, _gate_q_6, _gate_q_7;
  h _gate_q_7;
}
gate mcphase_0(_gate_p_0) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/4) _gate_q_5;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/4) _gate_q_5;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/8) _gate_q_4;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/16) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/16) _gate_q_3;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/16) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/16) _gate_q_3;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/32) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/32) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/32) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/32) _gate_q_2;
  crz(pi/16) _gate_q_0, _gate_q_1;
  p(pi/32) _gate_q_0;
}
gate mcx_1 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  mcphase_0(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5;
  h _gate_q_5;
}
bit[6] creg_0;
qubit[14] q18;
h q18[0];
h q18[1];
h q18[2];
h q18[3];
h q18[4];
h q18[5];
x q18[13];
h q18[13];
x q18[6];
x q18[7];
x q18[8];
x q18[9];
x q18[10];
x q18[11];
x q18[12];
barrier q18[0], q18[1], q18[2], q18[3], q18[4], q18[5], q18[6], q18[7], q18[8], q18[9], q18[10], q18[11], q18[12], q18[13];
cx q18[0], q18[1];
x q18[1];
cx q18[1], q18[6];
x q18[1];
cx q18[0], q18[1];
cx q18[3], q18[4];
x q18[4];
cx q18[4], q18[7];
x q18[4];
cx q18[3], q18[4];
cx q18[2], q18[5];
x q18[5];
cx q18[5], q18[8];
x q18[5];
cx q18[2], q18[5];
cx q18[1], q18[2];
x q18[2];
cx q18[2], q18[9];
x q18[2];
cx q18[1], q18[2];
cx q18[4], q18[5];
x q18[5];
cx q18[5], q18[10];
x q18[5];
cx q18[4], q18[5];
cx q18[0], q18[3];
x q18[3];
cx q18[3], q18[11];
x q18[3];
cx q18[0], q18[3];
cx q18[1], q18[4];
x q18[4];
cx q18[4], q18[12];
x q18[4];
cx q18[1], q18[4];
mcx q18[6], q18[7], q18[8], q18[9], q18[10], q18[11], q18[12], q18[13];
cx q18[1], q18[4];
x q18[4];
cx q18[4], q18[12];
x q18[4];
cx q18[1], q18[4];
cx q18[0], q18[3];
x q18[3];
cx q18[3], q18[11];
x q18[3];
cx q18[0], q18[3];
cx q18[4], q18[5];
x q18[5];
cx q18[5], q18[10];
x q18[5];
cx q18[4], q18[5];
cx q18[1], q18[2];
x q18[2];
cx q18[2], q18[9];
x q18[2];
cx q18[1], q18[2];
cx q18[2], q18[5];
x q18[5];
cx q18[5], q18[8];
x q18[5];
cx q18[2], q18[5];
cx q18[3], q18[4];
x q18[4];
cx q18[4], q18[7];
x q18[4];
cx q18[3], q18[4];
cx q18[0], q18[1];
x q18[1];
cx q18[1], q18[6];
x q18[1];
cx q18[0], q18[1];
barrier q18[0], q18[1], q18[2], q18[3], q18[4], q18[5], q18[6], q18[7], q18[8], q18[9], q18[10], q18[11], q18[12], q18[13];
h q18[0];
x q18[0];
h q18[1];
x q18[1];
h q18[2];
x q18[2];
h q18[3];
x q18[3];
h q18[4];
x q18[4];
z q18[5];
mcx_1 q18[0], q18[1], q18[2], q18[3], q18[4], q18[5];
z q18[5];
x q18[0];
h q18[0];
x q18[1];
h q18[1];
x q18[2];
h q18[2];
x q18[3];
h q18[3];
x q18[4];
h q18[4];
barrier q18[0], q18[1], q18[2], q18[3], q18[4], q18[5], q18[6], q18[7], q18[8], q18[9], q18[10], q18[11], q18[12], q18[13];
creg_0[0] = measure q18[0];
creg_0[1] = measure q18[1];
creg_0[2] = measure q18[2];
creg_0[3] = measure q18[3];
creg_0[4] = measure q18[4];
creg_0[5] = measure q18[5];
