$date
	Tue Dec 24 15:58:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sipo_with_latch $end
$var wire 1 ! CS $end
$var wire 1 " D $end
$var wire 1 # RESET_N $end
$var wire 1 $ SC $end
$var wire 8 % shifted_data [7:0] $end
$var wire 16 & SIPO_Q [15:0] $end
$var wire 8 ' MSB_Q [7:0] $end
$var wire 8 ( Latch_Q [7:0] $end
$var reg 4 ) Latch_Q_LSB [3:0] $end
$var reg 4 * Latch_Q_MSB [3:0] $end
$scope module latch_inst $end
$var wire 1 ! CS $end
$var wire 8 + Data_in [7:0] $end
$var wire 1 # RESET_N $end
$var wire 1 $ SC $end
$var wire 8 , Q [7:0] $end
$scope begin dlatch_instance[0] $end
$var parameter 2 - i $end
$scope module dlatch_inst $end
$var wire 1 . AD $end
$var wire 1 / AG $end
$var wire 1 0 D $end
$var wire 1 1 GATE $end
$var wire 1 2 RESET $end
$var reg 1 3 Q $end
$upscope $end
$upscope $end
$scope begin dlatch_instance[1] $end
$var parameter 2 4 i $end
$scope module dlatch_inst $end
$var wire 1 5 AD $end
$var wire 1 6 AG $end
$var wire 1 7 D $end
$var wire 1 8 GATE $end
$var wire 1 9 RESET $end
$var reg 1 : Q $end
$upscope $end
$upscope $end
$scope begin dlatch_instance[2] $end
$var parameter 3 ; i $end
$scope module dlatch_inst $end
$var wire 1 < AD $end
$var wire 1 = AG $end
$var wire 1 > D $end
$var wire 1 ? GATE $end
$var wire 1 @ RESET $end
$var reg 1 A Q $end
$upscope $end
$upscope $end
$scope begin dlatch_instance[3] $end
$var parameter 3 B i $end
$scope module dlatch_inst $end
$var wire 1 C AD $end
$var wire 1 D AG $end
$var wire 1 E D $end
$var wire 1 F GATE $end
$var wire 1 G RESET $end
$var reg 1 H Q $end
$upscope $end
$upscope $end
$scope begin dlatch_instance[4] $end
$var parameter 4 I i $end
$scope module dlatch_inst $end
$var wire 1 J AD $end
$var wire 1 K AG $end
$var wire 1 L D $end
$var wire 1 M GATE $end
$var wire 1 N RESET $end
$var reg 1 O Q $end
$upscope $end
$upscope $end
$scope begin dlatch_instance[5] $end
$var parameter 4 P i $end
$scope module dlatch_inst $end
$var wire 1 Q AD $end
$var wire 1 R AG $end
$var wire 1 S D $end
$var wire 1 T GATE $end
$var wire 1 U RESET $end
$var reg 1 V Q $end
$upscope $end
$upscope $end
$scope begin dlatch_instance[6] $end
$var parameter 4 W i $end
$scope module dlatch_inst $end
$var wire 1 X AD $end
$var wire 1 Y AG $end
$var wire 1 Z D $end
$var wire 1 [ GATE $end
$var wire 1 \ RESET $end
$var reg 1 ] Q $end
$upscope $end
$upscope $end
$scope begin dlatch_instance[7] $end
$var parameter 4 ^ i $end
$scope module dlatch_inst $end
$var wire 1 _ AD $end
$var wire 1 ` AG $end
$var wire 1 a D $end
$var wire 1 b GATE $end
$var wire 1 c RESET $end
$var reg 1 d Q $end
$upscope $end
$upscope $end
$upscope $end
$scope module sipo_inst $end
$var wire 1 ! CS $end
$var wire 1 " D $end
$var wire 1 # RESET_N $end
$var wire 1 $ SC $end
$var wire 16 e dff_q [15:0] $end
$var reg 16 f Q [15:0] $end
$scope begin dff_inst[0] $end
$var parameter 2 g i $end
$scope begin genblk1 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 " D $end
$var wire 1 h RESET $end
$var reg 1 i Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[1] $end
$var parameter 2 j i $end
$scope begin genblk1 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 k D $end
$var wire 1 l RESET $end
$var reg 1 m Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[2] $end
$var parameter 3 n i $end
$scope begin genblk1 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 o D $end
$var wire 1 p RESET $end
$var reg 1 q Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[3] $end
$var parameter 3 r i $end
$scope begin genblk1 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 s D $end
$var wire 1 t RESET $end
$var reg 1 u Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[4] $end
$var parameter 4 v i $end
$scope begin genblk1 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 w D $end
$var wire 1 x RESET $end
$var reg 1 y Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[5] $end
$var parameter 4 z i $end
$scope begin genblk1 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 { D $end
$var wire 1 | RESET $end
$var reg 1 } Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[6] $end
$var parameter 4 ~ i $end
$scope begin genblk1 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 !" D $end
$var wire 1 "" RESET $end
$var reg 1 #" Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[7] $end
$var parameter 4 $" i $end
$scope begin genblk1 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 %" D $end
$var wire 1 &" RESET $end
$var reg 1 '" Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[8] $end
$var parameter 5 (" i $end
$scope begin genblk1 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 )" D $end
$var wire 1 *" RESET $end
$var reg 1 +" Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[9] $end
$var parameter 5 ," i $end
$scope begin genblk1 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 -" D $end
$var wire 1 ." RESET $end
$var reg 1 /" Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[10] $end
$var parameter 5 0" i $end
$scope begin genblk1 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 1" D $end
$var wire 1 2" RESET $end
$var reg 1 3" Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[11] $end
$var parameter 5 4" i $end
$scope begin genblk1 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 5" D $end
$var wire 1 6" RESET $end
$var reg 1 7" Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[12] $end
$var parameter 5 8" i $end
$scope begin genblk1 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 9" D $end
$var wire 1 :" RESET $end
$var reg 1 ;" Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[13] $end
$var parameter 5 <" i $end
$scope begin genblk1 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 =" D $end
$var wire 1 >" RESET $end
$var reg 1 ?" Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[14] $end
$var parameter 5 @" i $end
$scope begin genblk1 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 A" D $end
$var wire 1 B" RESET $end
$var reg 1 C" Q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin dff_inst[15] $end
$var parameter 5 D" i $end
$scope begin genblk1 $end
$scope module dff $end
$var wire 1 $ CLK $end
$var wire 1 E" D $end
$var wire 1 F" RESET $end
$var reg 1 G" Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1111 D"
b1110 @"
b1101 <"
b1100 8"
b1011 4"
b1010 0"
b1001 ,"
b1000 ("
b111 $"
b110 ~
b101 z
b100 v
b11 r
b10 n
b1 j
b0 g
b111 ^
b110 W
b101 P
b100 I
b11 B
b10 ;
b1 4
b0 -
$end
#0
$dumpvars
0G"
1F"
0E"
0C"
1B"
0A"
0?"
1>"
0="
0;"
1:"
09"
07"
16"
05"
03"
12"
01"
0/"
1."
0-"
0+"
1*"
0)"
0'"
1&"
0%"
0#"
1""
0!"
0}
1|
0{
0y
1x
0w
0u
1t
0s
0q
1p
0o
0m
1l
0k
0i
1h
bx f
b0 e
0d
1c
0b
xa
1`
0_
0]
1\
0[
xZ
1Y
0X
0V
1U
0T
xS
1R
0Q
0O
1N
0M
xL
1K
0J
0H
1G
0F
xE
1D
0C
0A
1@
0?
x>
1=
0<
0:
19
08
x7
16
05
03
12
01
00
1/
0.
b0 ,
bx0 +
b0 *
b0 )
b0 (
bx '
bx &
bx0 %
0$
0#
0"
1!
$end
#20000
x5
x<
xC
xJ
xQ
xX
x_
0/
06
0=
0D
0K
0R
0Y
0`
02
09
0@
0G
0N
0U
0\
0c
0h
0l
0p
0t
0x
0|
0""
0&"
0*"
0."
02"
06"
0:"
0>"
0B"
0F"
1#
#21000
05
0<
0C
0J
0Q
0X
0_
07
0>
0E
0L
0S
0Z
0a
b0 *
b0 )
b0 %
b0 +
b0 (
b0 ,
b0 '
0:
0A
0H
0O
0V
0]
0d
b0 &
b0 f
1/
16
1=
1D
1K
1R
1Y
1`
11
18
1?
1F
1M
1T
1[
1b
1$
0!
#26000
0$
#31000
1$
#36000
0$
#41000
1"
1$
#46000
0$
#51000
0"
1k
b1 e
1i
1$
#56000
0$
#61000
1o
0k
b10 e
b1 &
b1 f
0i
1m
1$
#66000
0$
#71000
1"
1s
0o
b100 e
b10 &
b10 f
0m
1q
1$
#76000
0$
#81000
1w
0s
1k
b1001 e
b100 &
b100 f
1i
0q
1u
1$
#86000
0$
#91000
0"
1{
0w
1o
b10011 e
b1001 &
b1001 f
1m
0u
1y
1$
#96000
0$
#101000
1!"
0{
1s
0k
b100110 e
b10011 &
b10011 f
0i
1q
0y
1}
1$
#106000
0$
#111000
1"
1%"
0!"
1w
0o
b1001100 e
b100110 &
b100110 f
0m
1u
0}
1#"
1$
#116000
0$
#121000
1)"
0%"
1{
0s
1k
b10011001 e
b1001100 &
b1001100 f
1i
0q
1y
0#"
1'"
1$
#126000
0$
#131000
1-"
0)"
1!"
0w
1o
b100110011 e
b10011001 &
b10011001 f
1m
0u
1}
0'"
1+"
1$
#136000
0$
#141000
b10 )
b10 (
b10 ,
1:
15
17
b10 %
b10 +
11"
0-"
1%"
0{
1s
b1001100111 e
b1 '
b100110011 &
b100110011 f
1q
0y
1#"
0+"
1/"
1$
#146000
0$
#151000
b100 )
b100 (
b100 ,
0:
1A
05
1<
07
1>
b100 %
b100 +
15"
01"
1)"
0!"
1w
b10011001111 e
b10 '
b1001100111 &
b1001100111 f
1u
0}
1'"
0/"
13"
1$
#156000
0$
#161000
b1000 )
b1000 (
b1000 ,
0A
1H
0<
1C
0>
1E
b1000 %
b1000 +
19"
05"
1-"
0%"
1{
b100110011111 e
b100 '
b10011001111 &
b10011001111 f
1y
0#"
1+"
03"
17"
1$
#166000
0$
#171000
b1 *
b10 )
b10010 (
b10010 ,
1:
0H
1O
15
0C
1J
17
0E
1L
b10010 %
b10010 +
1="
09"
11"
0)"
1!"
b1001100111111 e
b1001 '
b100110011111 &
b100110011111 f
1}
0'"
1/"
07"
1;"
1$
#176000
0$
#181000
b10 *
b110 )
b100110 (
b100110 ,
1A
0O
1V
1<
0J
1Q
1>
0L
1S
b100110 %
b100110 +
1A"
0="
15"
0-"
1%"
b10011001111111 e
b10011 '
b1001100111111 &
b1001100111111 f
1#"
0+"
13"
0;"
1?"
1$
#186000
0$
#191000
b100 *
b1100 )
b1001100 (
b1001100 ,
0:
1H
0V
1]
05
1C
0Q
1X
07
1E
0S
1Z
b1001100 %
b1001100 +
1E"
0A"
19"
01"
1)"
b100110011111111 e
b100110 '
b10011001111111 &
b10011001111111 f
1'"
0/"
17"
0?"
1C"
1$
#196000
0$
#201000
0E"
1="
05"
1-"
b1001100111111111 e
1+"
03"
1;"
0C"
1G"
0/
06
0=
0D
0K
0R
0Y
0`
01
08
0?
0F
0M
0T
0[
0b
1$
1!
#206000
0$
#211001
