0.6
2019.1
May 24 2019
15:06:07
C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.sim/sim_1/impl/timing/xsim/InstructionFetchTB_time_impl.v,1601227326,verilog,,,,InstructionFetch;InstructionMemory;glbl,,,,,,,,
C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Fetch/Lab_3.srcs/sim_1/new/InstructionFetchTB.vhd,1601061461,vhdl,,,,instructionfetchtb,,,,,,,,
