#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Tue Feb 25 10:25:52 2020
# Process ID: 12920
# Current directory: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9420 C:\A2_project\Vivado\Demo_IP_HLS\Demo_IP_HLS\Demo_IP_HLS.xpr
# Log file: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/vivado.log
# Journal file: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.xpr
update_compile_order -fileset sources_1
file copy -force C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/design_IP_wrapper.sysdef C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf

file copy -force C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/design_IP_wrapper.sysdef C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf

reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/design_IP_wrapper.sysdef C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf

file mkdir C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk
file copy -force C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/design_IP_wrapper.sysdef C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf

launch_sdk -workspace C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk -hwspec C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf
open_bd_design {C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125.000} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.MMCM_CLKOUT2_DIVIDE {10} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {125.247} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {130.958} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
open_run impl_1
open_bd_design {C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {117.000} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {40.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.625} CONFIG.CLKOUT1_JITTER {208.368} CONFIG.CLKOUT1_PHASE_ERROR {234.951} CONFIG.CLKOUT2_JITTER {206.011} CONFIG.CLKOUT2_PHASE_ERROR {234.951} CONFIG.CLKOUT3_JITTER {213.089} CONFIG.CLKOUT3_PHASE_ERROR {234.951}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
file copy -force C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/design_IP_wrapper.sysdef C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf

open_bd_design {C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd}
