<!DOCTYPE html>
<html lang="en">
<head>
    <script async src="https://www.googletagmanager.com/gtag/js?id=G-5DTDDDTJD2"></script>
    <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('js', new Date());
        gtag('config', 'G-5DTDDDTJD2');
    </script>

    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    
    <title>Resume - Jang Won Seo</title>
    <meta name="description" content="Principal Digital Design Engineer specializing in DDR PHY & Memory Controller Architecture.">
    <meta name="keywords" content="Jang Won Seo, Resume, Digital Design Engineer, DDR PHY, LPDDR5X, ASIC, Semiconductor, ISO26262">
    <meta name="author" content="Jang Won Seo">

    <meta property="og:type" content="website">
    <meta property="og:url" content="https://zionseo81.github.io">
    <meta property="og:title" content="Resume: Jang-Won Seo">
    <meta property="og:description" content="Principal Digital Design Engineer | High-Speed Memory Interface Architect">
    <meta property="twitter:card" content="summary_large_image">
    <meta property="twitter:url" content="https://zionseo81.github.io">
    <meta property="twitter:title" content="Resume: Jang-Won Seo">
    <meta property="twitter:description" content="Principal Digital Design Engineer | High-Speed Memory Interface Architect">

    <style>
        @import url('https://fonts.googleapis.com/css2?family=Roboto:wght@300;400;500;700&family=Noto+Sans+KR:wght@300;400;500;700&display=swap');

        :root {
            --bg-color: #ffffff;
            --text-primary: #333333;
            --text-secondary: #555555;
            --text-muted: #666666;
            --text-accent: #2c3e50;
            --border-color: #dddddd;
            --link-color: #0077b5;
            --role-focus-color: #777777;
            --btn-bg: #f0f0f0;
            --btn-text: #333333;
            --btn-border: #cccccc;
            --quote-bg: #f9f9f9;
            --quote-border: #2c3e50;
            --table-header-bg: #f4f4f4;
        }

        body.dark-mode {
            --bg-color: #1e1e1e;
            --text-primary: #e0e0e0;
            --text-secondary: #b0b0b0;
            --text-muted: #888888;
            --text-accent: #ecf0f1;
            --border-color: #444444;
            --link-color: #58a6ff;
            --role-focus-color: #999999;
            --btn-bg: #333333;
            --btn-text: #eeeeee;
            --btn-border: #555555;
            --quote-bg: #2a2a2a;
            --quote-border: #ecf0f1;
            --table-header-bg: #2a2a2a;
        }

        body {
            font-family: 'Roboto', 'Noto Sans KR', sans-serif;
            line-height: 1.6;
            color: var(--text-primary);
            background-color: var(--bg-color);
            max-width: 900px;
            margin: 0 auto;
            padding: 40px;
            transition: background-color 0.3s ease, color 0.3s ease;
        }

        /* Controls */
        .controls-container {
            position: absolute;
            top: 20px;
            right: 20px;
            display: flex;
            gap: 6px;
        }

        .control-btn {
            background-color: var(--btn-bg);
            color: var(--btn-text);
            border: 1px solid var(--btn-border);
            padding: 4px 8px;
            cursor: pointer;
            border-radius: 4px;
            font-size: 11px;
            font-weight: 600;
            transition: all 0.2s ease;
            min-width: 32px;
            display: flex;
            align-items: center;
            justify-content: center;
        }
        
        .control-btn:hover { opacity: 0.8; }
        .btn-pdf { border-color: var(--text-accent); color: var(--text-accent); }

        /* Language Toggle Logic */
        .lang-kr { display: none; }
        .lang-en { display: block; }
        body.show-kr .lang-kr { display: block; }
        body.show-kr .lang-en { display: none; }

        /* Header */
        header {
            text-align: center;
            margin-bottom: 40px;
            border-bottom: 2px solid var(--text-accent);
            padding-bottom: 20px;
        }

        h1 {
            font-size: 36px;
            font-weight: 700;
            color: var(--text-accent);
            margin: 0 0 10px 0;
            text-transform: uppercase;
            letter-spacing: 1px;
        }

        .subtitle {
            font-size: 18px;
            font-weight: 500;
            color: var(--text-secondary);
            margin-bottom: 10px;
        }

        .contact-info {
            font-size: 14px;
            color: var(--text-muted);
        }

        .contact-info a {
            color: var(--link-color);
            text-decoration: none;
            font-weight: 500;
        }

        .contact-info a:hover { text-decoration: underline; }
        .contact-info span.separator { margin: 0 10px; color: var(--border-color); }

        /* General Typography */
        section { margin-bottom: 40px; }

        h2 {
            font-size: 20px;
            font-weight: 700;
            color: var(--text-accent);
            border-bottom: 1px solid var(--border-color);
            padding-bottom: 8px;
            margin-bottom: 20px;
            text-transform: uppercase;
        }

        h3 {
            font-size: 16px;
            font-weight: 700;
            color: var(--text-primary);
            margin: 0 0 5px 0;
        }

        /* Philosophy Section Styling */
        .philosophy-block {
            background-color: var(--quote-bg);
            border-left: 4px solid var(--quote-border);
            padding: 20px;
            border-radius: 0 8px 8px 0;
            margin-bottom: 20px;
        }

        .philosophy-title {
            font-size: 18px;
            font-weight: 700;
            color: var(--text-accent);
            margin-bottom: 10px;
            display: block;
        }

        .philosophy-list {
            list-style: none;
            padding: 0;
            margin: 15px 0 0 0;
        }

        .philosophy-list li {
            margin-bottom: 12px;
            position: relative;
            padding-left: 0;
        }
        
        .philosophy-list strong {
            color: var(--text-accent);
        }

        /* Skills Table Styling */
        .skills-table {
            width: 100%;
            border-collapse: collapse;
            font-size: 14px;
        }

        .skills-table th, .skills-table td {
            padding: 10px;
            border-bottom: 1px solid var(--border-color);
            text-align: left;
            vertical-align: top;
        }

        .skills-table th {
            width: 30%;
            background-color: var(--table-header-bg);
            color: var(--text-accent);
            font-weight: 700;
        }
        
        .skills-table td {
            color: var(--text-primary);
        }

        /* Job Entry Styling */
        .job-entry { margin-bottom: 25px; }

        .job-header {
            display: flex;
            justify-content: space-between;
            align-items: baseline;
            margin-bottom: 5px;
        }

        .company {
            font-weight: 700;
            font-size: 17px;
            color: var(--text-primary);
        }

        .location {
            font-size: 14px;
            color: var(--text-muted);
            margin-left: 5px;
        }

        .date {
            font-size: 14px;
            color: var(--text-muted);
            font-style: italic;
        }

        .role {
            font-weight: 600;
            font-size: 15px;
            color: var(--text-secondary);
            margin-bottom: 3px;
        }

        .role-focus {
            font-size: 13px;
            color: var(--role-focus-color);
            font-style: italic;
            margin-bottom: 8px;
            display: block;
        }

        ul { margin: 5px 0; padding-left: 20px; }

        li {
            font-size: 14.5px;
            margin-bottom: 8px;
            text-align: justify;
            color: var(--text-primary);
        }
        
        strong { font-weight: 700; color: var(--text-primary); }

        .summary-text {
            font-size: 14.5px;
            text-align: justify;
            color: var(--text-primary);
        }

        /* Footer for Last Updated */
        .footer-updated {
            margin-top: 50px;
            text-align: center;
            font-size: 12px;
            color: var(--text-muted);
            border-top: 1px solid var(--border-color);
            padding-top: 20px;
        }

        /* Print Specifics */
        @media print {
            .controls-container { display: none !important; }
            body { 
                background-color: #fff !important; 
                color: #000 !important; 
                max-width: 100%; 
                padding: 0;
                margin: 0; 
            }
            .philosophy-block { background-color: transparent !important; border-left: 2px solid #000 !important; }
            .skills-table th { background-color: #eee !important; -webkit-print-color-adjust: exact; }
            .footer-updated { display: none; }
            a { text-decoration: none; color: #000 !important; }
            @page { margin: 1.5cm; }
        }
    </style>
</head>
<body>

    <div class="controls-container">
        <button id="btn-lang" class="control-btn" title="Switch Language">KR/EN</button>
        <button id="btn-theme" class="control-btn" title="Switch Theme">ğŸŒ“</button>
        <button class="control-btn btn-pdf" onclick="window.print()" title="Print to PDF">PDF</button>
    </div>

    <header>
        <h1 class="lang-en">Jang Won Seo</h1>
        <h1 class="lang-kr">ì„œ ì¥ ì›</h1>

        <div class="subtitle lang-en">Principal Digital Design Engineer | High-Speed Memory Interface Architect</div>
        <div class="subtitle lang-kr">ìˆ˜ì„ ë””ì§€í„¸ ì„¤ê³„ ì—”ì§€ë‹ˆì–´ | ê³ ì† ë©”ëª¨ë¦¬ ì¸í„°í˜ì´ìŠ¤ ì•„í‚¤í…íŠ¸</div>

        <div class="contact-info">
            <span class="lang-en">Seoul, Republic of Korea</span>
            <span class="lang-kr">ëŒ€í•œë¯¼êµ­ ì„œìš¸</span>
            <span class="separator">|</span>
            <a href="mailto:whitesjw21@gmail.com">whitesjw21@gmail.com</a>
            <span class="separator">|</span>
            <a href="https://www.linkedin.com/in/zionseo81/" target="_blank">linkedin.com/in/zionseo81</a>
        </div>
    </header>

    <div class="lang-en">
        <section>
            <h2>Engineering Philosophy</h2>
            <div class="philosophy-block">
                <span class="philosophy-title">"Complexity is the Enemy of Reliability"</span>
                <p>In the world of nanometer-scale semiconductors, I embrace <strong>Architectural Essentialism</strong>â€”the belief that true robustness stems from eliminating the non-essential.</p>
                <ul class="philosophy-list">
                    <li><strong>Minimalism for Safety:</strong> Overly complex "combo" designs introduce latent failure modes.<br>I advocate for clean architectures where each module serves a clear purpose, ensuring the deterministic behavior required for <strong>ISO26262 (ASIL)</strong> compliance.</li>
                    <li><strong>Silicon-Aware Design:</strong> Code ultimately manifests as electrical signals, and Mixed-Signal IPs cannot be fully validated through simulation alone.<br>I design Digital Logic that deeply understands and complements Analog characteristics, which I believe is essential for creating robust, production-ready IPs.</li>
                    <li><strong>Optimization Through Subtraction:</strong> The most efficient low-power design doesn't come from adding featuresâ€”it comes from removing unnecessary overhead.<br>By eliminating architectural inefficiencies, I achieve power efficiency without compromising performance.</li>
                </ul>
            </div>
        </section>

        <section>
            <h2>Professional Summary</h2>
            <div class="summary-text">
                <strong>Strategic Principal Digital Design Engineer</strong> with <strong>14+ years of expertise</strong> in translating complex system requirements into high-performance silicon solutions (5nm LPDDR5X/4X).<br>
                <strong>Proven ability to solve technical challenges and drive engineering innovations</strong> that optimize Performance, Power, and Area (PPA) while ensuring high yield.<br>
                Expert in <strong>orchestrating collaboration across multidisciplinary teams (Analog, Layout)</strong> to bridge the gap between theoretical algorithms and silicon reality, delivering ISO26262-compliant automotive IPs and mass-production SoCs on schedule.
            </div>
        </section>

        <section>
            <h2>Core Competencies & Technical Skills</h2>
            <table class="skills-table">
                <tr>
                    <th>Core Architecture</th>
                    <td>LPDDR5X/5/4X/4 PHY, DDR Controller, DFI 5.1/4.0, Mixed-Signal IP Integration, High-Speed Interface</td>
                </tr>
                <tr>
                    <th>Languages & Scripting</th>
                    <td><strong>SystemVerilog, Verilog, C/C++, Python, Tcl, Shell Scripting</strong></td>
                </tr>
                <tr>
                    <th>Functional Safety</th>
                    <td><strong>ISO26262 (ASIL-B)</strong>, FMEDA, Safety Mechanism Architecture (Parity, CRC), Fault Injection</td>
                </tr>
                <tr>
                    <th>Verification & Emulation</th>
                    <td><strong>Synopsys ZeBu (Emulation)</strong>, <strong>FPGA Prototyping</strong>, UVM (Integration/DPI), SystemVerilog</td>
                </tr>
                <tr>
                    <th>Protocols & Standards</th>
                    <td>AMBA (AXI, APB, AHB), MIPI, JEDEC Standards, I2C, SPI</td>
                </tr>
                <tr>
                    <th>Implementation & Tools</th>
                    <td>CDC/RDC Analysis (SpyGlass), UPF (Low Power), Synthesis (DC), STA (PT), Python Automation</td>
                </tr>
            </table>
        </section>

        <section>
            <h2>Professional Experience</h2>

            <div class="job-entry">
                <div class="job-header">
                    <div><span class="company">OPENEDGES Technology</span> <span class="location">| Seoul, Korea</span></div>
                    <div class="date">Nov 2022 â€“ Present</div>
                </div>
                <div class="role">Principal Digital Design Engineer</div>
                <span class="role-focus">Focus: DDR PHY IP Design (LPDDR5X/4X, 5nm Process) & Silicon Validation</span>
                <ul>
                    <li><strong>LPDDR5X PHY Silicon Realization & Optimization:</strong> Led the silicon realization and mass-production optimization of the <strong>Samsung 5nm LPDDR5X PHY(@8533Mbps)</strong>.<br><strong>Collaborated with SI/PI experts</strong> to resolve critical signal integrity bottlenecks in the early design phase, ensuring first-pass silicon success.</li>
                    <li><strong>Silicon Proven Validation (MPW):</strong> Led the full cycle of <strong>MPW chip fabrication and post-silicon validation</strong>.<br>Designed the <strong>validation PCB platform</strong> and developed bare-metal FW, successfully demonstrating the PHY's physical performance.</li>
                    <li><strong>Performance Characterization:</strong> Conducted electrical characterization using high-speed measurement equipment.<br>Authored the <strong>final silicon report</strong> that verified signal integrity (SI/PI) margins and JEDEC compliance across PVT corners.</li>
                    <li><strong>Training Algorithm Optimization (Business Impact):</strong> Identified a critical system availability issue caused by excessive training latency.<br><strong>Initiated and re-architected</strong> the core Training Algorithms (CBT, ReadGate, R/W Eye), <strong>reducing blackout time by 40%</strong>. This <strong>directly secured contracts</strong> with 3 major global customers.</li>
                    <li><strong>Functional Safety Leadership:</strong> Directed the safety architecture for <strong>ISO26262 ASIL-B compliance</strong>.<br>Designed robust logic paths to detect internal block failures, significantly <strong>maximizing diagnostic coverage (DC)</strong> for high reliability.</li>
                </ul>
            </div>

            <div class="job-entry">
                <div class="job-header">
                    <div><span class="company">LX Semicon</span> <span class="location">| Seoul, Korea</span></div>
                    <div class="date">Jan 2019 â€“ Nov 2022</div>
                </div>
                <div class="role">Staff Digital Design Engineer</div>
                <span class="role-focus">Focus: Memory Controller Design (TSMC 22nm LPDDR3/4 @4266Mbps) & Verification</span>
                <ul>
                    <li><strong>Memory Controller Architecture:</strong> Led the overall architectural design of high-performance Memory Controllers on the <strong>TSMC 22nm LPDDR3/4(@4266Mbps)</strong>, ensuring robust timing closure and area efficiency.</li>
                    <li><strong>Scheduler Optimization:</strong> Designed and improved the internal Controller Scheduler logic.<br>Implemented a novel arbitration policy that resulted in a <strong>10% increase in actual bandwidth (Effective BW)</strong> without additional silicon area.</li>
                    <li><strong>Design Automation:</strong> Championed the adoption of design automation by developing a Python-based CSR generator.<br>This <strong>eliminated integration errors</strong> and reduced the register definition phase from weeks to days.</li>
                    <li><strong>Verification Environment Scaling:</strong> Built SystemVerilog DPI models for peripherals and ported them into <strong>UVM environments</strong>, enabling seamless co-simulation with verification teams.</li>
                </ul>
            </div>

            <div class="job-entry">
                <div class="job-header">
                    <div><span class="company">LG Electronics</span> <span class="location">| Seoul, Korea</span></div>
                    <div class="date">Jan 2014 â€“ Jan 2019</div>
                </div>
                <div class="role">Senior Digital Design Engineer</div>
                <span class="role-focus">Focus: SoC Memory Subsystem & System Validation</span>
                <ul>
                    <li><strong>Strategic Simulation (C++):</strong> Developed a <strong>custom C++ AXI-to-DRAM traffic simulator</strong> to overcome RTL simulation speed limits.<br>Predicted performance bottlenecks and optimized arbitration logic months before RTL freeze.</li>
                    <li><strong>Design for Testability (DFT):</strong> Designed a <strong>Programmable DRAM BIST (Built-In Self-Test)</strong> block.<br>Enabled flexible <strong>at-speed</strong> testing of DRAM read/write patterns during mass production screening.</li>
                    <li><strong>System-Level Emulation (ZeBu):</strong> Validated system-level performance using the <strong>established Synopsys ZeBu</strong> emulation environment.<br>Loaded full SoC RTL to analyze real-world traffic patterns, resulting in optimized memory bandwidth utilization and reduced system latency.</li>
                    <li><strong>FPGA Prototyping & Interoperability:</strong> Led <strong>FPGA prototyping</strong> integrating actual physical DRAM modules.<br>Verified DDR Controller read/write integrity and secured interoperability across diverse DRAM vendors by pre-validating vendor-specific features.</li>
                </ul>
            </div>

            <div class="job-entry">
                <div class="job-header">
                    <div><span class="company">LG Electronics</span> <span class="location">| Seoul, Korea</span></div>
                    <div class="date">Jan 2010 â€“ Jan 2014</div>
                </div>
                <div class="role">Application & Validation Engineer</div>
                <span class="role-focus">Focus: SoC Application & System Validation</span>
                <ul>
                    <li><strong>System-Level Insight:</strong> Enhanced system-level insight through <strong>internal IP verification and customer FAE support</strong>.<br>Validated the interaction between Memory Subsystem, CPU, and Peripherals in a real-world environment, extending expertise beyond simple IP design.</li>
                    <li><strong>Board-Level Debugging:</strong> Designed <strong>evaluation boards</strong> and conducted hands-on debugging using Oscilloscopes and Logic Analyzers.<br><strong>Troubleshot</strong> and resolved critical physical layer issues (Power integrity, Thermal throttling) that simulation could not catch.</li>
                </ul>
            </div>
        </section>

        <section>
            <h2>Education</h2>
            <div class="job-entry">
                <div class="job-header">
                    <div><span class="company">Inha University</span> <span class="location">| Incheon, Korea</span></div>
                    <div class="date">2010.02</div>
                </div>
                <div>Master's degree in Electronics Engineering</div>
            </div>
            <div class="job-entry">
                <div class="job-header">
                    <div><span class="company">Inha University</span> <span class="location">| Incheon, Korea</span></div>
                    <div class="date">2008.02</div>
                </div>
                <div>Bachelor's degree in Electronics Engineering</div>
            </div>
        </section>
    </div>

    <div class="lang-kr">
        <section>
            <h2>ì—”ì§€ë‹ˆì–´ë§ ì² í•™ (Engineering Philosophy)</h2>
            <div class="philosophy-block">
                <span class="philosophy-title">"ë³µì¡ì„±ì€ ì‹ ë¢°ì„±ì˜ ì ì´ë‹¤ (Complexity is the Enemy of Reliability)"</span>
                <p>ë‚˜ë…¸ë¯¸í„° ê³µì •ì˜ ë°˜ë„ì²´ ì„¸ê³„ì—ì„œ, ì €ëŠ” <strong>'ì„¤ê³„ì˜ ë³¸ì§ˆì£¼ì˜(Architectural Essentialism)'</strong>ë¥¼ ì§€í–¥í•©ë‹ˆë‹¤.<br>ê²¬ê³ í•¨ì€ ë¶ˆí•„ìš”í•œ ê²ƒì„ ëœì–´ë‚´ëŠ” ê²ƒì—ì„œë¶€í„° <strong>ì‹œì‘ëœë‹¤ê³  ìƒê°í•©ë‹ˆë‹¤.</strong></p>
                <ul class="philosophy-list">
                    <li><strong>ì•ˆì „ì„ ìœ„í•œ ë¯¸ë‹ˆë©€ë¦¬ì¦˜:</strong> ê³¼ë„í•˜ê²Œ ë³µì¡í•œ "Combo" ì„¤ê³„ëŠ” ì ì¬ì ì¸ ì˜¤ë¥˜ì˜ ì›ì¸ì´ ë©ë‹ˆë‹¤.<br>ì €ëŠ” ë¶„ëª…í•œ ëª©ì ì„ ê°€ì§€ëŠ” ê° ëª¨ë“ˆë¡œ êµ¬ì„±ëœ ê°„ê²°í•œ ì•„í‚¤í…ì²˜ë¥¼ ì§€í–¥í•˜ë©°, ì´ëŠ” <strong>ISO26262 (ASIL)</strong>ê°€ ìš”êµ¬í•˜ëŠ” ê²°ì •ë¡ ì  ë™ì‘(Deterministic behavior)ì„ ì´ëŒì–´ë‚´ëŠ” <strong>ê¸°ë°˜ì´ ëœë‹¤ê³  ìƒê°í•©ë‹ˆë‹¤.</strong></li>
                    <li><strong>ì‹¤ë¦¬ì½˜ì„ ì´í•´í•˜ëŠ” ì„¤ê³„:</strong> ì½”ë“œëŠ” ê²°êµ­ ì „ê¸° ì‹ í˜¸ë¡œ êµ¬í˜„ë˜ë©°, íŠ¹íˆ Mixed-Signal IPëŠ” ì‹œë®¬ë ˆì´ì…˜ë§Œìœ¼ë¡œëŠ” í•œê³„ê°€ ìˆìŠµë‹ˆë‹¤.<br>ì¦‰, Analogì˜ íŠ¹ì„±ì„ ì˜ ì´í•´í•˜ê³  ì´ë¥¼ ìƒí˜¸ ë³´ì™„í•˜ëŠ” Digital Logicì„ ì„¤ê³„í•´ì•¼ ì™„ì„±ë„ ë†’ì€ IPê°€ <strong>ì™„ì„±ëœë‹¤ê³  ì—¬ê¹ë‹ˆë‹¤.</strong></li>
                    <li><strong>ëœì–´ëƒ„ì„ í†µí•œ ìµœì í™”:</strong> ê°€ì¥ íš¨ìœ¨ì ì¸ ì €ì „ë ¥ ì„¤ê³„ëŠ” ê¸°ëŠ¥ì„ ì¶”ê°€í•˜ëŠ” ê²ƒì´ ì•„ë‹ˆë¼, ë¶ˆí•„ìš”í•œ ì˜¤ë²„í—¤ë“œë¥¼ ì œê±°í•˜ëŠ” ë°ì„œ ë‚˜ì˜µë‹ˆë‹¤.<br>ì•„í‚¤í…ì²˜ì˜ ë¹„íš¨ìœ¨ì ì¸ ë¶€ë¶„ì„ ì œê±°í•˜ì—¬ ì„±ëŠ¥ ì €í•˜ ì—†ëŠ” ì „ë ¥ íš¨ìœ¨ì„ <strong>ë‹¬ì„±í•  ìˆ˜ ìˆë‹¤ê³  ë´…ë‹ˆë‹¤.</strong></li>
                </ul>
            </div>
        </section>

        <section>
            <h2>ì „ë¬¸ ìš”ì•½ (Professional Summary)</h2>
            <div class="summary-text">
                ë³µì¡í•œ ì‹œìŠ¤í…œ ìš”êµ¬ì‚¬í•­ì„ ê³ ì„±ëŠ¥ ì‹¤ë¦¬ì½˜ ì†”ë£¨ì…˜(5nm LPDDR5X/4X)ìœ¼ë¡œ êµ¬í˜„í•˜ëŠ” ë° <strong>14ë…„ ì´ìƒì˜ ê²½ë ¥</strong>ì„ ë³´ìœ í•œ <strong>ì „ëµì  ìˆ˜ì„ ë””ì§€í„¸ ì„¤ê³„ ì—”ì§€ë‹ˆì–´(Principal Engineer)</strong>ì…ë‹ˆë‹¤.<br>
                PPA(Performance, Power, Area) ìµœì í™”ì™€ ìˆ˜ìœ¨ í™•ë³´ë¥¼ ìœ„í•œ <strong>ê¸°ìˆ ì  ë¬¸ì œ í•´ê²°ê³¼ ì„±ëŠ¥ ìµœì í™”</strong>ë¥¼ ì£¼ë„í•´ ì™”ìŠµë‹ˆë‹¤.<br>
                íŠ¹íˆ Mixed-Signal IPë¥¼ ì™„ì„±í•˜ê¸° ìœ„í•´ <strong>ì•„ë‚ ë¡œê·¸ ë° ë ˆì´ì•„ì›ƒ ë“± ê° ë¶„ì•¼ ì „ë¬¸ê°€ë“¤ê³¼ í•„ìˆ˜ì ì¸ í˜‘ì—…ì„ ì£¼ë„</strong>í•˜ì˜€ìœ¼ë©°, ì´ë¥¼ í†µí•´ <strong>ì´ë¡ ì  ì•Œê³ ë¦¬ì¦˜ê³¼ ì‹¤ì œ ì‹¤ë¦¬ì½˜ ê°„ì˜ ê°„ê·¹ì„ ì¢íˆë©°</strong> ISO26262 ì¤€ìˆ˜ ì°¨ëŸ‰ìš© IP ë° ì–‘ì‚°í˜• SoC ì„±ê³µì— ê¸°ì—¬í–ˆìŠµë‹ˆë‹¤.
            </div>
        </section>

        <section>
            <h2>í•µì‹¬ ì—­ëŸ‰ ë° ê¸°ìˆ  (Technical Skills)</h2>
            <table class="skills-table">
                <tr>
                    <th>Core Architecture</th>
                    <td>LPDDR5X/5/4X/4 PHY, DDR Controller, DFI 5.1/4.0, Mixed-Signal IP Integration, High-Speed Interface</td>
                </tr>
                <tr>
                    <th>Languages & Scripting</th>
                    <td><strong>SystemVerilog, Verilog, C/C++, Python, Tcl, Shell Scripting</strong></td>
                </tr>
                <tr>
                    <th>Functional Safety</th>
                    <td><strong>ISO26262 (ASIL-B)</strong>, FMEDA, Safety Mechanism Architecture (Parity, CRC), Fault Injection</td>
                </tr>
                <tr>
                    <th>Verification & Emulation</th>
                    <td><strong>Synopsys ZeBu (Emulation)</strong>, <strong>FPGA Prototyping</strong>, UVM (Integration/DPI), SystemVerilog</td>
                </tr>
                <tr>
                    <th>Protocols & Standards</th>
                    <td>AMBA (AXI, APB, AHB), MIPI, JEDEC Standards, I2C, SPI</td>
                </tr>
                <tr>
                    <th>Implementation & Tools</th>
                    <td>CDC/RDC Analysis (SpyGlass), UPF (Low Power), Synthesis (DC), STA (PT), Python Automation</td>
                </tr>
            </table>
        </section>

        <section>
            <h2>ê²½ë ¥ ì‚¬í•­ (Professional Experience)</h2>

            <div class="job-entry">
                <div class="job-header">
                    <div><span class="company">OPENEDGES Technology</span> <span class="location">| Seoul, Korea</span></div>
                    <div class="date">2022.11 â€“ í˜„ì¬</div>
                </div>
                <div class="role">ìˆ˜ì„ ë””ì§€í„¸ ì„¤ê³„ ì—”ì§€ë‹ˆì–´ (Principal Digital Design Engineer)</div>
                <span class="role-focus">ì£¼ìš” ì—…ë¬´: DDR PHY IP ì„¤ê³„ (LPDDR5X/4X, 5nm ê³µì •) ë° ì‹¤ë¦¬ì½˜ ê²€ì¦</span>
                <ul>
                    <li><strong>LPDDR5X PHY ì‹¤ë¦¬ì½˜ êµ¬í˜„ ë° ì–‘ì‚° ìµœì í™”:</strong> <strong>Samsung 5nm LPDDR5X PHY(@8533Mbps)</strong>ì˜ ì‹¤ë¦¬ì½˜ êµ¬í˜„(Silicon Realization) ë° ì–‘ì‚° ìµœì í™”ë¥¼ ì£¼ë„.<br><strong>SI/PI ì „ë¬¸ê°€ì™€ì˜ ê¸´ë°€í•œ í˜‘ì—…</strong>ì„ í†µí•´ ì„¤ê³„ ì´ˆê¸° ë‹¨ê³„ì—ì„œ ì‹ í˜¸ ë¬´ê²°ì„± ë³‘ëª© í˜„ìƒì„ í•´ê²°í•˜ì—¬ <strong>first-pass silicon success ë‹¬ì„±.</strong></li>
                    <li><strong>MPW ì¹© ì œì‘ ë° ì‹¤ë¦¬ì½˜ ê²€ì¦ ì´ê´„:</strong> <strong>MPW ì¹© ì œì‘ ë° Post-silicon ê²€ì¦</strong>ì˜ ì „ ê³¼ì •ì„ ì£¼ë„í•¨.<br><strong>ê²€ì¦ìš© PCB í”Œë«í¼ì„ ì§ì ‘ ì„¤ê³„</strong>í•˜ê³  Bare-metal íŒì›¨ì–´ë¥¼ ê°œë°œí•˜ì—¬ PHYì˜ ë¬¼ë¦¬ì  ì„±ëŠ¥ì„ ì…ì¦.</li>
                    <li><strong>ì„±ëŠ¥ ë¦¬í¬íŠ¸ ë° SI/PI íŠ¹ì„± ë¶„ì„:</strong> ê³ ì† ì¸¡ì • ì¥ë¹„ë¥¼ í™œìš©í•˜ì—¬ ì „ê¸°ì  íŠ¹ì„±(Electrical Characterization)ì„ ë¶„ì„.<br>PVT ì½”ë„ˆë³„ ì‹ í˜¸ ë¬´ê²°ì„±(SI/PI) ë§ˆì§„ê³¼ JEDEC ê·œê²© ì¤€ìˆ˜ë¥¼ ê²€ì¦í•˜ëŠ” <strong>ìµœì¢… ì‹¤ë¦¬ì½˜ ë¦¬í¬íŠ¸ ì‘ì„±.</strong></li>
                    <li><strong>íŠ¸ë ˆì´ë‹ ì•Œê³ ë¦¬ì¦˜ ìµœì í™”:</strong> ì‹œìŠ¤í…œ ê°€ìš©ì„± ë¬¸ì œë¥¼ í•´ê²°í•˜ê¸° ìœ„í•´ í•µì‹¬ íŠ¸ë ˆì´ë‹ ì•Œê³ ë¦¬ì¦˜(CBT, ReadGate, R/W Eye)ì„ <strong>ì¬ì„¤ê³„</strong>í•˜ì—¬ <strong>Blackout ì‹œê°„ì„ 40% ë‹¨ì¶•.</strong><br>ì—„ê²©í•œ QoS ìš”êµ¬ì‚¬í•­ì„ ì¶©ì¡±ì‹œì¼œ 3ê°œ ê¸€ë¡œë²Œ ê³ ê°ì‚¬ <strong>ê³„ì•½ ìˆ˜ì£¼ì— ì§ì ‘ ê¸°ì—¬.</strong></li>
                    <li><strong>ê¸°ëŠ¥ ì•ˆì „(Functional Safety) ë¦¬ë”ì‹­:</strong> <strong>ISO26262 ASIL-B</strong> ì¸ì¦ì„ ìœ„í•œ ì•ˆì „ ì•„í‚¤í…ì²˜ ìˆ˜ë¦½.<br>ë‚´ë¶€ ë¸”ë¡ì˜ ê³ ì¥ì„ ì •ë°€í•˜ê²Œ ê²€ì¶œí•  ìˆ˜ ìˆë„ë¡ ë¡œì§ ë° ê²½ë¡œë¥¼ ì¬ì„¤ê³„í•˜ì—¬, <strong>ì§„ë‹¨ ì»¤ë²„ë¦¬ì§€(Diagnostic Coverage)ë¥¼ ê·¹ëŒ€í™”í•¨.</strong></li>
                </ul>
            </div>

            <div class="job-entry">
                <div class="job-header">
                    <div><span class="company">LX Semicon</span> <span class="location">| Seoul, Korea</span></div>
                    <div class="date">2019.01 â€“ 2022.11</div>
                </div>
                <div class="role">ì„ ì„ ë””ì§€í„¸ ì„¤ê³„ ì—”ì§€ë‹ˆì–´ (Staff Digital Design Engineer)</div>
                <span class="role-focus">ì£¼ìš” ì—…ë¬´: ë©”ëª¨ë¦¬ ì»¨íŠ¸ë¡¤ëŸ¬ ì„¤ê³„ (TSMC 22nm LPDDR3/4 @4266Mbps) ë° ê²€ì¦</span>
                <ul>
                    <li><strong>ë©”ëª¨ë¦¬ ì»¨íŠ¸ë¡¤ëŸ¬ ì „ì²´ êµ¬ì¡° ì„¤ê³„:</strong> <strong>TSMC 22nm LPDDR3/4(@4266Mbps)</strong> ë©”ëª¨ë¦¬ ì»¨íŠ¸ë¡¤ëŸ¬ì˜ ì•„í‚¤í…ì²˜ ì„¤ê³„ë¥¼ ì£¼ë„.<br>íƒ€ì´ë° ë§ˆì§„ í™•ë³´ ë° ë©´ì  íš¨ìœ¨ì„±ì„ ê·¹ëŒ€í™”í•œ êµ¬ì¡°ë¥¼ ì •ì˜ ë° êµ¬í˜„.</li>
                    <li><strong>ìŠ¤ì¼€ì¤„ëŸ¬ ì„¤ê³„ ë° ìµœì í™”:</strong> ì»¨íŠ¸ë¡¤ëŸ¬ ë‚´ë¶€ì˜ í•µì‹¬ ìŠ¤ì¼€ì¤„ëŸ¬ ë¡œì§ì„ ì„¤ê³„ ë° ê°œì„ .<br>ìƒˆë¡œìš´ ì¤‘ì¬(Arbitration) ì •ì±…ì„ ì ìš©í•˜ì—¬, ë©´ì  ì¦ê°€ ì—†ì´ <strong>ì‹¤íš¨ ëŒ€ì—­í­(Actual BW)ì„ 10% í–¥ìƒ</strong>ì‹œí‚¤ëŠ” ì„±ê³¼ ë‹¬ì„±.</li>
                    <li><strong>ì„¤ê³„ ìë™í™” (ìƒì‚°ì„± í–¥ìƒ):</strong> Python ê¸°ë°˜ CSR ìƒì„±ê¸°ë¥¼ ê°œë°œí•˜ì—¬ ìˆ˜ë™ ë ˆì§€ìŠ¤í„° í†µí•©ì˜ íœ´ë¨¼ ì—ëŸ¬ë¥¼ ì œê±°í•˜ê³ , ì‘ì—… ì‹œê°„ì„ ìˆ˜ì£¼ì—ì„œ ë©°ì¹ ë¡œ <strong>ë‹¨ì¶•.</strong></li>
                    <li><strong>ê²€ì¦ í™˜ê²½ í™•ì¥:</strong> SystemVerilog DPI ëª¨ë¸ì„ êµ¬ì¶•í•˜ê³  ì´ë¥¼ <strong>UVM í™˜ê²½</strong>ìœ¼ë¡œ í¬íŒ…í•˜ì—¬ ê²€ì¦ íŒ€ê³¼ì˜ ì›í™œí•œ ê³µë™ ì‹œë®¬ë ˆì´ì…˜ í™˜ê²½ êµ¬ì¶•.</li>
                </ul>
            </div>

            <div class="job-entry">
                <div class="job-header">
                    <div><span class="company">LG Electronics</span> <span class="location">| Seoul, Korea</span></div>
                    <div class="date">2014.01 â€“ 2019.01</div>
                </div>
                <div class="role">ì„ ì„ ë””ì§€í„¸ ì„¤ê³„ ì—”ì§€ë‹ˆì–´ (Senior Digital Design Engineer)</div>
                <span class="role-focus">ì£¼ìš” ì—…ë¬´: SoC ë©”ëª¨ë¦¬ ì„œë¸Œì‹œìŠ¤í…œ ë° íŠ¸ë˜í”½ ì‹œë®¬ë ˆì´ì…˜</span>
                <ul>
                    <li><strong>ì „ëµì  ì‹œë®¬ë ˆì´ì…˜ (C++):</strong> RTL ì‹œë®¬ë ˆì´ì…˜ ì†ë„ í•œê³„ë¥¼ ê·¹ë³µí•˜ê¸° ìœ„í•´ <strong>ì»¤ìŠ¤í…€ C++ AXI-to-DRAM íŠ¸ë˜í”½ ì‹œë®¬ë ˆì´í„°</strong>ë¥¼ ìì²´ ì œì‘.<br>RTL í™•ì • ìˆ˜ê°œì›” ì „ ì„±ëŠ¥ ë³‘ëª©ì„ ì˜ˆì¸¡í•˜ê³  ì¤‘ì¬ ë¡œì§(Arbitration Logic)ì„ ìµœì í™”.</li>
                    <li><strong>Design for Testability (DFT):</strong> <strong>Programmable DRAM BIST</strong> ë¸”ë¡ì„ ì„¤ê³„.<br>ì–‘ì‚° ìŠ¤í¬ë¦¬ë‹ ê³¼ì •ì—ì„œ DRAMì˜ Read/Write íŒ¨í„´ì„ ìœ ì—°í•˜ê²Œ At-speedë¡œ í…ŒìŠ¤íŠ¸í•  ìˆ˜ ìˆëŠ” í™˜ê²½ êµ¬ì¶•.</li>
                    <li><strong>System-Level Emulation (ZeBu):</strong> <strong>êµ¬ì¶•ëœ Synopsys ZeBu ì—ë®¬ë ˆì´ì…˜ í™˜ê²½</strong>ì—ì„œ ì‹œìŠ¤í…œ ë ˆë²¨ ê²€ì¦ ìˆ˜í–‰.<br>ì „ì²´ SoC RTLì„ íƒ‘ì¬í•˜ì—¬ ì‹¤ì œ íŠ¸ë˜í”½ íŒ¨í„´ì„ ë¶„ì„í•˜ê³ , ì´ë¥¼ í†µí•´ <strong>ë©”ëª¨ë¦¬ ëŒ€ì—­í­ ìµœì í™” ë° ì‹œìŠ¤í…œ ë ˆì´í„´ì‹œ ê°œì„ .</strong></li>
                    <li><strong>FPGA Prototyping & ìƒí˜¸ìš´ìš©ì„± í™•ë³´:</strong> ì‹¤ì œ DRAM ëª¨ë“ˆì„ ì—°ë™í•œ <strong>FPGA í”„ë¡œí† íƒ€ì´í•‘</strong>ì„ ì£¼ë„.<br>Tape-out ì´ì „ì— ë²¤ë”ë³„ ê³ ìœ  ê¸°ëŠ¥(Vendor-specific features)ì„ ì‚¬ì „ ê²€ì¦í•˜ì—¬ ì»¨íŠ¸ë¡¤ëŸ¬ì˜ ì •í•©ì„±ì„ í™•ë³´í•˜ê³  <strong>ë‹¤ì–‘í•œ DRAM ë²¤ë”ì™€ì˜ ìƒí˜¸ìš´ìš©ì„± ë³´ì¥.</strong></li>
                </ul>
            </div>

            <div class="job-entry">
                <div class="job-header">
                    <div><span class="company">LG Electronics</span> <span class="location">| Seoul, Korea</span></div>
                    <div class="date">2010.01 â€“ 2014.01</div>
                </div>
                <div class="role">ì–´í”Œë¦¬ì¼€ì´ì…˜ & ê²€ì¦ ì—”ì§€ë‹ˆì–´ (Application & Validation Engineer)</div>
                <span class="role-focus">ì£¼ìš” ì—…ë¬´: SoC ì–´í”Œë¦¬ì¼€ì´ì…˜ ë° ì‹œìŠ¤í…œ ê²€ì¦</span>
                <ul>
                    <li><strong>ì‹œìŠ¤í…œ ë ˆë²¨ í†µì°°ë ¥ (System-Level Insight):</strong> <strong>ë‚´ë¶€ IP ê²€ì¦ ë° ê³ ê°ì‚¬ FAE ì§€ì›</strong> ì—…ë¬´ë¥¼ í†µí•´ SoC ì „ì²´ ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜ì— ëŒ€í•œ í†µì°°ë ¥ì„ í•¨ì–‘.<br>ë‹¨ìˆœ IP ì„¤ê³„ë¥¼ ë„˜ì–´ ì‹¤ì œ í™˜ê²½ì—ì„œ ë©”ëª¨ë¦¬ ì„œë¸Œì‹œìŠ¤í…œ, CPU, ì£¼ë³€ ì¥ì¹˜ ê°„ì˜ ìƒí˜¸ì‘ìš©ì„ ê²€ì¦.</li>
                    <li><strong>Board-Level Debugging:</strong> <strong>í‰ê°€ ë³´ë“œ(Evaluation Board)ë¥¼ ì§ì ‘ ì„¤ê³„</strong>í•˜ê³  ì˜¤ì‹¤ë¡œìŠ¤ì½”í”„ ë° ë¡œì§ ë¶„ì„ê¸°ë¥¼ í™œìš©í•œ ì‹¤ìŠµ ë””ë²„ê¹… ìˆ˜í–‰.<br>ì‹œë®¬ë ˆì´ì…˜ì—ì„œ ì¡íˆì§€ ì•ŠëŠ” ì „ì› ë¬´ê²°ì„±(Power Integrity) ë° ë°œì—´ ì œì–´(Thermal Throttling) ì´ìŠˆë¥¼ í•´ê²°.</li>
                </ul>
            </div>
        </section>

        <section>
            <h2>í•™ë ¥ (Education)</h2>
            <div class="job-entry">
                <div class="job-header">
                    <div><span class="company">ì¸í•˜ëŒ€í•™êµ</span> <span class="location">| ì¸ì²œ</span></div>
                    <div class="date">2010.02</div>
                </div>
                <div>ì „ìê³µí•™ ì„ì‚¬</div>
            </div>
            <div class="job-entry">
                <div class="job-header">
                    <div><span class="company">ì¸í•˜ëŒ€í•™êµ</span> <span class="location">| ì¸ì²œ</span></div>
                    <div class="date">2008.02</div>
                </div>
                <div>ì „ìê³µí•™ í•™ì‚¬</div>
            </div>
        </section>
    </div>

    <div class="footer-updated">
        Last updated: <span id="last-updated">Loading...</span>
    </div>

    <script>
        document.addEventListener('DOMContentLoaded', function() {
            // [1] ê¸°ëŠ¥ ì •ì˜: ë²„íŠ¼ ë™ì‘ì„ ìœ„í•œ í•¨ìˆ˜ë“¤
            const btnLang = document.getElementById('btn-lang');
            const btnTheme = document.getElementById('btn-theme');
            
            // ì–¸ì–´ ë³€ê²½ (ë²„íŠ¼ ë¦¬ìŠ¤ë„ˆ ì—°ê²°)
            if (btnLang) {
                btnLang.addEventListener('click', function() {
                    document.body.classList.toggle('show-kr');
                });
            }

            // í…Œë§ˆ ë³€ê²½ (ì•ˆì „ì¥ì¹˜ í¬í•¨)
            if (btnTheme) {
                btnTheme.addEventListener('click', function() {
                    const body = document.body;
                    const isDark = body.classList.toggle('dark-mode');
                    try {
                        localStorage.setItem('theme', isDark ? 'dark' : 'light');
                    } catch (e) {
                        console.log("Local Storage access denied.");
                    }
                });
            }

            // ì´ˆê¸° í…Œë§ˆ ë¡œë”©
            try {
                const savedTheme = localStorage.getItem('theme');
                if (savedTheme === 'dark' || (!savedTheme && window.matchMedia('(prefers-color-scheme: dark)').matches)) {
                    document.body.classList.add('dark-mode');
                }
            } catch (e) {
                console.log("Theme loading skipped.");
            }

            // [2] GitHub API ê¸°ëŠ¥: ë‚ ì§œ ê°€ì ¸ì˜¤ê¸° (ë¹„ë™ê¸°)
            const repo = 'ZionSeo81/ZionSeo81.github.io'; // ëŒ€ì†Œë¬¸ì ì •í™•íˆ
            const dateSpan = document.getElementById('last-updated');
            
            if (dateSpan) {
                fetch(`https://api.github.com/repos/${repo}/commits?per_page=1`)
                    .then(response => {
                        if (!response.ok) throw new Error('Network response error');
                        return response.json();
                    })
                    .then(data => {
                        if (Array.isArray(data) && data.length > 0 && data[0].commit) {
                            const dateStr = data[0].commit.author.date;
                            const dateObj = new Date(dateStr);
                            const formattedDate = dateObj.toISOString().split('T')[0];
                            dateSpan.textContent = formattedDate;
                        } else {
                            throw new Error('Data format error');
                        }
                    })
                    .catch(error => {
                        console.warn('GitHub API failed:', error);
                        // [ë³€ê²½ë¨] ì—ëŸ¬ ë°œìƒ ì‹œ "Fail" í‘œì‹œ
                        dateSpan.textContent = "Fail";
                    });
            }
        });
    </script>
</body>
</html>