<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p833" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_833{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_833{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_833{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_833{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_833{left:165px;bottom:1022px;letter-spacing:-0.15px;}
#t6_833{left:236px;bottom:1022px;letter-spacing:-0.11px;}
#t7_833{left:236px;bottom:1005px;letter-spacing:-0.11px;}
#t8_833{left:236px;bottom:988px;letter-spacing:-0.11px;}
#t9_833{left:236px;bottom:972px;letter-spacing:-0.11px;}
#ta_833{left:236px;bottom:955px;letter-spacing:-0.12px;}
#tb_833{left:165px;bottom:930px;letter-spacing:-0.16px;}
#tc_833{left:236px;bottom:930px;letter-spacing:-0.11px;}
#td_833{left:236px;bottom:914px;letter-spacing:-0.11px;}
#te_833{left:236px;bottom:897px;letter-spacing:-0.11px;}
#tf_833{left:236px;bottom:880px;letter-spacing:-0.11px;}
#tg_833{left:236px;bottom:863px;letter-spacing:-0.11px;}
#th_833{left:236px;bottom:846px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#ti_833{left:236px;bottom:830px;letter-spacing:-0.12px;}
#tj_833{left:236px;bottom:813px;letter-spacing:-0.12px;}
#tk_833{left:165px;bottom:788px;letter-spacing:-0.16px;}
#tl_833{left:236px;bottom:788px;letter-spacing:-0.12px;}
#tm_833{left:236px;bottom:771px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#tn_833{left:236px;bottom:755px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#to_833{left:236px;bottom:738px;letter-spacing:-0.12px;}
#tp_833{left:236px;bottom:721px;letter-spacing:-0.11px;}
#tq_833{left:255px;bottom:687px;letter-spacing:-0.12px;}
#tr_833{left:386px;bottom:687px;letter-spacing:-0.13px;}
#ts_833{left:605px;bottom:687px;letter-spacing:-0.12px;}
#tt_833{left:255px;bottom:671px;letter-spacing:-0.13px;}
#tu_833{left:386px;bottom:671px;letter-spacing:-0.11px;}
#tv_833{left:605px;bottom:671px;}
#tw_833{left:255px;bottom:654px;letter-spacing:-0.05px;}
#tx_833{left:386px;bottom:654px;letter-spacing:-0.12px;}
#ty_833{left:605px;bottom:654px;}
#tz_833{left:255px;bottom:637px;letter-spacing:-0.05px;}
#t10_833{left:386px;bottom:637px;letter-spacing:-0.12px;}
#t11_833{left:605px;bottom:637px;}
#t12_833{left:255px;bottom:620px;letter-spacing:-0.05px;}
#t13_833{left:386px;bottom:620px;letter-spacing:-0.09px;}
#t14_833{left:605px;bottom:620px;}
#t15_833{left:255px;bottom:603px;letter-spacing:-0.05px;}
#t16_833{left:386px;bottom:603px;letter-spacing:-0.1px;}
#t17_833{left:605px;bottom:603px;}
#t18_833{left:255px;bottom:587px;letter-spacing:-0.05px;}
#t19_833{left:386px;bottom:587px;letter-spacing:-0.13px;}
#t1a_833{left:605px;bottom:587px;}
#t1b_833{left:255px;bottom:570px;letter-spacing:-0.14px;}
#t1c_833{left:386px;bottom:570px;letter-spacing:-0.12px;}
#t1d_833{left:605px;bottom:570px;letter-spacing:-0.1px;}
#t1e_833{left:254px;bottom:548px;letter-spacing:-0.12px;}
#t1f_833{left:236px;bottom:515px;letter-spacing:-0.12px;}
#t1g_833{left:165px;bottom:490px;letter-spacing:-0.15px;}
#t1h_833{left:236px;bottom:490px;letter-spacing:-0.11px;}
#t1i_833{left:236px;bottom:474px;letter-spacing:-0.11px;}
#t1j_833{left:236px;bottom:449px;letter-spacing:-0.16px;}
#t1k_833{left:236px;bottom:432px;letter-spacing:-0.12px;}
#t1l_833{left:236px;bottom:415px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1m_833{left:236px;bottom:399px;letter-spacing:-0.12px;}
#t1n_833{left:236px;bottom:382px;letter-spacing:-0.11px;}
#t1o_833{left:165px;bottom:357px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_833{left:103px;bottom:333px;letter-spacing:-0.16px;}
#t1q_833{left:165px;bottom:333px;letter-spacing:-0.16px;}
#t1r_833{left:236px;bottom:333px;letter-spacing:-0.12px;}
#t1s_833{left:165px;bottom:309px;letter-spacing:-0.15px;}
#t1t_833{left:236px;bottom:309px;letter-spacing:-0.12px;}
#t1u_833{left:236px;bottom:292px;letter-spacing:-0.12px;}
#t1v_833{left:236px;bottom:275px;letter-spacing:-0.12px;}
#t1w_833{left:236px;bottom:258px;letter-spacing:-0.11px;}
#t1x_833{left:236px;bottom:241px;letter-spacing:-0.12px;}
#t1y_833{left:165px;bottom:217px;letter-spacing:-0.16px;}
#t1z_833{left:236px;bottom:217px;letter-spacing:-0.12px;}
#t20_833{left:165px;bottom:192px;letter-spacing:-0.15px;}
#t21_833{left:236px;bottom:192px;letter-spacing:-0.12px;}
#t22_833{left:248px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t23_833{left:324px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t24_833{left:84px;bottom:1063px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t25_833{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t26_833{left:375px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}

.s1_833{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_833{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_833{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_833{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_833{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s6_833{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_833{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts833" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg833Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg833" style="-webkit-user-select: none;"><object width="935" height="1210" data="833/833.svg" type="image/svg+xml" id="pdf833" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_833" class="t s1_833">CPUID—CPU Identification </span>
<span id="t2_833" class="t s2_833">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_833" class="t s1_833">Vol. 2A </span><span id="t4_833" class="t s1_833">3-237 </span>
<span id="t5_833" class="t s3_833">EAX </span><span id="t6_833" class="t s3_833">Bits 04-00: The number of bits that the x2APIC ID must be shifted to the right to address instances of </span>
<span id="t7_833" class="t s3_833">the next higher-scoped domain. When logical processor is not supported by the processor, the value of </span>
<span id="t8_833" class="t s3_833">this field at the Logical Processor domain sub-leaf may be returned as either 0 (no allocated bits in the </span>
<span id="t9_833" class="t s3_833">x2APIC ID) or 1 (one allocated bit in the x2APIC ID); software should plan accordingly. </span>
<span id="ta_833" class="t s3_833">Bits 31-05: Reserved. </span>
<span id="tb_833" class="t s3_833">EBX </span><span id="tc_833" class="t s3_833">Bits 15-00: The number of logical processors across all instances of this domain within the next higher- </span>
<span id="td_833" class="t s3_833">scoped domain relative to this current logical processor. (For example, in a processor socket/package </span>
<span id="te_833" class="t s3_833">comprising “M” dies of “N” cores each, where each core has “L” logical processors, the “die” domain sub- </span>
<span id="tf_833" class="t s3_833">leaf value of this field would be M*N*L. In an asymmetric topology this would be the summation of the </span>
<span id="tg_833" class="t s3_833">value across the lower domain level instances to create each upper domain level instance.) This number </span>
<span id="th_833" class="t s3_833">reflects configuration as shipped by Intel. Note, software must not use this field to enumerate processor </span>
<span id="ti_833" class="t s3_833">topology*. </span>
<span id="tj_833" class="t s3_833">Bits 31-16: Reserved. </span>
<span id="tk_833" class="t s3_833">ECX </span><span id="tl_833" class="t s3_833">Bits 07-00: The input ECX sub-leaf index. </span>
<span id="tm_833" class="t s3_833">Bits 15-08: Domain Type. This field provides an identification value which indicates the domain as shown </span>
<span id="tn_833" class="t s3_833">below. Although domains are ordered, as also shown below, their assigned identification values are not </span>
<span id="to_833" class="t s3_833">and software should not depend on it. (For example, if a new domain between core and module is speci- </span>
<span id="tp_833" class="t s3_833">fied, it will have an identification value higher than 5.) </span>
<span id="tq_833" class="t s3_833">Hierarchy </span><span id="tr_833" class="t s3_833">Domain </span><span id="ts_833" class="t s3_833">Domain Type Identification Value </span>
<span id="tt_833" class="t s3_833">Lowest </span><span id="tu_833" class="t s3_833">Logical Processor </span><span id="tv_833" class="t s3_833">1 </span>
<span id="tw_833" class="t s3_833">... </span><span id="tx_833" class="t s3_833">Core </span><span id="ty_833" class="t s3_833">2 </span>
<span id="tz_833" class="t s3_833">... </span><span id="t10_833" class="t s3_833">Module </span><span id="t11_833" class="t s3_833">3 </span>
<span id="t12_833" class="t s3_833">... </span><span id="t13_833" class="t s3_833">Tile </span><span id="t14_833" class="t s3_833">4 </span>
<span id="t15_833" class="t s3_833">... </span><span id="t16_833" class="t s3_833">Die </span><span id="t17_833" class="t s3_833">5 </span>
<span id="t18_833" class="t s3_833">... </span><span id="t19_833" class="t s3_833">DieGrp </span><span id="t1a_833" class="t s3_833">6 </span>
<span id="t1b_833" class="t s3_833">Highest </span><span id="t1c_833" class="t s3_833">Package/Socket </span><span id="t1d_833" class="t s3_833">(implied) </span>
<span id="t1e_833" class="t s3_833">(Note that enumeration values of 0 and 7-255 are reserved.) </span>
<span id="t1f_833" class="t s3_833">Bits 31-16: Reserved. </span>
<span id="t1g_833" class="t s3_833">EDX </span><span id="t1h_833" class="t s3_833">Bits 31-00: x2APIC ID of the current logical processor. It is always valid and does not vary with the sub- </span>
<span id="t1i_833" class="t s3_833">leaf index in ECX. </span>
<span id="t1j_833" class="t s4_833">NOTES: </span>
<span id="t1k_833" class="t s3_833">* Software must not use the value of EBX[15:0] to enumerate processor topology of the system. The </span>
<span id="t1l_833" class="t s3_833">value is only intended for display and diagnostic purposes. The actual number of logical processors avail- </span>
<span id="t1m_833" class="t s3_833">able to BIOS/OS/Applications may be different from the value of EBX[15:0], depending on software and </span>
<span id="t1n_833" class="t s3_833">platform hardware configurations. </span>
<span id="t1o_833" class="t s5_833">Processor History Reset Sub-leaf (Initial EAX Value = 20H, ECX = 0) </span>
<span id="t1p_833" class="t s3_833">20H </span><span id="t1q_833" class="t s3_833">EAX </span><span id="t1r_833" class="t s3_833">Reports the maximum number of sub-leaves that are supported in leaf 20H. </span>
<span id="t1s_833" class="t s3_833">EBX </span><span id="t1t_833" class="t s3_833">Indicates which bits may be set in the IA32_HRESET_ENABLE MSR to enable reset of different compo- </span>
<span id="t1u_833" class="t s3_833">nents of hardware-maintained history. </span>
<span id="t1v_833" class="t s3_833">Bit 00: Indicates support for both HRESET’s EAX[0] parameter, and IA32_HRESET_ENABLE[0] set by the </span>
<span id="t1w_833" class="t s3_833">OS to enable reset of Intel® Thread Director history. </span>
<span id="t1x_833" class="t s3_833">Bits 31-01: Reserved = 0. </span>
<span id="t1y_833" class="t s3_833">ECX </span><span id="t1z_833" class="t s3_833">Reserved. </span>
<span id="t20_833" class="t s3_833">EDX </span><span id="t21_833" class="t s3_833">Reserved. </span>
<span id="t22_833" class="t s6_833">Table 3-8. </span><span id="t23_833" class="t s6_833">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t24_833" class="t s7_833">Initial EAX </span>
<span id="t25_833" class="t s7_833">Value </span><span id="t26_833" class="t s7_833">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
