Abbes, F., Casseau, E., Abid, M., Coussy, P., and Legof, J. B. 2004. IP integration methodology for SoC design. In ICM04 International Conference on Microelectronics, Tunis.
Baganne, A., Philippe, J. L., and Martin, E. 1998. A formal technique for hardware interface design. In IEEE Trans. On Circuits and Systems 45, 5.
Ben ismail, T., Daveau, J.-M., O'brien, K., and Jerraya, A. A. 1996. A system-level communication synthesis approach for hardware/software systems. Int J. Microprocessors Microsystems {Special Issue on Hardware/Software Codesign} Butterworth-Heinemann Publ.
Armin Bender, Design of an Optimal Loosely Coupled Heterogeneous Multiprocessor System, Proceedings of the 1996 European conference on Design and Test, p.275, March 11-14, 1996
Boriello, G. and Katz, R. H. 1987. Synthesis and optimization of interface transducer logic. In Proceedings of the IEEE International Conference on Computer Aided Design (ICCAD). 274--277.
Henry Chang , Larry Cooke , Merrill Hunt , Grant Martin , Andrew J. McNelly , Lee Todd, Surviving the SOC revolution: a guide to platform-based design, Kluwer Academic Publishers, Norwell, MA, 1999
Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
Chiodo, M., Giuspo, P., and Jurecska, A. 1993. Synthesis of mixed software-hardware implementations from CFSM specifications. In Proceedings of the IEEE International Workshop on Hardware/Software Co-Design (CODES).
Pai Chou , Gaetano Borriello, Software scheduling in the co-synthesis of reactive real-time systems, Proceedings of the 31st annual Design Automation Conference, p.1-4, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196247]
Pai Chou , Gaetano Borriello, Interval scheduling: fine-grained code scheduling for embedded systems, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.462-467, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217571]
Pai Chou , Ross B. Ortega , Gaetano Borriello, Interface co-synthesis techniques for embedded systems, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.280-287, November 05-09, 1995, San Jose, California, USA
Gwénolé Corre , Eric Senn , Nathalie Julien , Eric Martin, A memory aware behavioral synthesis tool for real-time VLSI circuits, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA[doi>10.1145/988952.988972]
Coussy, P., Baganne, A., and Martin, E. 2002. A design methodology for IP integration. In Proceedings of IEEE International Symposium on Circuits and Systems ISCAS, Scottsdale, Arizona.
Coussy, P., Gnaedig, D., Nafkha, A., Baganne, A., Boutillon, E., and Martin, E. 2004. A methodology for IP integration into DSP SoC: A case study of a MAP algorithm for turbo decoder. In Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).
M. Auguin , L. Capella , F. Cuesta , E. Gresset, CODEF: a system level design space exploration tool, Proceedings of the Acoustics, Speech, and Signal Processing, 200. on IEEE International Conference, p.1145-1148, May 07-11, 2001[doi>10.1109/ICASSP.2001.941124]
Jean-Marc Daveau , Gilberto Fernandes Marchioro , Tarek Ben-Ismail , Ahmed Amine Jerraya, Protocol selection and interface generation for HW-SW codesign, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
Abhijit K. Deb , Axel Jantsch , Johnny Öberg, System Design for DSP Applications Using the MASIC Methodology, Proceedings of the conference on Design, automation and test in Europe, p.10630, February 16-20, 2004
Sujit Dey , Surendra Bommu, Performance analysis of a system of communicating processes, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.590-597, November 09-13, 1997, San Jose, California, USA
John P. Elliott, Understanding Behavioral Synthesis: A Practical Guide to High-Level Design, Kluwer Academic Publishers, Norwell, MA, 1999
Filo, D., Ku, D., Coelho, C. N., and De Micheli, G. 1993. Interface optimization for concurrent systems under timing constraints. In IEEE Transaction on VLSI systems. 268--281.
Frederic Rousseau, A Codesign Experiment in Acoustic Echo Cancellation: GMDFa, Proceedings of the 9th international symposium on System synthesis, p.83, November 06-08, 1996
Gajski, D., et al. 2000. SpecC: Specification Language and Methodology. Kluwer Academic Publ. Boston, MA.
Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
Gaut tool. 2004. http://lester.univ-ubs.fr/tools/gaut/tool.htm.
Guy Gogniat , Michel Auguin , Luc Bianco , Alain Pegatoquet, Communication synthesis and HW/SW integration for embedded system design, Proceedings of the 6th international workshop on Hardware/software codesign, p.49-53, March 15-18, 1998, Seattle, Washington, USA
Jie Gong , Daniel D. Gajski , Smita Bakshi, Model Refinement for Hardware-Software Codesign, Proceedings of the 1996 European conference on Design and Test, p.270, March 11-14, 1996
Gupta, R. and De Micheli, G. 1991. VULCAN---A system for high-level partitioning of synchronous digital circuits. Technical Report CSL-TR-91-471, April.
Jörg Henkel , Rolf Ernst , Ullrich Holtmann , Thomas Benner, Adaptation of partitioning and high-level synthesis in hardware/software co-synthesis, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.96-100, November 06-10, 1994, San Jose, California, USA
Denis Hommais , Frédéric Pétrot , Ivan Augé, A practical tool box for system level communication synthesis, Proceedings of the ninth international symposium on Hardware/software codesign, p.48-53, April 2001, Copenhagen, Denmark[doi>10.1145/371636.371674]
Marek Jersak , Rolf Ernst, Enabling scheduling analysis of heterogeneous systems with multi-rate data dependencies and rate intervals, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775951]
D. Knapp , T. Ly , D. MacMillen , R. Miller, Behavioral synthesis methodology for HDL-based specification and validation, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.286-291, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217543]
P. V. Knudsen , J. Madsen, Integrating communication protocol selection with hardware/software codesign, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.8, p.1077-1095, November 2006[doi>10.1109/43.775629]
Ku, D. and De Micheli, G. 1992. Relative scheduling under timing constraints: Algorithms for high-level synthesis of digital circuits. IEEE Transactions on CAD/ICAS 11, 696--718.
K. Lahiri , A. Raghunathan , S. Dey, System-level performance analysis for designing on-chip communication architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.6, p.768-783, November 2006[doi>10.1109/43.924830]
Liao, Y. and Wong, C. 1983. An algorithm to compact VLSI symbolic layout with mixed constraints. In IEEE Transaction on CAD/ICAS 2, 62--69.
Bill Lin , Steven Vercauteren, Synthesis of concurrent system interface modules with automatic protocol conversion generation, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.101-108, November 06-10, 1994, San Jose, California, USA
Tai Ly , David Knapp , Ron Miller , Don MacMillen, Scheduling using behavioral templates, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.101-106, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217514]
Kenneth L. McMillan , David L. Dill, Algorithms for Interface Timing Verification, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.48-51, October 11-14, 1992
Jan Madsen , Bjarne Hald, An approach to interface synthesis, Proceedings of the 8th international symposium on System synthesis, p.16-21, September 13-15, 1995, Cannes, France[doi>10.1145/224486.224490]
MPEG-2 ISO/IEC JTC1/SC29/WG11 N0702. 1994. Rev. Information technology--Generic coding of moving pictures and associated audio, recommendation H.262.
Narayan, S. and Gajski, D. 1994. Synthesis of system-level bus interface. In Proceedings of the IEEE International European Design Automation Conference (Euro DAC). 395--399.
Sanjiv Narayan , Daniel D. Gajski, Interfacing incompatible protocols using interface process generation, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.468-473, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217572]
Nestor, J. and Thomas, D. 1986. Behavioral synthesis with interfaces. In Proceedings of the IEEE International Design Automation Conference (DAC). 112--115.
Nestor, J. and Krishnamoorthy, G. 1993. SALSA: A new approach to scheduling with timing constraints. In IEEE Trans. CAD/ICAS 12, 8, 1107--1122.
Gabriela Nicolescu , Sungjoo Yoo , Aimen Bouchhima , Ahmed Amine Jerraya, Validation in a component-based design flow for multicore SoCs, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581236]
Stefaan Note , Werner Geurts , Francky Catthoor , Hugo De Man, Cathedral-III: Architecture-driven high-level synthesis for high throughput DSP applications, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.597-602, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127739]
OCP-IP International Partnership. 2003. Open Core Protocol Specification, v-2.0, http://www.ocpip.org.
Open System C Initiative (OSCI). 2001. SystemC Version 2.0 User's Guide, Technical Report.
Roberto Passerone , James A. Rowson , Alberto Sangiovanni-Vincentelli, Automatic synthesis of interfaces between incompatible protocols, Proceedings of the 35th annual Design Automation Conference, p.8-13, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277047]
James A. Rowson , Alberto Sangiovanni-Vincentelli, Interface-based design, Proceedings of the 34th annual Design Automation Conference, p.178-183, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266060]
Savaton, G., Coussy, P., Casseau, E., and Martin, E. 2001. A methodology for behavioral virtual component specification targeting SoC design with high-level synthesis tools. In Proceedings of Forum on Design Languages (FDL). Lyon, France.
James Smith , Giovanni De Micheli, Automated composition of hardware components, Proceedings of the 35th annual Design Automation Conference, p.14-19, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277048]
A. Stoll , P. Duzy, High-level synthesis from VHDL with exact timing constraints, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.188-193, June 08-12, 1992, Anaheim, California, USA
Alexandru Turjan , Bart Kienhuis , Ed Deprettere, A Compile Time Based Approach for Solving Out-of-Order Communication in Kahn Process Networks, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors, p.17, July 17-19, 2002
Frederik Vermeulen , Francky Catthoor , Hugo De Man , Diederik Verkest, Formalized three-layer system-level model and reuse methodology for embedded data-dominated applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.2, p.207-216, April 2000[doi>10.1109/92.831440]
Virtual Socket Interface Alliance. 2000. VSI Alliance#8482;, Virtual Component Interface Standard (OCB2 2.0) On-Chip Bus Development Working Group, August.
Virtual Socket Interface Alliance. 2003. http://www.vsi.org.
Elizabeth A. Walkup , Gaetano Borriello, Interface timing verification with application to synthesis, Proceedings of the 31st annual Design Automation Conference, p.106-112, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196297]
Ti-Yen Yen , Wayne Wolf, Hardware-Software Co-Synthesis of Distributed Embedded Systems, Kluwer Academic Publishers, Norwell, MA, 1996
Ti-Yen Yen , Wayne Wolf, Communication synthesis for distributed embedded systems, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.288-294, November 05-09, 1995, San Jose, California, USA
Zissulescu-Ianculescu, C., Turjan, A., Kienhuis, B., and Deprettere, E. 2002. Solving out of order communication using CAM memory: An implementation. In ProRisc02, Veldhoven, The Netherland.
