#
This project is to use Synopsys TetraMax to generate test patterns for a small combinational circuit (4-bit full adder) and a larger sequential circuit.
