<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project_PSI.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Data_Memory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_Memory_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Instruct_Memory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruct_Memory_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Processor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processor_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegisterFile_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="test_Data_Memory.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="test_Data_Memory.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Data_Memory.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="test_Data_Memory.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="test_Data_Memory.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="test_Data_Memory_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Data_Memory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="test_Data_Memory_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_Data_Memory_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_alu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_processor_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_processor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_processor_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_processor_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_registerFile_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_registerFile_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1589365109" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1589365109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590448109" xil_pn:in_ck="-2494581644799011275" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1590448109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ALU.vhd"/>
      <outfile xil_pn:name="../Data_Memory.vhd"/>
      <outfile xil_pn:name="../Instruct_Memory.vhd"/>
      <outfile xil_pn:name="../Processor.vhd"/>
      <outfile xil_pn:name="../RegisterFile.vhd"/>
      <outfile xil_pn:name="../test_Data_Memory.vhd"/>
      <outfile xil_pn:name="../test_alu.vhd"/>
      <outfile xil_pn:name="../test_processor.vhd"/>
      <outfile xil_pn:name="../test_registerFile.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1590444050" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7856098298210219935" xil_pn:start_ts="1590444050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590444050" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5871635497541276323" xil_pn:start_ts="1590444050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589365109" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3106147976027836862" xil_pn:start_ts="1589365109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590448109" xil_pn:in_ck="-2494581644799011275" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1590448109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ALU.vhd"/>
      <outfile xil_pn:name="../Data_Memory.vhd"/>
      <outfile xil_pn:name="../Instruct_Memory.vhd"/>
      <outfile xil_pn:name="../Processor.vhd"/>
      <outfile xil_pn:name="../RegisterFile.vhd"/>
      <outfile xil_pn:name="../test_Data_Memory.vhd"/>
      <outfile xil_pn:name="../test_alu.vhd"/>
      <outfile xil_pn:name="../test_processor.vhd"/>
      <outfile xil_pn:name="../test_registerFile.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1590448111" xil_pn:in_ck="-2494581644799011275" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5771200936352996396" xil_pn:start_ts="1590448109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_processor_beh.prj"/>
      <outfile xil_pn:name="test_processor_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1590448224" xil_pn:in_ck="2221923082027847881" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4140693973280715657" xil_pn:start_ts="1590448224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_processor_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1589366323" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1589366323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589366323" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2648967798069406127" xil_pn:start_ts="1589366323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589366323" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3106147976027836862" xil_pn:start_ts="1589366323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589366323" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1589366323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589366323" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4500518744509007503" xil_pn:start_ts="1589366323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589366323" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1589366323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589366323" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-616533473791298680" xil_pn:start_ts="1589366323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589874400" xil_pn:in_ck="-2494581644799011275" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6239468095916767437" xil_pn:start_ts="1589874393">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="test_Data_Memory.lso"/>
      <outfile xil_pn:name="test_Data_Memory.prj"/>
      <outfile xil_pn:name="test_Data_Memory.syr"/>
      <outfile xil_pn:name="test_Data_Memory.xst"/>
      <outfile xil_pn:name="test_Data_Memory_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1589366329" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6792967199822866076" xil_pn:start_ts="1589366329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
