<pb_type xmlns:xi="http://www.w3.org/2001/XInclude" name="BLK_TI-FF_LARGE" num_pb="1" width="2" height="2">
 <!-- Pins -->
 <input name="IN   " num_pins="2" />
 <clock name="CLK  " num_pins="2" />
 <output name="OUT " num_pins="1"  />

 <!-- Internal Slices -->
 <pb_type name="BLK_SI-FF_LARGE" num_pb="1">
  <input  name="I" num_pins="1" equivalent="false"/>
  <clock  name="C" num_pins="1" equivalent="false"/>
  <output name="O" num_pins="1" equivalent="false"/>
  <xi:include href="../../primitives/ff/pb_type.xml"/>
  <interconnect>
   <direct name="BEL_FF-FF.D"   input="BLK_SI-FF_LARGE.I" output="BEL_FF-FF.D"   />
   <direct name="BEL_FF-FF.clk" input="BLK_SI-FF_LARGE.C" output="BEL_FF-FF.clk" />
   <direct name="BLK_SI-FF_LARGE.O"  input="BEL_FF-FF.Q"  output="BLK_SI-FF_LARGE.O"  />
  </interconnect>
 </pb_type>

 <!-- Buffers -->
 <pb_type name="BLK_RX-IN0" num_pb="1">
  <input  name="I" num_pins="2"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BLK_RX-IN0.I[0] BLK_RX-IN0.I[1]" name="BLK_RX-IN0.O" output="BLK_RX-IN0.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BLK_RX-CLK0" num_pb="1">
  <input  name="I" num_pins="2"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BLK_RX-CLK0.I[0] BLK_RX-CLK0.I[1]" name="BLK_RX-CLK0.O" output="BLK_RX-CLK0.O" />
  </interconnect>
 </pb_type>

 <interconnect>
  <!-- Clock input muxes -->
  <direct input="BLK_TI-FF_LARGE.CLK[0]" name="BLK_RX-CLK0.I[0]" output="BLK_RX-CLK0.I[0]" />
  <direct input="BLK_TI-FF_LARGE.CLK[1]" name="BLK_RX-CLK0.I[1]" output="BLK_RX-CLK0.I[1]" />
  <direct input="BLK_RX-CLK0.O"     name="BLK_SI-FF_LARGE.C"     output="BLK_SI-FF_LARGE.C"     />

  <!-- Logic input muxes -->
  <direct input="BLK_TI-FF_LARGE.IN[0]"  name="BLK_RX-IN0.I[0]"   output="BLK_RX-IN0.I[0]" />
  <direct input="BLK_TI-FF_LARGE.IN[1]"  name="BLK_RX-IN0.I[1]"   output="BLK_RX-IN0.I[1]" />
  <direct input="BLK_RX-IN0.O"      name="BLK_SI-FF_LARGE.I[0]"   output="BLK_SI-FF_LARGE.I[0]" />

  <!-- Output muxes -->
  <direct input="BLK_SI-FF_LARGE.O"      name="BLK_TI-FF_LARGE.OUT[0]" output="BLK_TI-FF_LARGE.OUT[0]" />
 </interconnect>

 <pinlocations pattern="custom">
  <loc side="top">BLK_TI-FF_LARGE.IN[0] BLK_TI-FF_LARGE.CLK[0] BLK_TI-FF_LARGE.OUT[0]</loc>
  <loc side="top" xoffset="1">BLK_TI-FF_LARGE.IN[1] BLK_TI-FF_LARGE.CLK[1]</loc>
  <loc side="right"></loc>
  <loc side="left"></loc>
  <loc side="bottom"></loc>
 </pinlocations>
 <fc default_in_type="abs" default_in_val="1" default_out_type="abs" default_out_val="1">
  <fc_override fc_type="frac" fc_val="0.25" port_name="CLK"   />
 </fc>
</pb_type>
