
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Sun Jul 13 08:00:34 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_sparse_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj'.
INFO: [HLS 200-1510] Running: set_top hls_sparse 
INFO: [HLS 200-1510] Running: add_files firmware/hls_sparse.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_sparse.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_sparse_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_sparse_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C SIMULATION *****
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../hls_sparse_test.cpp in debug mode
   Compiling ../../../../firmware/hls_sparse.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
3.10356e-06 3.18756e-07 0.0002064 0.00220389 6.84866e-06 6.04188e-05 1.30523e-09 0.994301 7.94459e-06 0.00320977 
Quantized predictions
0 0 0.00195313 0.0234375 0 0.00292969 0 1 0 0.0302734 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.68 seconds. CPU system time: 1.16 seconds. Elapsed time: 11.19 seconds; current allocated memory: 4.078 MB.
***** C SIMULATION COMPLETED IN 0h0m11s *****
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_sparse.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:380:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:380:170)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:394:172)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:394:176)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:413:84)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:413:89)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:421:78)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:421:83)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/hls_sparse.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.5 seconds. CPU system time: 1.43 seconds. Elapsed time: 22.06 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 288,878 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 654,997 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 157,926 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 147,089 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:43:0)
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:43:0)
WARNING: [HLS 214-273] In function 'void nnet::softmax<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_activation.h:379:0)
WARNING: [HLS 214-273] In function 'nnet::DenseLatency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:52:0)
WARNING: [HLS 214-273] In function 'nnet::DenseLatency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>::dense(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:52:0)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 576, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 576, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1600, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 576, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1600, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1600, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 40, 40, 1, 12>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_sparse.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0> mult_for_sparse_conv_kernel3<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 12>(int, int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_uint<10>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:199:24)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0> mult_for_sparse_conv_kernel3<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 3, 12>(int, int, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 3>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_uint<10>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:199:24)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>::dense(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' into 'hls_sparse(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:413:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' into 'hls_sparse(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:421:2)
INFO: [HLS 214-131] Inlining function 'void nnet::softmax<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'hls_sparse(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:423:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_266_3' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:266:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:252:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:243:23)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_213_1' is marked as complete unroll implied by the pipeline pragma (firmware/hls_sparse.cpp:213:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_3' (firmware/nnet_utils/nnet_activation.h:266:23) in function 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_2' (firmware/nnet_utils/nnet_activation.h:252:23) in function 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_1' (firmware/nnet_utils/nnet_activation.h:243:23) in function 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 64 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 75 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 75 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-188] Unrolling loop 'FillFlatArr' (firmware/hls_sparse.cpp:319:5) in function 'sparse_flatten<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 12>' partially with a factor of 4 (firmware/hls_sparse.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_sparse.cpp:327:9) in function 'sparse_flatten<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 12>' completely with a factor of 3 (firmware/hls_sparse.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'InitFlatArr' (firmware/hls_sparse.cpp:313:5) in function 'sparse_flatten<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 12>' completely with a factor of 75 (firmware/hls_sparse.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'HashOutLoop' (firmware/hls_sparse.cpp:266:5) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 3, 2>' completely with a factor of 12 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_sparse.cpp:274:9) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 3, 2>' completely with a factor of 3 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'HashInLoop' (firmware/hls_sparse.cpp:280:13) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 3, 2>' completely with a factor of 12 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_1' (firmware/hls_sparse.cpp:258:20) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 3, 2>' completely with a factor of 36 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ComputePooledLoc' (firmware/hls_sparse.cpp:246:5) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 3, 2>' completely with a factor of 12 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_1' (firmware/hls_sparse.cpp:213:23) in function 'sparse_relu<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 12, 3>' completely with a factor of 36 (firmware/hls_sparse.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_sparse.cpp:174:5) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 3>' completely with a factor of 12 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_sparse.cpp:179:9) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 3>' completely with a factor of 3 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_sparse.cpp:192:13) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 3>' completely with a factor of 12 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_sparse.cpp:131:5) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 3>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_sparse.cpp:185:13) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 3>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'HashOutLoop' (firmware/hls_sparse.cpp:266:5) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 1, 4>' completely with a factor of 12 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_sparse.cpp:274:9) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 1, 4>' completely with a factor of 1 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'HashInLoop' (firmware/hls_sparse.cpp:280:13) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 1, 4>' completely with a factor of 12 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_1' (firmware/hls_sparse.cpp:258:20) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 1, 4>' completely with a factor of 12 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ComputePooledLoc' (firmware/hls_sparse.cpp:246:5) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 1, 4>' completely with a factor of 12 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_1' (firmware/hls_sparse.cpp:213:23) in function 'sparse_relu<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 12, 1>' completely with a factor of 12 (firmware/hls_sparse.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_sparse.cpp:174:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 1>' completely with a factor of 12 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_sparse.cpp:179:9) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 1>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_sparse.cpp:192:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 1>' completely with a factor of 12 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_sparse.cpp:131:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 1>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_sparse.cpp:185:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 1>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_sparse.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 40, 40, 1, 12>' completely with a factor of 1600 (firmware/hls_sparse.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(config14::accum_t)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.12873)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.12873)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.12873)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>) (.12868)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.12833.12842)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.12859)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.12859)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.12833.12842)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.12833.12842)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.12859)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.12833.12842)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config16>(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'void nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-248] Applying array_partition to 'b14': Complete partitioning on dimension 1. (firmware/weights/b14.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b11': Complete partitioning on dimension 1. (firmware/weights/b11.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'exp_res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_activation.h:249:36)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:372:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:373:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:378:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_act1_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:382:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_pool1_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:386:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_pool1_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:387:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:392:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_act2_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:396:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_pool2_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:400:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_pool2_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:401:17)
INFO: [HLS 214-248] Applying array_partition to 'flatten_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:406:21)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:411:21)
INFO: [HLS 214-248] Applying array_partition to 'layer13_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:415:15)
INFO: [HLS 214-248] Applying array_partition to 'layer14_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:419:21)
INFO: [HLS 214-248] Applying array_partition to 'layer16_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:343:0)
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'x_in'. The port size might be shrunk or fail cosim as the bit-width after reshape (25600) is larger than 4096
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_sparse.cpp:343:0)
INFO: [HLS 214-364] Automatically inlining function 'std::enable_if<!(std::is_same<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(config11::accum_t)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:66:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 309.24 seconds. CPU system time: 3.97 seconds. Elapsed time: 339.14 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 17.46 seconds. CPU system time: 0.19 seconds. Elapsed time: 17.84 seconds; current allocated memory: 1.798 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:239) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 13.4 seconds. CPU system time: 0.17 seconds. Elapsed time: 14.14 seconds; current allocated memory: 2.015 GB.
INFO: [XFORM 203-510] Pipelining loop 'FillFlatArr' (firmware/hls_sparse.cpp:319) in function 'sparse_flatten<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 12>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:239) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:262) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_sparse' (firmware/hls_sparse.cpp:54:1), detected/extracted 12 process function(s): 
	 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 40, 40, 1, 12>10'
	 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 1>'
	 'sparse_relu<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 12, 1>'
	 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 1, 4>'
	 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 3>'
	 'sparse_relu<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 12, 3>'
	 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 3, 2>'
	 'sparse_flatten<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 12>'
	 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>'
	 'nnet::relu<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>'
	 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>'
	 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_sparse.cpp:224:32) to (firmware/hls_sparse.cpp:304:1) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 3, 2>'... converting 393 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_sparse.cpp:224:32) to (firmware/hls_sparse.cpp:304:1) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 1, 4>'... converting 133 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_sparse.cpp:207:1) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 3>'... converting 4105 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_sparse.cpp:207:1) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 1>'... converting 1525 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:217:9) to (firmware/nnet_utils/nnet_activation.h:270:1) in function 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:46:5) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_sparse.cpp:14:21) to (firmware/hls_sparse.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_mult.h:33:11)...606 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_mult.h:33:11)...4514 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 135.82 seconds. CPU system time: 0.78 seconds. Elapsed time: 137.68 seconds; current allocated memory: 3.157 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 122.7 seconds. CPU system time: 0.61 seconds. Elapsed time: 123.31 seconds; current allocated memory: 4.181 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_sparse' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<16, 6, 5, 3, 0>, ap_uint<10>, 40, 40, 1, 12>10' to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_12_10'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_ufixed,ap_uint,ap_fixed,ap_fixed,12,1,1>' to 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 12, 1>' to 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_pooling_avg<ap_ufixed,ap_ufixed<10,2,4,0,0>,ap_uint<10>,12,1,4>' to 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_1_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_ufixed,ap_ufixed,ap_uint,ap_fixed,ap_fixed,12,1,3>' to 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 12, 3>' to 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_pooling_avg<ap_ufixed,ap_ufixed<10,2,4,0,0>,ap_uint<10>,12,3,2>' to 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_flatten<ap_ufixed<10, 2, 4, 0, 0>, ap_uint<10>, 5, 5, 3, 12>' to 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<10, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>' to 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<20, 9, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config13>' to 'relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 8, 5, 3, 0>, config14>' to 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.15 seconds. CPU system time: 0.23 seconds. Elapsed time: 18.54 seconds; current allocated memory: 4.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 4.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_12_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_12_10' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_sparse.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_sparse.cpp:47->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_12_10' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_sparse.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_sparse.cpp:47->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 611.01 seconds. CPU system time: 0.66 seconds. Elapsed time: 612.84 seconds; current allocated memory: 5.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15.52 seconds. CPU system time: 0.09 seconds. Elapsed time: 16.64 seconds; current allocated memory: 5.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 42.11 seconds. CPU system time: 0.13 seconds. Elapsed time: 44.14 seconds; current allocated memory: 5.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.27 seconds; current allocated memory: 5.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 12, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 12, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.53 seconds; current allocated memory: 5.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_1_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.65 seconds. CPU system time: 0 seconds. Elapsed time: 5.19 seconds; current allocated memory: 5.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 5.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 82.35 seconds. CPU system time: 0.11 seconds. Elapsed time: 82.96 seconds; current allocated memory: 5.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 20.72 seconds; current allocated memory: 5.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 12, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 12, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.88 seconds. CPU system time: 0.11 seconds. Elapsed time: 4.81 seconds; current allocated memory: 5.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 2.24 seconds; current allocated memory: 5.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.18 seconds; current allocated memory: 5.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 5.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FillFlatArr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'FillFlatArr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.94 seconds; current allocated memory: 5.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.95 seconds; current allocated memory: 5.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<10, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'dense_latency<ap_ufixed<10, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 72.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 73.36 seconds; current allocated memory: 5.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 48.9 seconds. CPU system time: 0.33 seconds. Elapsed time: 52.2 seconds; current allocated memory: 5.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<20, 9, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<20, 9, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 11.28 seconds; current allocated memory: 5.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 5.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 8, 5, 3, 0>, config14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 8, 5, 3, 0>, config14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.01 seconds; current allocated memory: 5.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0 seconds. Elapsed time: 5.8 seconds; current allocated memory: 5.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.65 seconds; current allocated memory: 5.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 5.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_sparse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.843 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'hls_sparse' consists of the following:
	'call' operation ('call_ret719', firmware/hls_sparse.cpp:408) to 'sparse_flatten<ap_ufixed<10, 2, 4, 0, 0>, ap_uint<10>, 5, 5, 3, 12>' [417]  (3.843 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.17 seconds; current allocated memory: 5.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.76 seconds; current allocated memory: 5.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.51 seconds; current allocated memory: 5.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_12_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_12_10' is 25606 from HDL expression: (~((x_in_ap_vld == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mux_1600_11_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_12_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.74 seconds. CPU system time: 0.08 seconds. Elapsed time: 16.32 seconds; current allocated memory: 5.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 132 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.2 seconds. CPU system time: 0.77 seconds. Elapsed time: 14.23 seconds; current allocated memory: 5.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 23.43 seconds. CPU system time: 0.55 seconds. Elapsed time: 25.23 seconds; current allocated memory: 5.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_1_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_1_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.5 seconds; current allocated memory: 5.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_6s_13_1_1': 396 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.19 seconds. CPU system time: 0.19 seconds. Elapsed time: 10.75 seconds; current allocated memory: 6.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 52.73 seconds. CPU system time: 1.24 seconds. Elapsed time: 55.92 seconds; current allocated memory: 6.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.34 seconds; current allocated memory: 6.560 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_12_s' pipeline 'FillFlatArr' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'FillFlatArr' in module 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_12_s', because the estimated Stream Port Number is 129, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-100] Generating core module 'mux_9_4_7_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_9_4_9_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.42 seconds. CPU system time: 0.15 seconds. Elapsed time: 10.26 seconds; current allocated memory: 6.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s' pipeline 'dense_latency<ap_ufixed<10, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>' pipeline type 'function pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'dense_latency<ap_ufixed<10, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>' in module 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s', because the estimated Stream Port Number is 21, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s' is 17544 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_5ns_14_1_1': 83 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_5s_15_1_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_6ns_15_1_1': 269 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_6s_16_1_1': 201 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.89 seconds. CPU system time: 0.19 seconds. Elapsed time: 10.36 seconds; current allocated memory: 6.685 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 49.73 seconds. CPU system time: 0.94 seconds. Elapsed time: 57.46 seconds; current allocated memory: 6.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s' pipeline 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 8, 5, 3, 0>, config14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_10_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5s_11_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_11_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6s_12_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.19 seconds. CPU system time: 0.19 seconds. Elapsed time: 5.4 seconds; current allocated memory: 6.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_AUTO_1R' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_ROM_AUTO_1R' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s' pipeline 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_18s_17ns_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.92 seconds. CPU system time: 0.27 seconds. Elapsed time: 9.55 seconds; current allocated memory: 7.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_sparse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_sparse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_sparse'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c38_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c39_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c40_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c41_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c42_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c43_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c44_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c45_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c46_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c47_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c48_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c49_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c50_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c51_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c52_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c53_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c54_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c55_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c56_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c57_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c58_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c59_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c60_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c61_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_1_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_2_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_3_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_4_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_5_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_6_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_7_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_8_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_9_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_10_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_11_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_1_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_2_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_3_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_4_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_5_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_6_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_7_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_8_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_9_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_10_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_11_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_c62_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_1_c63_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_2_c64_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_3_c65_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_4_c66_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_5_c67_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_6_c68_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_7_c69_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_8_c70_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_9_c71_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_10_c72_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_11_c73_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_12_c74_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_13_c75_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_14_c76_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_15_c77_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_16_c78_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_17_c79_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_18_c80_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_19_c81_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_20_c82_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_21_c83_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_22_c84_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_23_c85_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_1_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_2_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_3_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_4_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_5_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_6_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_7_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_8_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_9_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_10_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_11_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_12_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_13_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_14_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_15_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_16_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_17_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_18_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_19_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_20_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_21_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_22_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_23_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_15_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_16_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_17_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_18_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_19_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_20_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_21_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_22_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_23_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_24_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_25_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_26_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_27_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_28_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_29_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_30_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_31_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_32_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_33_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_34_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_35_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_1_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_2_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_3_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_4_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_5_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_6_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_7_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_8_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_9_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_10_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_11_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_12_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_13_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_14_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_15_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_16_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_17_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_18_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_19_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_20_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_21_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_22_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_23_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_24_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_25_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_26_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_27_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_28_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_29_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_30_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_31_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_32_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_33_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_34_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_35_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_1_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_2_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_3_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_4_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_5_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_6_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_7_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_8_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_9_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_10_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_11_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_12_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_13_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_14_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_15_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_16_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_17_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_18_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_19_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_20_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_21_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_22_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_23_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_24_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_25_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_26_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_27_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_28_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_29_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_30_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_31_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_32_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_33_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_34_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_35_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_1_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_2_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_3_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_4_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_5_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_6_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_7_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_8_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_9_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_10_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_11_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_12_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_13_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_14_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_15_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_16_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_17_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_18_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_19_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_20_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_21_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_22_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_23_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_1_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_2_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_3_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_4_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_5_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_6_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_7_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_8_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_9_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_10_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_11_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_12_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_13_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_14_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_15_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_16_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_17_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_18_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_19_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_20_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_21_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_22_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_23_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_24_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_25_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_26_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_27_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_28_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_29_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_30_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_31_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_32_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_33_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_34_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_35_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_36_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_37_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_38_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_39_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_40_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_41_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_42_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_43_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_44_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_45_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_46_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_47_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_48_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_49_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_50_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_51_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_52_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_53_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_54_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_55_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_56_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_57_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_58_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_59_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_60_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_61_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_62_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_63_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_64_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_65_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_66_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_67_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_68_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_69_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_70_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_71_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_72_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_73_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_74_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_1_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_2_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_3_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_4_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_5_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_6_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_7_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_8_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_9_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_10_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_11_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_12_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_13_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_14_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_15_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_16_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_17_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_18_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_19_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_20_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_21_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_22_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_23_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_24_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_25_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_26_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_27_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_28_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_29_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_30_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_31_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_32_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_33_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_34_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_35_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_36_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_37_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_38_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_39_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_40_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_41_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_42_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_43_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_44_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_45_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_46_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_47_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_48_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_49_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_50_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_51_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_52_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_53_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_54_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_55_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_56_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_57_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_58_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_59_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_60_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_61_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_62_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_63_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_1_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_2_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_3_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_4_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_5_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_6_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_7_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_8_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_9_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_10_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_11_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_12_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_13_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_14_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_15_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_16_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_17_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_18_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_19_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_20_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_21_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_22_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_23_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_24_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_25_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_26_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_27_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_28_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_29_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_30_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_31_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_32_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_33_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_34_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_35_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_36_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_37_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_38_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_39_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_40_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_41_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_42_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_43_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_44_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_45_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_46_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_47_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_48_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_49_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_50_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_51_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_52_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_53_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_54_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_55_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_56_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_57_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_58_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_59_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_60_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_61_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_62_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_63_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_1_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_2_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_3_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_4_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_5_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_6_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_7_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_8_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_9_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.72 seconds. CPU system time: 0.42 seconds. Elapsed time: 138.21 seconds; current allocated memory: 7.158 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 101.06 seconds. CPU system time: 0.81 seconds. Elapsed time: 103.3 seconds; current allocated memory: 7.158 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 18.17 seconds. CPU system time: 0.19 seconds. Elapsed time: 18.37 seconds; current allocated memory: 7.316 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_sparse.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_sparse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 260.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1896.23 seconds. CPU system time: 15.48 seconds. Elapsed time: 2182.95 seconds; current allocated memory: 5.863 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h36m23s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-1510] Running: add_files -tb hls_sparse_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'hls_sparse_test.cpp' to the project
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_hls_sparse.cpp
   Compiling hls_sparse.cpp_pre.cpp.tb.cpp
   Compiling hls_sparse_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_hls_sparse_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Processing input 0
Predictions
3.10356e-06 3.18756e-07 0.0002064 0.00220389 6.84866e-06 6.04188e-05 1.30523e-09 0.994301 7.94459e-06 0.00320977 
Quantized predictions
0 0 0.00195313 0.0234375 0 0.00292969 0 1 0 0.0302734 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 644.65 seconds. CPU system time: 7.17 seconds. Elapsed time: 667.83 seconds; current allocated memory: 3.758 MB.
INFO: [COSIM 212-302] Starting C TB testing ...  
Processing input 0
Predictions
3.10356e-06 3.18756e-07 0.0002064 0.00220389 6.84866e-06 6.04188e-05 1.30523e-09 0.994301 7.94459e-06 0.00320977 
Quantized predictions
0 0 0.00195313 0.0234375 0 0.00292969 0 1 0 0.0302734 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_hls_sparse_top glbl -Oenable_linking_all_libraries -prj hls_sparse.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s hls_sparse -debug all 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hls_sparse_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_operator_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_operator_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_12_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_12_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_1_4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_1_4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_12_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_12_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_16s_6s_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_16s_6s_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_7ns_6s_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_7ns_6s_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_10ns_6s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_10ns_6s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_10ns_5ns_14_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_10ns_5ns_14_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_10ns_6ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_10ns_6ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_10ns_5s_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_10ns_5s_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_6s_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_6s_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_6ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_6ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_5s_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_5s_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_6s_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_6s_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_5ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_5ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_18s_17ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_18s_17ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w16_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w16_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w16_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w6_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w6_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w6_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w6_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w6_d3_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w6_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w10_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w10_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w10_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w7_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w7_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w7_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w10_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w10_d3_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w10_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w9_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w9_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w9_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w20_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w20_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w20_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w18_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w18_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w18_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mux_1600_11_6_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mux_1600_11_6_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mux_9_4_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mux_9_4_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mux_9_4_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mux_9_4_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.hls_sparse_operator_s
Compiling module xil_defaultlib.hls_sparse_mux_1600_11_6_1_1(ID=...
Compiling module xil_defaultlib.hls_sparse_sparse_input_reduce_a...
Compiling module xil_defaultlib.hls_sparse_mul_16s_6s_22_1_1(NUM...
Compiling module xil_defaultlib.hls_sparse_sparse_conv_ap_fixed_...
Compiling module xil_defaultlib.hls_sparse_sparse_relu_ap_ufixed...
Compiling module xil_defaultlib.hls_sparse_sparse_pooling_avg_ap...
Compiling module xil_defaultlib.hls_sparse_mul_7ns_6s_13_1_1(NUM...
Compiling module xil_defaultlib.hls_sparse_sparse_conv_ap_ufixed...
Compiling module xil_defaultlib.hls_sparse_sparse_relu_ap_ufixed...
Compiling module xil_defaultlib.hls_sparse_sparse_pooling_avg_ap...
Compiling module xil_defaultlib.hls_sparse_mux_9_4_7_1_1(ID=1,di...
Compiling module xil_defaultlib.hls_sparse_mux_9_4_9_1_1(ID=1,di...
Compiling module xil_defaultlib.hls_sparse_flow_control_loop_pip...
Compiling module xil_defaultlib.hls_sparse_sparse_flatten_ap_ufi...
Compiling module xil_defaultlib.hls_sparse_mul_10ns_6s_16_1_1(NU...
Compiling module xil_defaultlib.hls_sparse_mul_10ns_5ns_14_1_1(N...
Compiling module xil_defaultlib.hls_sparse_mul_10ns_6ns_15_1_1(N...
Compiling module xil_defaultlib.hls_sparse_mul_10ns_5s_15_1_1(NU...
Compiling module xil_defaultlib.hls_sparse_dense_latency_ap_ufix...
Compiling module xil_defaultlib.hls_sparse_relu_ap_fixed_20_9_5_...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_6s_12_1_1(NUM...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_6ns_11_1_1(NU...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_5s_11_1_1(NUM...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_6s_11_1_1(NUM...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_5ns_10_1_1(NU...
Compiling module xil_defaultlib.hls_sparse_dense_latency_ap_ufix...
Compiling module xil_defaultlib.hls_sparse_softmax_stable_ap_fix...
Compiling module xil_defaultlib.hls_sparse_softmax_stable_ap_fix...
Compiling module xil_defaultlib.hls_sparse_mul_18s_17ns_26_1_1(N...
Compiling module xil_defaultlib.hls_sparse_softmax_stable_ap_fix...
Compiling module xil_defaultlib.hls_sparse_fifo_w16_d2_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w16_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w6_d2_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w6_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w6_d3_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w6_d3_S
Compiling module xil_defaultlib.hls_sparse_fifo_w10_d2_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w10_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w7_d2_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w7_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w10_d3_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w10_d3_S
Compiling module xil_defaultlib.hls_sparse_fifo_w9_d2_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w9_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w20_d2_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w20_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w18_d2_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w18_d2_S
Compiling module xil_defaultlib.hls_sparse
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_hls_sparse_top
Compiling module work.glbl
Built simulation snapshot hls_sparse

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/hls_sparse/xsim_script.tcl
# xsim {hls_sparse} -view {{hls_sparse_dataflow_ana.wcfg}} -tclbatch {hls_sparse.tcl} -protoinst {hls_sparse.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file hls_sparse.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse//AESL_inst_hls_sparse_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_U0/relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_U0/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_12_U0/sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_12_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_12_10_U0/sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_12_10_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_1_4_U0/sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_1_4_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_U0/sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_1_U0/sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_3_U0/sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_3_U0_activity
Time resolution is 1 ps
open_wave_config hls_sparse_dataflow_ana.wcfg
source hls_sparse.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_9_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_8_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_7_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_6_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_5_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_4_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_3_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_0_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_9 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_8 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_7 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_6 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_5 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_4 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_3 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_2 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_1 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/x_in_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/x_in -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_start -into $blocksiggroup
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_done -into $blocksiggroup
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_ready -into $blocksiggroup
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_hls_sparse_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_sparse_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_sparse_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_9 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_x_in -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_hls_sparse_top/layer16_out_9_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_8_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_9 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_8 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_7 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_6 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_5 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_4 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_3 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_2 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_1 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_hls_sparse_top/x_in_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/x_in -into $tb_return_group -radix hex
## save_wave_config hls_sparse.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 100 [0.00%] @ "113000"
// RTL Simulation : 1 / 100 [53.33%] @ "563000"
// RTL Simulation : 2 / 100 [53.33%] @ "763000"
// RTL Simulation : 3 / 100 [53.33%] @ "963000"
// RTL Simulation : 4 / 100 [53.33%] @ "1163000"
// RTL Simulation : 5 / 100 [53.33%] @ "1363000"
// RTL Simulation : 6 / 100 [53.33%] @ "1563000"
// RTL Simulation : 7 / 100 [53.33%] @ "1763000"
// RTL Simulation : 8 / 100 [53.33%] @ "1963000"
// RTL Simulation : 9 / 100 [53.33%] @ "2163000"
// RTL Simulation : 10 / 100 [53.33%] @ "2363000"
// RTL Simulation : 11 / 100 [53.33%] @ "2563000"
// RTL Simulation : 12 / 100 [53.33%] @ "2763000"
// RTL Simulation : 13 / 100 [53.33%] @ "2963000"
// RTL Simulation : 14 / 100 [53.33%] @ "3163000"
// RTL Simulation : 15 / 100 [53.33%] @ "3363000"
// RTL Simulation : 16 / 100 [53.33%] @ "3563000"
// RTL Simulation : 17 / 100 [53.33%] @ "3763000"
// RTL Simulation : 18 / 100 [53.33%] @ "3963000"
// RTL Simulation : 19 / 100 [53.33%] @ "4163000"
// RTL Simulation : 20 / 100 [53.33%] @ "4363000"
// RTL Simulation : 21 / 100 [53.33%] @ "4563000"
// RTL Simulation : 22 / 100 [53.33%] @ "4763000"
// RTL Simulation : 23 / 100 [53.33%] @ "4963000"
// RTL Simulation : 24 / 100 [53.33%] @ "5163000"
// RTL Simulation : 25 / 100 [53.33%] @ "5363000"
// RTL Simulation : 26 / 100 [53.33%] @ "5563000"
// RTL Simulation : 27 / 100 [53.33%] @ "5763000"
// RTL Simulation : 28 / 100 [53.33%] @ "5963000"
// RTL Simulation : 29 / 100 [53.33%] @ "6163000"
// RTL Simulation : 30 / 100 [53.33%] @ "6363000"
// RTL Simulation : 31 / 100 [53.33%] @ "6563000"
// RTL Simulation : 32 / 100 [53.33%] @ "6763000"
// RTL Simulation : 33 / 100 [53.33%] @ "6963000"
// RTL Simulation : 34 / 100 [53.33%] @ "7163000"
// RTL Simulation : 35 / 100 [53.33%] @ "7363000"
// RTL Simulation : 36 / 100 [53.33%] @ "7563000"
// RTL Simulation : 37 / 100 [53.33%] @ "7763000"
// RTL Simulation : 38 / 100 [53.33%] @ "7963000"
// RTL Simulation : 39 / 100 [53.33%] @ "8163000"
// RTL Simulation : 40 / 100 [53.33%] @ "8363000"
// RTL Simulation : 41 / 100 [53.33%] @ "8563000"
// RTL Simulation : 42 / 100 [53.33%] @ "8763000"
// RTL Simulation : 43 / 100 [53.33%] @ "8963000"
// RTL Simulation : 44 / 100 [53.33%] @ "9163000"
// RTL Simulation : 45 / 100 [53.33%] @ "9363000"
// RTL Simulation : 46 / 100 [53.33%] @ "9563000"
// RTL Simulation : 47 / 100 [53.33%] @ "9763000"
// RTL Simulation : 48 / 100 [53.33%] @ "9963000"
// RTL Simulation : 49 / 100 [53.33%] @ "10163000"
// RTL Simulation : 50 / 100 [53.33%] @ "10363000"
// RTL Simulation : 51 / 100 [53.33%] @ "10563000"
// RTL Simulation : 52 / 100 [53.33%] @ "10763000"
// RTL Simulation : 53 / 100 [53.33%] @ "10963000"
// RTL Simulation : 54 / 100 [53.33%] @ "11163000"
// RTL Simulation : 55 / 100 [53.33%] @ "11363000"
// RTL Simulation : 56 / 100 [53.33%] @ "11563000"
// RTL Simulation : 57 / 100 [53.33%] @ "11763000"
// RTL Simulation : 58 / 100 [53.33%] @ "11963000"
// RTL Simulation : 59 / 100 [53.33%] @ "12163000"
// RTL Simulation : 60 / 100 [53.33%] @ "12363000"
// RTL Simulation : 61 / 100 [53.33%] @ "12563000"
// RTL Simulation : 62 / 100 [53.33%] @ "12763000"
// RTL Simulation : 63 / 100 [53.33%] @ "12963000"
// RTL Simulation : 64 / 100 [53.33%] @ "13163000"
// RTL Simulation : 65 / 100 [53.33%] @ "13363000"
// RTL Simulation : 66 / 100 [53.33%] @ "13563000"
// RTL Simulation : 67 / 100 [53.33%] @ "13763000"
// RTL Simulation : 68 / 100 [53.33%] @ "13963000"
// RTL Simulation : 69 / 100 [53.33%] @ "14163000"
// RTL Simulation : 70 / 100 [53.33%] @ "14363000"
// RTL Simulation : 71 / 100 [53.33%] @ "14563000"
// RTL Simulation : 72 / 100 [53.33%] @ "14763000"
// RTL Simulation : 73 / 100 [53.33%] @ "14963000"
// RTL Simulation : 74 / 100 [53.33%] @ "15163000"
// RTL Simulation : 75 / 100 [53.33%] @ "15363000"
// RTL Simulation : 76 / 100 [53.33%] @ "15563000"
// RTL Simulation : 77 / 100 [53.33%] @ "15763000"
// RTL Simulation : 78 / 100 [53.33%] @ "15963000"
// RTL Simulation : 79 / 100 [53.33%] @ "16163000"
// RTL Simulation : 80 / 100 [53.33%] @ "16363000"
// RTL Simulation : 81 / 100 [53.33%] @ "16563000"
// RTL Simulation : 82 / 100 [53.33%] @ "16763000"
// RTL Simulation : 83 / 100 [53.33%] @ "16963000"
// RTL Simulation : 84 / 100 [53.33%] @ "17163000"
// RTL Simulation : 85 / 100 [53.33%] @ "17363000"
// RTL Simulation : 86 / 100 [53.33%] @ "17563000"
// RTL Simulation : 87 / 100 [53.33%] @ "17763000"
// RTL Simulation : 88 / 100 [53.33%] @ "17963000"
// RTL Simulation : 89 / 100 [53.33%] @ "18163000"
// RTL Simulation : 90 / 100 [53.33%] @ "18363000"
// RTL Simulation : 91 / 100 [53.33%] @ "18563000"
// RTL Simulation : 92 / 100 [53.33%] @ "18763000"
// RTL Simulation : 93 / 100 [53.33%] @ "18963000"
// RTL Simulation : 94 / 100 [53.33%] @ "19163000"
// RTL Simulation : 95 / 100 [53.33%] @ "19363000"
// RTL Simulation : 96 / 100 [53.33%] @ "19563000"
// RTL Simulation : 97 / 100 [53.33%] @ "19763000"
// RTL Simulation : 98 / 100 [53.33%] @ "19963000"
// RTL Simulation : 99 / 100 [53.33%] @ "20163000"
// RTL Simulation : 100 / 100 [100.00%] @ "20363000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 20392500 ps : File "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse.autotb.v" Line 840
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 4353.746 ; gain = 0.000 ; free physical = 444794 ; free virtual = 842375
## quit
INFO: xsimkernel Simulation Memory Usage: 230260 KB (Peak: 251736 KB), Simulation CPU Usage: 14490 ms
INFO: [Common 17-206] Exiting xsim at Sun Jul 13 08:50:42 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Processing input 0
Predictions
3.10356e-06 3.18756e-07 0.0002064 0.00220389 6.84866e-06 6.04188e-05 1.30523e-09 0.994301 7.94459e-06 0.00320977 
Quantized predictions
0 0 0.00195313 0.0234375 0 0.00292969 0 1 0 0.0302734 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO:
Report time       : Sun 13 Jul 2025 08:48:25 AM UTC.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

***** C/RTL SIMULATION COMPLETED IN 0h13m30s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_sparse"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2416.402 ; gain = 114.992 ; free physical = 440565 ; free virtual = 841303
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_sparse -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39813
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2937.953 ; gain = 497.477 ; free physical = 439510 ; free virtual = 840500
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port ap_done_int in module hls_sparse_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:36 ; elapsed = 00:02:32 . Memory (MB): peak = 4571.707 ; gain = 2131.230 ; free physical = 419189 ; free virtual = 825866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:02:39 . Memory (MB): peak = 4571.707 ; gain = 2131.230 ; free physical = 419163 ; free virtual = 825847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:02:39 . Memory (MB): peak = 4579.711 ; gain = 2139.234 ; free physical = 419163 ; free virtual = 825847
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:48 ; elapsed = 00:03:37 . Memory (MB): peak = 5014.414 ; gain = 2573.938 ; free physical = 418732 ; free virtual = 825445
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   22 Bit       Adders := 12    
	   3 Input   20 Bit       Adders := 1     
	   6 Input   20 Bit       Adders := 18    
	   4 Input   20 Bit       Adders := 4     
	   5 Input   20 Bit       Adders := 19    
	   9 Input   20 Bit       Adders := 4     
	   7 Input   20 Bit       Adders := 10    
	   8 Input   20 Bit       Adders := 5     
	  10 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 40    
	   3 Input   19 Bit       Adders := 53    
	   5 Input   19 Bit       Adders := 18    
	   6 Input   19 Bit       Adders := 7     
	   4 Input   19 Bit       Adders := 16    
	   8 Input   19 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 96    
	   3 Input   18 Bit       Adders := 60    
	   5 Input   18 Bit       Adders := 27    
	   4 Input   18 Bit       Adders := 16    
	   6 Input   18 Bit       Adders := 4     
	   3 Input   17 Bit       Adders := 92    
	   2 Input   17 Bit       Adders := 271   
	   7 Input   17 Bit       Adders := 2     
	   6 Input   17 Bit       Adders := 14    
	   4 Input   17 Bit       Adders := 16    
	   5 Input   17 Bit       Adders := 7     
	   2 Input   16 Bit       Adders := 614   
	   3 Input   16 Bit       Adders := 539   
	   6 Input   16 Bit       Adders := 4     
	   5 Input   16 Bit       Adders := 7     
	   4 Input   16 Bit       Adders := 32    
	   7 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 457   
	   2 Input   15 Bit       Adders := 1024  
	   5 Input   15 Bit       Adders := 7     
	   4 Input   15 Bit       Adders := 11    
	   6 Input   15 Bit       Adders := 4     
	   7 Input   15 Bit       Adders := 3     
	   3 Input   14 Bit       Adders := 330   
	   2 Input   14 Bit       Adders := 648   
	   5 Input   14 Bit       Adders := 2     
	   4 Input   14 Bit       Adders := 9     
	   3 Input   13 Bit       Adders := 149   
	   2 Input   13 Bit       Adders := 579   
	   7 Input   13 Bit       Adders := 1     
	   6 Input   13 Bit       Adders := 1     
	   4 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 182   
	   3 Input   12 Bit       Adders := 107   
	   4 Input   12 Bit       Adders := 5     
	   5 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1023  
	   3 Input   11 Bit       Adders := 296   
	   4 Input   11 Bit       Adders := 3     
	   6 Input   11 Bit       Adders := 1     
	   5 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 865   
	   3 Input   10 Bit       Adders := 219   
	   4 Input   10 Bit       Adders := 1     
	   5 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 594   
	   3 Input    9 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 408   
	   3 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 269   
	   2 Input    7 Bit       Adders := 84    
	   2 Input    6 Bit       Adders := 64    
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 96    
	   2 Input    2 Bit       Adders := 882   
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4617  
+---Registers : 
	               22 Bit    Registers := 9     
	               20 Bit    Registers := 192   
	               19 Bit    Registers := 38    
	               18 Bit    Registers := 83    
	               17 Bit    Registers := 198   
	               16 Bit    Registers := 2180  
	               15 Bit    Registers := 350   
	               14 Bit    Registers := 318   
	               13 Bit    Registers := 139   
	               12 Bit    Registers := 272   
	               11 Bit    Registers := 24    
	               10 Bit    Registers := 1508  
	                9 Bit    Registers := 399   
	                8 Bit    Registers := 490   
	                7 Bit    Registers := 129   
	                6 Bit    Registers := 567   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 50    
	                2 Bit    Registers := 443   
	                1 Bit    Registers := 4021  
+---ROMs : 
	                    ROMs := 11    
+---Muxes : 
	   2 Input   20 Bit        Muxes := 192   
	   2 Input   18 Bit        Muxes := 49    
	   2 Input   16 Bit        Muxes := 1888  
	   2 Input   15 Bit        Muxes := 2694  
	   2 Input   12 Bit        Muxes := 2910  
	   2 Input   11 Bit        Muxes := 88    
	   2 Input   10 Bit        Muxes := 3572  
	   2 Input    9 Bit        Muxes := 1692  
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 408   
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 124   
	   2 Input    6 Bit        Muxes := 4198  
	   3 Input    6 Bit        Muxes := 528   
	   7 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 134   
	   6 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 132   
	   2 Input    4 Bit        Muxes := 265   
	   3 Input    4 Bit        Muxes := 132   
	   2 Input    3 Bit        Muxes := 48    
	   2 Input    2 Bit        Muxes := 494   
	   2 Input    1 Bit        Muxes := 3897  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_402_reg_72505_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14434]
DSP Report: Generating DSP mul_16s_6s_22_1_1_U116/tmp_product, operation Mode is: A*B2.
DSP Report: register w_522_reg_76460_reg is absorbed into DSP mul_16s_6s_22_1_1_U116/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U116/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U116/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U118/tmp_product, operation Mode is: A*B2.
DSP Report: register w_524_reg_76470_reg is absorbed into DSP mul_16s_6s_22_1_1_U118/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U118/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U119/tmp_product, operation Mode is: A*B2.
DSP Report: register w_525_reg_76475_reg is absorbed into DSP mul_16s_6s_22_1_1_U119/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U119/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U119/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U141/tmp_product, operation Mode is: A*B2.
DSP Report: register w_526_reg_78229_reg is absorbed into DSP mul_16s_6s_22_1_1_U141/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U141/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U141/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U80/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_520_reg_74636_reg is absorbed into DSP mul_16s_6s_22_1_1_U80/tmp_product.
DSP Report: register sext_ln152_402_reg_72505_reg is absorbed into DSP mul_16s_6s_22_1_1_U80/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U80/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U80/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U114/tmp_product, operation Mode is: A*B2.
DSP Report: register w_513_reg_76280_reg is absorbed into DSP mul_16s_6s_22_1_1_U114/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U114/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U114/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U115/tmp_product, operation Mode is: A*B2.
DSP Report: register w_514_reg_76285_reg is absorbed into DSP mul_16s_6s_22_1_1_U115/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U115/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U115/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U40/tmp_product, operation Mode is: A*B2.
DSP Report: register w_505_reg_72311_reg is absorbed into DSP mul_16s_6s_22_1_1_U40/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U40/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U77/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_509_reg_74457_reg is absorbed into DSP mul_16s_6s_22_1_1_U77/tmp_product.
DSP Report: register sext_ln152_402_reg_72505_reg is absorbed into DSP mul_16s_6s_22_1_1_U77/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U77/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U77/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U71/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_487_reg_74101_reg is absorbed into DSP mul_16s_6s_22_1_1_U71/tmp_product.
DSP Report: register sext_ln152_402_reg_72505_reg is absorbed into DSP mul_16s_6s_22_1_1_U71/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U71/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U71/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U103/tmp_product, operation Mode is: A*B2.
DSP Report: register w_478_reg_75775_reg is absorbed into DSP mul_16s_6s_22_1_1_U103/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U103/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U103/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U104/tmp_product, operation Mode is: A*B2.
DSP Report: register w_479_reg_75780_reg is absorbed into DSP mul_16s_6s_22_1_1_U104/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U104/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U104/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U105/tmp_product, operation Mode is: A*B2.
DSP Report: register w_480_reg_75785_reg is absorbed into DSP mul_16s_6s_22_1_1_U105/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U105/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U134/tmp_product, operation Mode is: A*B2.
DSP Report: register w_481_reg_75790_reg is absorbed into DSP mul_16s_6s_22_1_1_U134/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U134/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U134/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U101/tmp_product, operation Mode is: A*B2.
DSP Report: register w_468_reg_75615_reg is absorbed into DSP mul_16s_6s_22_1_1_U101/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U101/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U102/tmp_product, operation Mode is: A*B2.
DSP Report: register w_469_reg_75620_reg is absorbed into DSP mul_16s_6s_22_1_1_U102/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U102/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U132/tmp_product, operation Mode is: A*B2.
DSP Report: register w_470_reg_75625_reg is absorbed into DSP mul_16s_6s_22_1_1_U132/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U132/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U132/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U62/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_454_reg_73541_reg is absorbed into DSP mul_16s_6s_22_1_1_U62/tmp_product.
DSP Report: register sext_ln152_402_reg_72505_reg is absorbed into DSP mul_16s_6s_22_1_1_U62/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U62/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U63/tmp_product, operation Mode is: A*B2.
DSP Report: register w_455_reg_73546_reg is absorbed into DSP mul_16s_6s_22_1_1_U63/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U63/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U63/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U98/tmp_product, operation Mode is: A*B2.
DSP Report: register w_457_reg_73556_reg is absorbed into DSP mul_16s_6s_22_1_1_U98/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U98/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U128/tmp_product, operation Mode is: A*B2.
DSP Report: register w_448_reg_73362_reg is absorbed into DSP mul_16s_6s_22_1_1_U128/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U128/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U128/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1466/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1466/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1466/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1068/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1068/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1068/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1309/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1309/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1309/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1143/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1143/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1143/tmp_product.
DSP Report: Generating DSP tmp_350_reg_11813978_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register tmp_350_reg_11813978_reg is absorbed into DSP tmp_350_reg_11813978_reg.
DSP Report: register tmp_350_reg_11813978_reg is absorbed into DSP tmp_350_reg_11813978_reg.
DSP Report: operator mul_10ns_5ns_14_1_1_U1456/tmp_product is absorbed into DSP tmp_350_reg_11813978_reg.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1169/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1169/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1169/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1374/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1374/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1374/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1343/tmp_product, operation Mode is: A2*(B:0xb).
DSP Report: register mul_10ns_5ns_14_1_1_U1343/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1343/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1343/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1343/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1293/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1293/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1293/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U920/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U920/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U920/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1344/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1344/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1344/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1489/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1489/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1489/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1200/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1200/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1200/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1211/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1211/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1211/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1049/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1049/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1049/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1403/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1403/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1403/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1394/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1394/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1394/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1126/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1126/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1126/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1111/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1111/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1111/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1040/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1040/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1040/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1113/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1113/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1113/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1492/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1492/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1492/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1239/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1239/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1239/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1221/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1221/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1221/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U993/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U993/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U993/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1362/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1362/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1362/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1401/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1401/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1401/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1199/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1199/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1199/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1177/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1177/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1177/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1166/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1166/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1166/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U995/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U995/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U995/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1300/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1300/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1300/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1484/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1484/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1484/tmp_product.
DSP Report: Generating DSP tmp_201_reg_11813765_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register tmp_201_reg_11813765_reg is absorbed into DSP tmp_201_reg_11813765_reg.
DSP Report: operator mul_10ns_6ns_15_1_1_U990/tmp_product is absorbed into DSP tmp_201_reg_11813765_reg.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1475/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1475/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1475/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1473/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1473/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1473/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1144/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1144/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1144/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1055/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1055/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1055/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1066/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1066/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1066/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1115/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1115/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1115/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1419/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1419/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1419/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1270/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1270/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1270/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1110/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1110/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1110/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1491/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1491/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1491/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1035/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1035/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1035/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1198/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1198/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1198/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1506/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1506/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1506/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1258/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1258/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1258/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1130/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1130/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1130/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U979/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U979/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U979/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U978/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U978/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U978/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1480/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1480/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1480/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1479/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1479/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1479/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1154/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1154/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1154/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U940/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U940/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U940/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1234/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1234/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1234/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1341/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1341/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1341/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1081/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1081/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1081/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1445/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1445/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1445/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1155/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1155/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1155/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1395/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1395/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1395/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1181/tmp_product, operation Mode is: A2*(B:0x16).
DSP Report: register mul_10ns_6ns_15_1_1_U1181/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1181/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1181/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1181/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U911/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U911/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U911/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1141/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1141/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1141/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1039/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1039/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1039/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U896/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U896/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U896/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U939/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U939/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U939/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1204/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1204/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1204/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1509/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1509/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1509/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1075/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1075/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1075/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1440/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1440/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1440/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1067/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1067/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1067/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1082/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1082/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1082/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1079/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1079/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1079/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1346/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1346/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1346/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U976/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U976/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U976/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1207/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1207/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1207/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1083/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1083/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1083/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1018/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1018/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1018/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1247/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1247/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1247/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1460/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1460/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1460/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1485/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1485/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1485/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1050/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1050/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1050/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1282/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1282/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1282/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U936/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U936/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U936/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1373/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1373/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1373/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1146/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1146/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1146/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1427/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1427/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1427/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1174/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1174/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1174/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1360/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1360/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1360/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1020/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1020/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1020/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1142/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1142/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1142/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1051/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1051/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1051/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1255/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1255/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1255/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1223/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1223/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1223/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1418/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1418/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1418/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1182/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1182/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1182/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1450/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1450/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1450/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U998/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U998/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U998/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1350/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1350/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1350/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U919/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U919/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U919/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1218/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1218/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1218/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U985/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U985/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U985/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1351/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1351/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1351/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1370/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1370/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1370/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1417/tmp_product, operation Mode is: A2*(B:0x3ffe7).
DSP Report: register mul_10ns_6s_16_1_1_U1417/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1417/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1417/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1417/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U960/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U960/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U960/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1464/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1464/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1464/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1117/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1117/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1117/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U941/tmp_product, operation Mode is: A2*(B:0x13).
DSP Report: register mul_10ns_6ns_15_1_1_U941/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U941/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U941/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U941/tmp_product.
DSP Report: Generating DSP tmp_255_reg_11813916_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register tmp_255_reg_11813916_reg is absorbed into DSP tmp_255_reg_11813916_reg.
DSP Report: operator mul_10ns_6ns_15_1_1_U1291/tmp_product is absorbed into DSP tmp_255_reg_11813916_reg.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U951/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U951/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U951/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1093/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1093/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1093/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U959/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U959/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U959/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1129/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1129/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1129/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U968/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U968/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U968/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U969/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U969/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U969/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1366/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1366/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1366/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1045/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1045/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1045/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1128/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1128/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1128/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1140/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1140/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1140/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1376/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1376/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1376/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U975/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U975/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U975/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1283/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1283/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1283/tmp_product.
DSP Report: Generating DSP tmp_222_reg_11813875_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register tmp_222_reg_11813875_reg is absorbed into DSP tmp_222_reg_11813875_reg.
DSP Report: operator mul_10ns_6ns_15_1_1_U1238/tmp_product is absorbed into DSP tmp_222_reg_11813875_reg.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1281/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1281/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1281/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1288/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1288/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1288/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1176/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1176/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1176/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1091/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1091/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1091/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1345/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1345/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1345/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1004/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1004/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1004/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1372/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1372/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1372/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1518/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1518/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1518/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1482/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1482/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1482/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1340/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1340/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1340/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1033/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1033/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1033/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1007/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1007/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1007/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1299/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1299/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1299/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1348/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1348/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1348/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1298/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1298/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1298/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1320/tmp_product, operation Mode is: A2*(B:0x16).
DSP Report: register mul_10ns_6ns_15_1_1_U1320/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1320/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1320/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1320/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1306/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1306/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1306/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1070/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1070/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1070/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1275/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1275/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1275/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1397/tmp_product, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register mul_10ns_6s_16_1_1_U1397/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1397/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1397/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1397/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1332/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1332/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1332/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U982/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U982/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U982/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1287/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1287/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1287/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U964/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U964/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U964/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1356/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1356/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1356/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1243/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1243/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1243/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1404/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1404/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1404/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1172/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1172/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1172/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1205/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1205/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1205/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U946/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U946/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U946/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1277/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register mul_10ns_6ns_15_1_1_U1277/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1277/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1277/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1277/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1192/tmp_product, operation Mode is: A2*(B:0x1b).
DSP Report: register mul_10ns_6ns_15_1_1_U1192/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1192/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1192/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1192/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U908/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U908/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U908/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1310/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1310/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1310/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1149/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1149/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1149/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1444/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1444/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1444/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1006/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1006/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1006/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1367/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1367/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1367/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1028/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1028/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1028/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1134/tmp_product, operation Mode is: A2*(B:0xb).
DSP Report: register mul_10ns_5ns_14_1_1_U1134/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1134/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1134/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1134/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1088/tmp_product, operation Mode is: A2*(B:0x15).
DSP Report: register mul_10ns_6ns_15_1_1_U1088/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1088/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1088/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1088/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1359/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1359/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1359/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1022/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1022/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1022/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1208/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1208/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1208/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1120/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1120/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1120/tmp_product.
DSP Report: Generating DSP trunc_ln58_76_reg_11814132_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register trunc_ln58_76_reg_11814132_reg is absorbed into DSP trunc_ln58_76_reg_11814132_reg.
DSP Report: operator mul_10ns_6ns_15_1_1_U1481/tmp_product is absorbed into DSP trunc_ln58_76_reg_11814132_reg.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1085/tmp_product, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register mul_10ns_6s_16_1_1_U1085/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1085/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1085/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1085/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1429/tmp_product, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register mul_10ns_6s_16_1_1_U1429/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1429/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1429/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1429/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1311/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1311/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1311/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1467/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1467/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1467/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U890/tmp_product, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register mul_10ns_6s_16_1_1_U890/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U890/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U890/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U890/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1242/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1242/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1242/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1260/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1260/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1260/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1105/tmp_product, operation Mode is: A2*(B:0x19).
DSP Report: register mul_10ns_6ns_15_1_1_U1105/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1105/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1105/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1105/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1329/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1329/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1329/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1032/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1032/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1032/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U888/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U888/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U888/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i779_i_i780_i_reg_103444_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i299_i299_i_i_i_1_reg_102289_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_102809_reg[11] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i_i_i2210_i_1_reg_103099_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i_i_i_i2210_i_1_reg_103099_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i_i2136_i_1_reg_103119_reg[3]' (FDE) to 'agg_tmp3_i73_i_i227_i_i_i_i2136_i_1_reg_103119_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103209_reg[3]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_103239_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_103239_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i_i_i2210_i_1_reg_103099_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i_i2136_i_1_reg_103119_reg[4]' (FDE) to 'agg_tmp3_i73_i_i227_i_i_i_i2136_i_1_reg_103119_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103209_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_103239_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_103239_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i_i_i2210_i_1_reg_103099_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i_i2136_i_1_reg_103119_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103209_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103209_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_103239_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_103239_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i_i_i2210_i_1_reg_103099_reg[6]' (FDE) to 'agg_tmp3_i_i_i301_i_i_i_i2210_i_1_reg_103099_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i_i2136_i_1_reg_103119_reg[6]' (FDE) to 'agg_tmp3_i73_i_i227_i_i_i_i2136_i_1_reg_103119_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103209_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_103239_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i_i_i2210_i_1_reg_103099_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i_i2136_i_1_reg_103119_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103209_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103209_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_103239_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_103239_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i_i_i2210_i_1_reg_103099_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i_i2136_i_1_reg_103119_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103209_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_103239_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i_i_i2210_i_1_reg_103099_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i_i2136_i_1_reg_103119_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103209_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_103239_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i_i_i2210_i_1_reg_103099_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i_i2136_i_1_reg_103119_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_1_reg_103209_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_1_reg_103239_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i_i1662_i_reg_103234_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i1734_i_reg_103204_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i_i2136_i_reg_103114_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i_i_i2210_i_reg_103094_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_102319_reg[3]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_102319_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_102319_reg[4]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_102319_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_102319_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_102319_reg[6]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_102319_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_102319_reg[7]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_102319_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_102319_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_102319_reg[10]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_1_reg_102319_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_reg_102314_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i1022_i_1_reg_103399_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i1022_i_1_reg_103399_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i1022_i_1_reg_103399_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i1022_i_1_reg_103399_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i1022_i_1_reg_103399_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i1022_i_1_reg_103399_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i1022_i_1_reg_103399_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i1022_i_1_reg_103399_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i1022_i_1_reg_103399_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i1022_i_1_reg_103399_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i1022_i_1_reg_103399_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i1022_i_reg_103394_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i1022_i_1_reg_103399_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]'
INFO: [Synth 8-3886] merging instance 'reg_34226_reg[15]' (FDE) to 'reg_34216_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_34216_reg[15]' (FDE) to 'reg_34246_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[3]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102239_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102239_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102239_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102239_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102239_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102239_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102239_reg[7]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102239_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102239_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[10]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102239_reg[10]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102229_reg[11]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102239_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102239_reg[11]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_reg_102234_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_reg_102224_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_102869_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[4]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_102869_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_102869_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[5]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_102869_reg[5]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_102869_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_102869_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_102869_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_102869_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_102869_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[10]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_102869_reg[10]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_102869_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_102869_reg[11]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103454_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_reg_102864_reg[15]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103454_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_102854_reg[15]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103454_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_34116_reg[15]' (FDE) to 'reg_34246_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_34186_reg[15]' (FDE) to 'reg_34246_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_34246_reg[15]' (FDE) to 'reg_34346_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34346_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103454_reg[15]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_1_reg_103459_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_1_reg_103459_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_1_reg_103459_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_1_reg_103459_reg[4]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_1_reg_103459_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_1_reg_103459_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_1_reg_103459_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_1_reg_103459_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_1_reg_103459_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i_i781_i_i782_i_1_reg_103459_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i385_i385_i_i386_i_1_reg_103549_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i539_i539_i_i540_i_1_reg_103509_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34050_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i_i1887_i_i_reg_102524_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34166_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i1247_i_i1248_i_reg_103324_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i1249_i_i_i_reg_102054_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34086_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34038_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i_i1173_i_i_i_reg_102064_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i933_i_i_i_reg_102124_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i_i859_i_i_i_reg_102144_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i227_i227_i_i228_i_reg_103594_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34126_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i301_i_i1575_i_i_reg_102614_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i387_i387_i387_i_i_reg_102914_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i_i_i2133_i_i_reg_102464_reg[15] )
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_408_reg_72565_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14437]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_404_reg_72525_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14435]
DSP Report: Generating DSP mul_16s_6s_22_1_1_U21/tmp_product, operation Mode is: A*B2.
DSP Report: register w_430_reg_71586_reg is absorbed into DSP mul_16s_6s_22_1_1_U21/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U21/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U22/tmp_product, operation Mode is: A*B2.
DSP Report: register w_439_reg_71735_reg is absorbed into DSP mul_16s_6s_22_1_1_U22/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U22/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U23/tmp_product, operation Mode is: A*B2.
DSP Report: register w_440_reg_71740_reg is absorbed into DSP mul_16s_6s_22_1_1_U23/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U23/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U24/tmp_product, operation Mode is: A*B2.
DSP Report: register w_441_reg_71745_reg is absorbed into DSP mul_16s_6s_22_1_1_U24/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U24/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U25/tmp_product, operation Mode is: A*B2.
DSP Report: register w_450_reg_71876_reg is absorbed into DSP mul_16s_6s_22_1_1_U25/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U25/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U26/tmp_product, operation Mode is: A*B2.
DSP Report: register w_451_reg_71881_reg is absorbed into DSP mul_16s_6s_22_1_1_U26/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U26/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U27/tmp_product, operation Mode is: A*B2.
DSP Report: register w_452_reg_71886_reg is absorbed into DSP mul_16s_6s_22_1_1_U27/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U27/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U27/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U28/tmp_product, operation Mode is: A*B2.
DSP Report: register w_461_reg_71999_reg is absorbed into DSP mul_16s_6s_22_1_1_U28/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U28/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U29/tmp_product, operation Mode is: A*B2.
DSP Report: register w_462_reg_72004_reg is absorbed into DSP mul_16s_6s_22_1_1_U29/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U29/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U30/tmp_product, operation Mode is: A*B2.
DSP Report: register w_463_reg_72009_reg is absorbed into DSP mul_16s_6s_22_1_1_U30/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U30/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U31/tmp_product, operation Mode is: A*B2.
DSP Report: register w_472_reg_72104_reg is absorbed into DSP mul_16s_6s_22_1_1_U31/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U31/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U31/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U32/tmp_product, operation Mode is: A*B2.
DSP Report: register w_473_reg_72109_reg is absorbed into DSP mul_16s_6s_22_1_1_U32/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U32/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U33/tmp_product, operation Mode is: A*B2.
DSP Report: register w_474_reg_72114_reg is absorbed into DSP mul_16s_6s_22_1_1_U33/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U33/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U35/tmp_product, operation Mode is: A*B2.
DSP Report: register w_484_reg_72196_reg is absorbed into DSP mul_16s_6s_22_1_1_U35/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U35/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U37/tmp_product, operation Mode is: A*B2.
DSP Report: register w_494_reg_72260_reg is absorbed into DSP mul_16s_6s_22_1_1_U37/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U37/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U41/tmp_product, operation Mode is: A*B2.
DSP Report: register w_506_reg_72316_reg is absorbed into DSP mul_16s_6s_22_1_1_U41/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U41/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U42/tmp_product, operation Mode is: A*B2.
DSP Report: register w_507_reg_72321_reg is absorbed into DSP mul_16s_6s_22_1_1_U42/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U42/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U43/tmp_product, operation Mode is: A*B2.
DSP Report: register w_516_reg_72344_reg is absorbed into DSP mul_16s_6s_22_1_1_U43/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U43/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U43/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U44/tmp_product, operation Mode is: A*B2.
DSP Report: register w_517_reg_72349_reg is absorbed into DSP mul_16s_6s_22_1_1_U44/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U44/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U45/tmp_product, operation Mode is: A*B2.
DSP Report: register w_518_reg_72354_reg is absorbed into DSP mul_16s_6s_22_1_1_U45/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U45/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U46/tmp_product, operation Mode is: A*B2.
DSP Report: register w_398_reg_72500_reg is absorbed into DSP mul_16s_6s_22_1_1_U46/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U46/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U47/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_399_reg_72520_reg is absorbed into DSP mul_16s_6s_22_1_1_U47/tmp_product.
DSP Report: register sext_ln152_404_reg_72525_reg is absorbed into DSP mul_16s_6s_22_1_1_U47/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U47/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U48/tmp_product, operation Mode is: A*B2.
DSP Report: register w_400_reg_72540_reg is absorbed into DSP mul_16s_6s_22_1_1_U48/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U48/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U49/tmp_product, operation Mode is: A*B2.
DSP Report: register w_409_reg_72790_reg is absorbed into DSP mul_16s_6s_22_1_1_U49/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U49/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U50/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_410_reg_72795_reg is absorbed into DSP mul_16s_6s_22_1_1_U50/tmp_product.
DSP Report: register sext_ln152_404_reg_72525_reg is absorbed into DSP mul_16s_6s_22_1_1_U50/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U50/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U51/tmp_product, operation Mode is: A*B2.
DSP Report: register w_411_reg_72800_reg is absorbed into DSP mul_16s_6s_22_1_1_U51/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U51/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U52/tmp_product, operation Mode is: A*B2.
DSP Report: register w_420_reg_72960_reg is absorbed into DSP mul_16s_6s_22_1_1_U52/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U52/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U53/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_421_reg_72965_reg is absorbed into DSP mul_16s_6s_22_1_1_U53/tmp_product.
DSP Report: register sext_ln152_404_reg_72525_reg is absorbed into DSP mul_16s_6s_22_1_1_U53/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U53/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U54/tmp_product, operation Mode is: A*B2.
DSP Report: register w_422_reg_72970_reg is absorbed into DSP mul_16s_6s_22_1_1_U54/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U54/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U55/tmp_product, operation Mode is: A*B2.
DSP Report: register w_431_reg_73129_reg is absorbed into DSP mul_16s_6s_22_1_1_U55/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U55/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U56/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_432_reg_73134_reg is absorbed into DSP mul_16s_6s_22_1_1_U56/tmp_product.
DSP Report: register sext_ln152_404_reg_72525_reg is absorbed into DSP mul_16s_6s_22_1_1_U56/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U56/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U57/tmp_product, operation Mode is: A*B2.
DSP Report: register w_433_reg_73139_reg is absorbed into DSP mul_16s_6s_22_1_1_U57/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U57/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U58/tmp_product, operation Mode is: A*B2.
DSP Report: register w_442_reg_73332_reg is absorbed into DSP mul_16s_6s_22_1_1_U58/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U58/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U59/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_443_reg_73337_reg is absorbed into DSP mul_16s_6s_22_1_1_U59/tmp_product.
DSP Report: register sext_ln152_404_reg_72525_reg is absorbed into DSP mul_16s_6s_22_1_1_U59/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U59/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U60/tmp_product, operation Mode is: A*B2.
DSP Report: register w_444_reg_73342_reg is absorbed into DSP mul_16s_6s_22_1_1_U60/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U60/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U61/tmp_product, operation Mode is: A*B2.
DSP Report: register w_453_reg_73536_reg is absorbed into DSP mul_16s_6s_22_1_1_U61/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U61/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U65/tmp_product, operation Mode is: A*B2.
DSP Report: register w_465_reg_73743_reg is absorbed into DSP mul_16s_6s_22_1_1_U65/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U65/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U66/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_466_reg_73748_reg is absorbed into DSP mul_16s_6s_22_1_1_U66/tmp_product.
DSP Report: register sext_ln152_404_reg_72525_reg is absorbed into DSP mul_16s_6s_22_1_1_U66/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U66/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U67/tmp_product, operation Mode is: A*B2.
DSP Report: register w_475_reg_73917_reg is absorbed into DSP mul_16s_6s_22_1_1_U67/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U67/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U68/tmp_product, operation Mode is: A*B2.
DSP Report: register w_476_reg_73922_reg is absorbed into DSP mul_16s_6s_22_1_1_U68/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U68/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U69/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_477_reg_73927_reg is absorbed into DSP mul_16s_6s_22_1_1_U69/tmp_product.
DSP Report: register sext_ln152_404_reg_72525_reg is absorbed into DSP mul_16s_6s_22_1_1_U69/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U69/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U72/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_488_reg_74106_reg is absorbed into DSP mul_16s_6s_22_1_1_U72/tmp_product.
DSP Report: register sext_ln152_404_reg_72525_reg is absorbed into DSP mul_16s_6s_22_1_1_U72/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U72/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U72/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U73/tmp_product, operation Mode is: A*B2.
DSP Report: register w_497_reg_74273_reg is absorbed into DSP mul_16s_6s_22_1_1_U73/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U73/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U73/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U74/tmp_product, operation Mode is: A*B2.
DSP Report: register w_498_reg_74278_reg is absorbed into DSP mul_16s_6s_22_1_1_U74/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U74/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U74/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U75/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_499_reg_74283_reg is absorbed into DSP mul_16s_6s_22_1_1_U75/tmp_product.
DSP Report: register sext_ln152_404_reg_72525_reg is absorbed into DSP mul_16s_6s_22_1_1_U75/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U75/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U75/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U76/tmp_product, operation Mode is: A*B2.
DSP Report: register w_508_reg_74452_reg is absorbed into DSP mul_16s_6s_22_1_1_U76/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U76/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U76/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U78/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_510_reg_74462_reg is absorbed into DSP mul_16s_6s_22_1_1_U78/tmp_product.
DSP Report: register sext_ln152_404_reg_72525_reg is absorbed into DSP mul_16s_6s_22_1_1_U78/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U78/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U79/tmp_product, operation Mode is: A*B2.
DSP Report: register w_519_reg_74631_reg is absorbed into DSP mul_16s_6s_22_1_1_U79/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U79/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U79/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U81/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_521_reg_74641_reg is absorbed into DSP mul_16s_6s_22_1_1_U81/tmp_product.
DSP Report: register sext_ln152_404_reg_72525_reg is absorbed into DSP mul_16s_6s_22_1_1_U81/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U81/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U82/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_401_reg_72560_reg is absorbed into DSP mul_16s_6s_22_1_1_U82/tmp_product.
DSP Report: register sext_ln152_408_reg_72565_reg is absorbed into DSP mul_16s_6s_22_1_1_U82/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U82/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U85/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_412_reg_72805_reg is absorbed into DSP mul_16s_6s_22_1_1_U85/tmp_product.
DSP Report: register sext_ln152_408_reg_72565_reg is absorbed into DSP mul_16s_6s_22_1_1_U85/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U85/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U88/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_423_reg_72975_reg is absorbed into DSP mul_16s_6s_22_1_1_U88/tmp_product.
DSP Report: register sext_ln152_408_reg_72565_reg is absorbed into DSP mul_16s_6s_22_1_1_U88/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U88/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U89/tmp_product, operation Mode is: A*B2.
DSP Report: register w_424_reg_72980_reg is absorbed into DSP mul_16s_6s_22_1_1_U89/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U89/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U90/tmp_product, operation Mode is: A*B2.
DSP Report: register w_425_reg_72985_reg is absorbed into DSP mul_16s_6s_22_1_1_U90/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U90/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U91/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_434_reg_73144_reg is absorbed into DSP mul_16s_6s_22_1_1_U91/tmp_product.
DSP Report: register sext_ln152_408_reg_72565_reg is absorbed into DSP mul_16s_6s_22_1_1_U91/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U91/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U92/tmp_product, operation Mode is: A*B2.
DSP Report: register w_435_reg_73149_reg is absorbed into DSP mul_16s_6s_22_1_1_U92/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U92/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U93/tmp_product, operation Mode is: A*B2.
DSP Report: register w_436_reg_73154_reg is absorbed into DSP mul_16s_6s_22_1_1_U93/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U93/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U94/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_445_reg_73347_reg is absorbed into DSP mul_16s_6s_22_1_1_U94/tmp_product.
DSP Report: register sext_ln152_408_reg_72565_reg is absorbed into DSP mul_16s_6s_22_1_1_U94/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U94/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U95/tmp_product, operation Mode is: A*B2.
DSP Report: register w_446_reg_73352_reg is absorbed into DSP mul_16s_6s_22_1_1_U95/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U95/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U96/tmp_product, operation Mode is: A*B2.
DSP Report: register w_447_reg_73357_reg is absorbed into DSP mul_16s_6s_22_1_1_U96/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U96/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U97/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_456_reg_73551_reg is absorbed into DSP mul_16s_6s_22_1_1_U97/tmp_product.
DSP Report: register sext_ln152_408_reg_72565_reg is absorbed into DSP mul_16s_6s_22_1_1_U97/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U97/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U100/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_467_reg_75610_reg is absorbed into DSP mul_16s_6s_22_1_1_U100/tmp_product.
DSP Report: register sext_ln152_408_reg_72565_reg is absorbed into DSP mul_16s_6s_22_1_1_U100/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U100/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U107/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_490_reg_75945_reg is absorbed into DSP mul_16s_6s_22_1_1_U107/tmp_product.
DSP Report: register sext_ln152_408_reg_72565_reg is absorbed into DSP mul_16s_6s_22_1_1_U107/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U107/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U107/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U108/tmp_product, operation Mode is: A*B2.
DSP Report: register w_491_reg_75950_reg is absorbed into DSP mul_16s_6s_22_1_1_U108/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U108/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U108/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U109/tmp_product, operation Mode is: A*B2.
DSP Report: register w_500_reg_76105_reg is absorbed into DSP mul_16s_6s_22_1_1_U109/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U109/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U110/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_501_reg_76110_reg is absorbed into DSP mul_16s_6s_22_1_1_U110/tmp_product.
DSP Report: register sext_ln152_408_reg_72565_reg is absorbed into DSP mul_16s_6s_22_1_1_U110/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U110/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U111/tmp_product, operation Mode is: A*B2.
DSP Report: register w_502_reg_76115_reg is absorbed into DSP mul_16s_6s_22_1_1_U111/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U111/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U111/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U112/tmp_product, operation Mode is: A*B2.
DSP Report: register w_511_reg_76270_reg is absorbed into DSP mul_16s_6s_22_1_1_U112/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U112/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U112/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U113/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_512_reg_76275_reg is absorbed into DSP mul_16s_6s_22_1_1_U113/tmp_product.
DSP Report: register sext_ln152_408_reg_72565_reg is absorbed into DSP mul_16s_6s_22_1_1_U113/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U113/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U117/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_523_reg_76465_reg is absorbed into DSP mul_16s_6s_22_1_1_U117/tmp_product.
DSP Report: register sext_ln152_408_reg_72565_reg is absorbed into DSP mul_16s_6s_22_1_1_U117/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U117/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U117/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U122/tmp_product, operation Mode is: A*B2.
DSP Report: register w_415_reg_72820_reg is absorbed into DSP mul_16s_6s_22_1_1_U122/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U122/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U124/tmp_product, operation Mode is: A*B2.
DSP Report: register w_426_reg_72990_reg is absorbed into DSP mul_16s_6s_22_1_1_U124/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U124/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U124/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U125/tmp_product, operation Mode is: A*B2.
DSP Report: register w_427_reg_72995_reg is absorbed into DSP mul_16s_6s_22_1_1_U125/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U125/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U125/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U126/tmp_product, operation Mode is: A*B2.
DSP Report: register w_437_reg_73159_reg is absorbed into DSP mul_16s_6s_22_1_1_U126/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U126/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U127/tmp_product, operation Mode is: A*B2.
DSP Report: register w_438_reg_73164_reg is absorbed into DSP mul_16s_6s_22_1_1_U127/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U127/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U127/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U129/tmp_product, operation Mode is: A*B2.
DSP Report: register w_449_reg_73367_reg is absorbed into DSP mul_16s_6s_22_1_1_U129/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U129/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U131/tmp_product, operation Mode is: A*B2.
DSP Report: register w_460_reg_73571_reg is absorbed into DSP mul_16s_6s_22_1_1_U131/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U131/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U131/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U133/tmp_product, operation Mode is: A*B2.
DSP Report: register w_471_reg_75630_reg is absorbed into DSP mul_16s_6s_22_1_1_U133/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U133/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U133/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U135/tmp_product, operation Mode is: A*B2.
DSP Report: register w_482_reg_75795_reg is absorbed into DSP mul_16s_6s_22_1_1_U135/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U135/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U135/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U136/tmp_product, operation Mode is: A*B2.
DSP Report: register w_492_reg_75955_reg is absorbed into DSP mul_16s_6s_22_1_1_U136/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U136/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U136/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U137/tmp_product, operation Mode is: A*B2.
DSP Report: register w_493_reg_75960_reg is absorbed into DSP mul_16s_6s_22_1_1_U137/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U137/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U137/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U138/tmp_product, operation Mode is: A*B2.
DSP Report: register w_503_reg_76120_reg is absorbed into DSP mul_16s_6s_22_1_1_U138/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U138/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U138/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U139/tmp_product, operation Mode is: A*B2.
DSP Report: register w_504_reg_76125_reg is absorbed into DSP mul_16s_6s_22_1_1_U139/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U139/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U139/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U140/tmp_product, operation Mode is: A*B2.
DSP Report: register w_515_reg_78047_reg is absorbed into DSP mul_16s_6s_22_1_1_U140/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U140/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U140/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln196_reg_70523_reg[6] )
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_400_reg_72448_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14433]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_416_reg_72645_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14441]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_414_reg_72625_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14440]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_412_reg_72605_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14439]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_410_reg_72585_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14438]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_406_reg_72545_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14436]
DSP Report: Generating DSP mul_16s_6s_22_1_1_U38/tmp_product, operation Mode is: A*B2.
DSP Report: register w_495_reg_72265_reg is absorbed into DSP mul_16s_6s_22_1_1_U38/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U38/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U39/tmp_product, operation Mode is: A*B2.
DSP Report: register w_496_reg_72270_reg is absorbed into DSP mul_16s_6s_22_1_1_U39/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U39/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U34/tmp_product, operation Mode is: A*B2.
DSP Report: register w_483_reg_72191_reg is absorbed into DSP mul_16s_6s_22_1_1_U34/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U34/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U36/tmp_product, operation Mode is: A*B2.
DSP Report: register w_485_reg_72201_reg is absorbed into DSP mul_16s_6s_22_1_1_U36/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U36/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U70/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_486_reg_74096_reg is absorbed into DSP mul_16s_6s_22_1_1_U70/tmp_product.
DSP Report: register sext_ln152_400_reg_72448_reg is absorbed into DSP mul_16s_6s_22_1_1_U70/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U70/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U106/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_489_reg_75940_reg is absorbed into DSP mul_16s_6s_22_1_1_U106/tmp_product.
DSP Report: register sext_ln152_406_reg_72545_reg is absorbed into DSP mul_16s_6s_22_1_1_U106/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U106/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U64/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_464_reg_73738_reg is absorbed into DSP mul_16s_6s_22_1_1_U64/tmp_product.
DSP Report: register sext_ln152_400_reg_72448_reg is absorbed into DSP mul_16s_6s_22_1_1_U64/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U64/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U64/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U99/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_458_reg_73561_reg is absorbed into DSP mul_16s_6s_22_1_1_U99/tmp_product.
DSP Report: register sext_ln152_412_reg_72605_reg is absorbed into DSP mul_16s_6s_22_1_1_U99/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U99/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U99/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U130/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_459_reg_73566_reg is absorbed into DSP mul_16s_6s_22_1_1_U130/tmp_product.
DSP Report: register sext_ln152_414_reg_72625_reg is absorbed into DSP mul_16s_6s_22_1_1_U130/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U130/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U19/tmp_product, operation Mode is: A*B2.
DSP Report: register w_428_reg_71576_reg is absorbed into DSP mul_16s_6s_22_1_1_U19/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U19/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U20/tmp_product, operation Mode is: A*B2.
DSP Report: register w_429_reg_71581_reg is absorbed into DSP mul_16s_6s_22_1_1_U20/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U20/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U16/tmp_product, operation Mode is: A*B2.
DSP Report: register w_417_reg_71385_reg is absorbed into DSP mul_16s_6s_22_1_1_U16/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U16/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U16/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U17/tmp_product, operation Mode is: A*B2.
DSP Report: register w_418_reg_71390_reg is absorbed into DSP mul_16s_6s_22_1_1_U17/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U17/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U18/tmp_product, operation Mode is: A*B2.
DSP Report: register w_419_reg_71395_reg is absorbed into DSP mul_16s_6s_22_1_1_U18/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U18/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U86/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_413_reg_72810_reg is absorbed into DSP mul_16s_6s_22_1_1_U86/tmp_product.
DSP Report: register sext_ln152_410_reg_72585_reg is absorbed into DSP mul_16s_6s_22_1_1_U86/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U86/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U87/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_414_reg_72815_reg is absorbed into DSP mul_16s_6s_22_1_1_U87/tmp_product.
DSP Report: register sext_ln152_412_reg_72605_reg is absorbed into DSP mul_16s_6s_22_1_1_U87/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U87/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U123/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_416_reg_72825_reg is absorbed into DSP mul_16s_6s_22_1_1_U123/tmp_product.
DSP Report: register sext_ln152_416_reg_72645_reg is absorbed into DSP mul_16s_6s_22_1_1_U123/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U123/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U123/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U13/tmp_product, operation Mode is: A*B2.
DSP Report: register w_406_reg_71194_reg is absorbed into DSP mul_16s_6s_22_1_1_U13/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U13/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U14/tmp_product, operation Mode is: A*B2.
DSP Report: register w_407_reg_71199_reg is absorbed into DSP mul_16s_6s_22_1_1_U14/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U14/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U15/tmp_product, operation Mode is: A*B2.
DSP Report: register w_408_reg_71204_reg is absorbed into DSP mul_16s_6s_22_1_1_U15/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U15/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U83/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_402_reg_72580_reg is absorbed into DSP mul_16s_6s_22_1_1_U83/tmp_product.
DSP Report: register sext_ln152_410_reg_72585_reg is absorbed into DSP mul_16s_6s_22_1_1_U83/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U83/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U84/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_403_reg_72600_reg is absorbed into DSP mul_16s_6s_22_1_1_U84/tmp_product.
DSP Report: register sext_ln152_412_reg_72605_reg is absorbed into DSP mul_16s_6s_22_1_1_U84/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U84/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U120/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_404_reg_72620_reg is absorbed into DSP mul_16s_6s_22_1_1_U120/tmp_product.
DSP Report: register sext_ln152_414_reg_72625_reg is absorbed into DSP mul_16s_6s_22_1_1_U120/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U120/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U120/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U121/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_405_reg_72640_reg is absorbed into DSP mul_16s_6s_22_1_1_U121/tmp_product.
DSP Report: register sext_ln152_416_reg_72645_reg is absorbed into DSP mul_16s_6s_22_1_1_U121/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U121/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U10/tmp_product, operation Mode is: A*B2.
DSP Report: register w_reg_70571_reg is absorbed into DSP mul_16s_6s_22_1_1_U10/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U10/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U11/tmp_product, operation Mode is: A*B2.
DSP Report: register w_396_reg_70600_reg is absorbed into DSP mul_16s_6s_22_1_1_U11/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U11/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U12/tmp_product, operation Mode is: A*B2.
DSP Report: register w_397_reg_70645_reg is absorbed into DSP mul_16s_6s_22_1_1_U12/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U12/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U12/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_2244_reg_156786_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_2229_reg_153666_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_2159_reg_148656_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_1115_reg_145322_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln196_reg_140968_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_1811_reg_147574_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_1463_reg_146492_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_1289_reg_145951_reg[8] )
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1342/tmp_product, operation Mode is: A2*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U1342/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1342/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1342/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1342/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1197/tmp_product, operation Mode is: A''*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U1197/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1197/tmp_product.
DSP Report: register mul_10ns_5ns_14_1_1_U1197/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1197/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1197/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1197/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1408/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1408/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1408/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1237/tmp_product, operation Mode is: A2*(B:0xb).
DSP Report: register mul_10ns_5ns_14_1_1_U1237/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1237/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1237/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1237/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U906/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U906/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U906/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U887/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U887/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U887/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1375/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1375/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1375/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1441/tmp_product, operation Mode is: A''*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U1441/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1441/tmp_product.
DSP Report: register mul_10ns_5ns_14_1_1_U1441/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1441/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1441/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1441/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U922/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U922/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U922/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1213/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1213/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1213/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1510/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1510/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1510/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1383/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1383/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1383/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1152/tmp_product, operation Mode is: A''*(B:0x13).
DSP Report: register mul_10ns_6ns_15_1_1_U1152/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1152/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U1152/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1152/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1152/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1152/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U977/tmp_product, operation Mode is: A''*(B:0x1b).
DSP Report: register mul_10ns_6ns_15_1_1_U977/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U977/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U977/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U977/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U977/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U977/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1290/tmp_product, operation Mode is: A''*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U1290/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1290/tmp_product.
DSP Report: register mul_10ns_5ns_14_1_1_U1290/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1290/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1290/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1290/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U900/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U900/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U900/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1499/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1499/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1499/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U917/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U917/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U917/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1423/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1423/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1423/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1043/tmp_product, operation Mode is: A2*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U1043/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1043/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1043/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1043/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1304/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1304/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1304/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1414/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1414/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1414/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1292/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1292/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1292/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1104/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1104/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1104/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1160/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1160/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1160/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1392/tmp_product, operation Mode is: A2*(B:0xb).
DSP Report: register mul_10ns_5ns_14_1_1_U1392/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1392/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1392/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1392/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U961/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U961/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U961/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U954/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U954/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U954/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1380/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1380/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1380/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1159/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1159/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1159/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1241/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1241/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1241/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1250/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1250/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1250/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1226/tmp_product, operation Mode is: A''*(B:0xb).
DSP Report: register mul_10ns_5ns_14_1_1_U1226/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1226/tmp_product.
DSP Report: register mul_10ns_5ns_14_1_1_U1226/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1226/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1226/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1226/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1196/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1196/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1196/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1391/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1391/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1391/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln58_188_reg_11815669_reg[0] )
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1215/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1215/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1215/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1324/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1324/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1324/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1436/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1436/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1436/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U905/tmp_product, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_10ns_6s_16_1_1_U905/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U905/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U905/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U905/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U905/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U905/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1037/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1037/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1037/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U957/tmp_product, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_10ns_6s_16_1_1_U957/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U957/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U957/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U957/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U957/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U957/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1313/tmp_product, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_10ns_6s_16_1_1_U1313/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1313/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1313/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1313/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1313/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1313/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1133/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1133/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1133/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U971/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U971/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U971/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1027/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1027/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1027/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1447/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1447/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1447/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1057/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1057/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1057/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1185/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1185/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1185/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1274/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1274/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1274/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1502/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1502/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1502/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1257/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1257/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1257/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1409/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1409/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1409/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U913/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U913/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U913/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1048/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1048/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1048/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1410/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1410/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1410/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1163/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1163/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1163/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1102/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1102/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1102/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1289/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1289/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1289/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U921/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U921/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U921/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1443/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1443/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1443/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1098/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1098/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1098/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1468/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1468/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1468/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1294/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1294/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1294/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U935/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U935/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U935/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1420/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1420/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1420/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U999/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U999/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U999/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1225/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1225/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1225/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1069/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1069/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1069/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1513/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1513/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1513/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1108/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1108/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1108/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1124/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1124/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1124/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1474/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1474/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1474/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1064/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1064/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1064/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1438/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1438/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1438/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1297/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1297/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1297/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1286/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1286/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1286/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U945/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U945/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U945/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1263/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1263/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1263/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1271/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1271/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1271/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1194/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1194/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1194/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1405/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1405/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1405/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1251/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1251/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1251/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1465/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1465/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1465/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U970/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U970/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U970/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1212/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1212/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1212/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1118/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1118/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1118/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1165/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1165/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1165/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1369/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1369/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1369/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1254/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1254/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1254/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1322/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1322/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1322/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U972/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U972/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U972/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1195/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1195/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1195/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1135/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1135/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1135/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U953/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U953/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U953/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1127/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1127/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1127/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1327/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1327/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1327/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1411/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1411/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1411/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U991/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U991/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U991/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1109/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1109/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1109/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1167/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1167/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1167/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1224/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1224/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1224/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1121/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1121/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1121/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1216/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1216/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1216/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1065/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1065/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1065/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1483/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1483/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1483/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1119/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1119/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1119/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U923/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U923/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U923/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln58_140_reg_11815583_reg[0] )
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1158/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1158/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1158/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1296/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1296/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1296/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1001/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1001/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1001/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1319/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1319/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1319/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1227/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1227/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1227/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1446/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1446/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1446/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U932/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U932/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U932/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U903/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U903/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U903/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1089/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1089/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1089/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U933/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U933/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U933/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1295/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1295/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1295/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1101/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1101/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1101/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1249/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1249/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1249/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1077/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1077/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1077/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1059/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1059/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1059/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U895/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U895/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U895/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1430/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1430/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1430/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1261/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1261/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1261/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1014/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1014/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1014/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1381/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1381/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1381/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1265/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1265/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1265/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1026/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1026/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1026/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U910/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U910/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U910/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U929/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U929/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U929/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1164/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1164/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1164/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1262/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1262/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1262/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1335/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1335/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1335/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1240/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1240/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1240/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1228/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1228/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1228/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1084/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1084/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1084/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1412/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1412/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1412/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1058/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1058/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1058/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1437/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1437/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1437/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1463/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1463/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1463/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1041/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1041/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1041/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1317/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1317/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1317/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1454/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1454/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1454/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U949/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U949/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U949/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1523/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1523/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1523/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1078/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1078/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1078/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1116/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1116/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1116/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1469/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1469/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1469/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1248/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1248/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1248/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1458/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1458/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1458/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1100/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1100/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1100/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1490/tmp_product, operation Mode is: A2*(B:0x1b).
DSP Report: register mul_10ns_6ns_15_1_1_U1490/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1490/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1490/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1490/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1511/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1511/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1511/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1399/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1399/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1399/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1008/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1008/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1008/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1496/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1496/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1496/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U944/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U944/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U944/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1021/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1021/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1021/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1056/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1056/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1056/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1030/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1030/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1030/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1015/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1015/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1015/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1407/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1407/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1407/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1246/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1246/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1246/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_1002_reg_11815437_reg[2] )
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1501/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1501/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1501/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1507/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1507/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1507/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1074/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1074/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1074/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1500/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1500/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1500/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U967/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U967/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U967/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1230/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1230/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1230/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1062/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1062/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1062/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1145/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1145/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1145/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1112/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1112/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1112/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1449/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1449/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1449/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1330/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1330/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1330/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln58_168_reg_11815633_reg[0] )
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1052/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1052/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1052/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1503/tmp_product, operation Mode is: A2*(B:0x15).
DSP Report: register mul_10ns_6ns_15_1_1_U1503/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1503/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1503/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1503/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U925/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U925/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U925/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1131/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1131/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1131/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1099/tmp_product, operation Mode is: A''*(B:0x1d).
DSP Report: register mul_10ns_6ns_15_1_1_U1099/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1099/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U1099/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1099/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1099/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1099/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1347/tmp_product, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_10ns_6s_16_1_1_U1347/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1347/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1347/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1347/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1347/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1347/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1378/tmp_product, operation Mode is: A2*(B:0xb).
DSP Report: register mul_10ns_5ns_14_1_1_U1378/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1378/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1378/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1378/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1301/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1301/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1301/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1388/tmp_product, operation Mode is: A''*(B:0x3ffe3).
DSP Report: register mul_10ns_6s_16_1_1_U1388/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1388/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1388/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1388/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1388/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1388/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1210/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1210/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1210/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1148/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1148/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1148/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1389/tmp_product, operation Mode is: A''*(B:0x3ffe5).
DSP Report: register mul_10ns_6s_16_1_1_U1389/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1389/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1389/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1389/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1389/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1389/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U962/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U962/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U962/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1428/tmp_product, operation Mode is: A''*(B:0x19).
DSP Report: register mul_10ns_6ns_15_1_1_U1428/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1428/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U1428/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1428/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1428/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1428/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1024/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1024/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1024/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1122/tmp_product, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_10ns_6s_16_1_1_U1122/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1122/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1122/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1122/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1122/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1122/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1005/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1005/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1005/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1504/tmp_product, operation Mode is: A2*(B:0x3ffea).
DSP Report: register mul_10ns_6s_16_1_1_U1504/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1504/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1504/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1504/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U928/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U928/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U928/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1201/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1201/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1201/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1003/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1003/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1003/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U927/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U927/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U927/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1308/tmp_product, operation Mode is: A2*(B:0x3ffea).
DSP Report: register mul_10ns_6s_16_1_1_U1308/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1308/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1308/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1308/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1175/tmp_product, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register mul_10ns_6s_16_1_1_U1175/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1175/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1175/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1175/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1338/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1338/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1338/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_281_reg_11813533_reg[2] )
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1368/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1368/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1368/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1087/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1087/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1087/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1384/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1384/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1384/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1515/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1515/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1515/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1153/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1153/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1153/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U915/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U915/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U915/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1385/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1385/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1385/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1217/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1217/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1217/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1019/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1019/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1019/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1459/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1459/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1459/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1252/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1252/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1252/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1229/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1229/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1229/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1071/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1071/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1071/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1038/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1038/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1038/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1162/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1162/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1162/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1138/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1138/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1138/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1477/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1477/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1477/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U934/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U934/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U934/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1096/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1096/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1096/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1173/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1173/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1173/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1326/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1326/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1326/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1209/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1209/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1209/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1439/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1439/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1439/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1302/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1302/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1302/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U956/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U956/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U956/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1114/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1114/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1114/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1333/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1333/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1333/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1285/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1285/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1285/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1434/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1434/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1434/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1361/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1361/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1361/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1353/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1353/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1353/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1092/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1092/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1092/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1222/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1222/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1222/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1090/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1090/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1090/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U943/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U943/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U943/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1180/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1180/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1180/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U891/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U891/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U891/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1047/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1047/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1047/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U893/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U893/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U893/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1103/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1103/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1103/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U958/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U958/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U958/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1178/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1178/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1178/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1448/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1448/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1448/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1312/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1312/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1312/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1061/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1061/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1061/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1016/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1016/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1016/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1488/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1488/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1488/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1137/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1137/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1137/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U984/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U984/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U984/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1433/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1433/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1433/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1044/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1044/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1044/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1519/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1519/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1519/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1268/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1268/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1268/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1498/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1498/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1498/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U916/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U916/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U916/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U892/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U892/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U892/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1042/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1042/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1042/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1364/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1364/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1364/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1186/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1186/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1186/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1354/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1354/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1354/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1170/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1170/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1170/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1486/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1486/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1486/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U902/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U902/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U902/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1187/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1187/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1187/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1365/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1365/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1365/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1331/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1331/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1331/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1054/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1054/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1054/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U973/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U973/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U973/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1512/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1512/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1512/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1336/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1336/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1336/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_330_reg_11815364_reg[0] )
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U996/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U996/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U996/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1080/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1080/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1080/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1425/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1425/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1425/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U937/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U937/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U937/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1337/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1337/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1337/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U889/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U889/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U889/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1508/tmp_product, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_10ns_6s_16_1_1_U1508/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1508/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1508/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1508/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1508/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1508/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1325/tmp_product, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register mul_10ns_6s_16_1_1_U1325/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1325/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1325/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1325/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1379/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register mul_10ns_6ns_15_1_1_U1379/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1379/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1379/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1379/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1276/tmp_product, operation Mode is: A''*(B:0x1d).
DSP Report: register mul_10ns_6ns_15_1_1_U1276/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1276/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U1276/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1276/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1276/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1276/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1279/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1279/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1279/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1161/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1161/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1161/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U898/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U898/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U898/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1245/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1245/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1245/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U938/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U938/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U938/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1457/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1457/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1457/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1183/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1183/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1183/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1400/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1400/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1400/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1264/tmp_product, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register mul_10ns_6s_16_1_1_U1264/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1264/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1264/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1264/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1387/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1387/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1387/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_406_reg_11813820_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln73_464_reg_11813318_reg[1] )
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1514/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1514/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1514/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U886/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U886/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U886/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1426/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1426/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1426/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1476/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1476/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1476/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1358/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1358/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1358/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1377/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1377/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1377/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1267/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1267/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1267/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1235/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1235/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1235/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1259/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1259/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1259/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1321/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1321/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1321/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1023/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1023/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1023/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1236/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1236/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1236/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1451/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1451/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1451/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1461/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1461/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1461/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1046/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1046/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1046/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1390/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1390/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1390/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1106/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1106/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1106/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1315/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1315/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1315/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1424/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1424/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1424/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1495/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1495/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1495/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1314/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1314/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1314/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1494/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1494/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1494/tmp_product.
DSP Report: Generating DSP trunc_ln42_180_reg_11813103_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register trunc_ln42_180_reg_11813103_reg is absorbed into DSP trunc_ln42_180_reg_11813103_reg.
DSP Report: operator mul_10ns_6s_16_1_1_U1232/tmp_product is absorbed into DSP trunc_ln42_180_reg_11813103_reg.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1453/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1453/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1453/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1012/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1012/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1012/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U948/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U948/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U948/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_168_reg_11813087_reg[2] )
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1398/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1398/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1398/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1151/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1151/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1151/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1266/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1266/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1266/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1231/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1231/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1231/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1125/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1125/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1125/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U981/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U981/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U981/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1171/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1171/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1171/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1493/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1493/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1493/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1516/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1516/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1516/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1139/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1139/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1139/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U897/tmp_product, operation Mode is: A2*(B:0x19).
DSP Report: register mul_10ns_6ns_15_1_1_U897/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U897/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U897/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U897/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1017/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1017/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1017/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1525/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1525/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1525/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1316/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1316/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1316/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1303/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1303/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1303/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U986/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U986/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U986/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1157/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1157/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1157/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1193/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1193/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1193/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1339/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1339/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1339/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1244/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1244/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1244/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U904/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U904/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U904/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U909/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U909/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U909/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln58_45_reg_11814102_reg[0] )
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U926/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U926/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U926/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U974/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U974/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U974/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1107/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1107/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1107/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1029/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1029/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1029/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1413/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1413/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1413/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U907/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U907/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U907/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1452/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1452/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1452/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1011/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1011/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1011/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1190/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1190/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1190/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1396/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1396/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1396/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U988/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U988/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U988/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1422/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1422/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1422/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U980/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U980/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U980/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U992/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U992/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U992/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1150/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1150/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1150/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U966/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U966/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U966/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1233/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1233/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1233/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1036/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1036/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1036/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1462/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1462/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1462/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U994/tmp_product, operation Mode is: A2*(B:0x1a).
DSP Report: register mul_10ns_6ns_15_1_1_U994/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U994/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U994/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U994/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1284/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1284/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1284/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U901/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U901/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U901/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1256/tmp_product, operation Mode is: A2*(B:0x3ffed).
DSP Report: register mul_10ns_6s_16_1_1_U1256/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1256/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1256/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1256/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1305/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1305/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1305/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1206/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1206/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1206/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1191/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1191/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1191/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1063/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1063/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1063/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1072/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1072/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1072/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1487/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1487/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1487/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1323/tmp_product, operation Mode is: A2*(B:0x16).
DSP Report: register mul_10ns_6ns_15_1_1_U1323/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1323/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1323/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1323/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1073/tmp_product, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register mul_10ns_6s_16_1_1_U1073/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1073/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1073/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1073/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1371/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1371/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1371/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1524/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1524/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1524/tmp_product.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln73_45_reg_148594_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln73_81_reg_148743_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln58_481_reg_149113_reg[14] )
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port if_fifo_cap[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port if_fifo_cap[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_3_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_12_U0/\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port if_fifo_cap[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port if_fifo_cap[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O492[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O492[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O492[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O531[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O531[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O531[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O533[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O533[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O533[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O535[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O535[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O535[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O537[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O537[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O537[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O539[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O539[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O539[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O541[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O541[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O541[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O543[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O543[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O543[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O545[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O545[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O545[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O547[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O547[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O547[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O549[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O549[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O549[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O551[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O551[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O551[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O553[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O553[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O553[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O555[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O555[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O555[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O557[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O557[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O557[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O559[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O559[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O559[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O561[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O561[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O561[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O563[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O563[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O563[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O565[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O565[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O565[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O567[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O567[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O567[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O569[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O569[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O569[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O571[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O571[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O571[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O573[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O573[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O573[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O575[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O575[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O575[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O577[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O577[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O577[0] driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_1_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_1_4_U0/\trunc_ln251_67_reg_8217_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_c62_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_1_c63_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_2_c64_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_3_c65_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_4_c66_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_5_c67_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_6_c68_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_7_c69_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_8_c70_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_9_c71_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_10_c72_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_11_c73_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_12_c74_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_13_c75_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_14_c76_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_15_c77_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_16_c78_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_17_c79_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_18_c80_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_19_c81_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_20_c82_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_21_c83_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_22_c84_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_23_c85_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_c62_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_1_c63_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_2_c64_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_3_c65_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_4_c66_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_5_c67_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_6_c68_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_7_c69_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_8_c70_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_9_c71_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_10_c72_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_11_c73_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_12_c74_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_13_c75_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_14_c76_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_15_c77_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_16_c78_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_17_c79_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_18_c80_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_19_c81_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_20_c82_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_21_c83_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_22_c84_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_23_c85_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1792/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1792/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1792/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1792/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1792/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1792/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1792/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1793/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1793/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1793/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1793/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1793/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1793/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1793/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1794/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1794/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1794/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1794/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1794/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1794/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1794/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1795/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1795/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1795/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1795/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1795/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1795/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1795/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1796/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1796/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1796/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1796/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1796/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1796/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1796/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1797/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1797/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1797/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1797/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1797/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1797/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1797/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1798/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1798/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1798/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1798/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1798/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1798/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1798/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1799/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1799/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1799/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1799/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1799/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1799/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1799/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1800/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1800/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1800/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1800/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1800/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1800/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1800/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1801/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1801/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1801/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1801/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1801/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1801/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1801/tmp_product.
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port if_fifo_cap[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port if_fifo_cap[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O643[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O643[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O643[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O646[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O646[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O646[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O649[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O649[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O649[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O652[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O652[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O652[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O655[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O655[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O655[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O658[2] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:32 ; elapsed = 00:06:24 . Memory (MB): peak = 5082.379 ; gain = 2641.902 ; free physical = 417726 ; free virtual = 824743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                        | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | (A2*(B:0xd))'    | 11     | 5      | -      | -      | 14     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0xb)       | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | (A*(B:0x13))'    | 11     | 6      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x16)      | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x13)      | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | (A*(B:0x1d))'    | 11     | 6      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | (A*(B:0x1b))'    | 11     | 6      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x16)      | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x17)      | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0xb)       | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x15)      | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | (A*(B:0x13))'    | 11     | 6      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_sparse                                                                         | A2*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x19)      | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A2*B2            | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B2             | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB5  | A2*(B:0xd)       | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB5  | A''*(B:0xd)      | 11     | 5      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB5  | A2*(B:0xb)       | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*(B:0xd)      | 11     | 5      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*(B:0x13)     | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*(B:0x1b)     | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*(B:0xd)      | 11     | 5      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB7  | A2*(B:0xd)       | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB7  | A2*(B:0xb)       | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB7  | A''*(B:0xb)      | 11     | 5      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB8  | A''*(B:0x3ffed)  | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB8  | A''*(B:0x3ffea)  | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB8  | A''*(B:0x3ffe7)  | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB12 | A2*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A2*(B:0x15)      | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A''*(B:0x1d)     | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A''*(B:0x3ffe9)  | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A2*(B:0xb)       | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A''*(B:0x3ffe3)  | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A''*(B:0x3ffe5)  | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A''*(B:0x19)     | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A''*(B:0x3ffe9)  | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A2*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A2*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A2*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB24 | A''*(B:0x3ffea)  | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB24 | A2*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB24 | A2*(B:0x17)      | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB24 | A''*(B:0x1d)     | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB24 | A2*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | (A*(B:0x3ffe3))' | 11     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB30 | A2*(B:0x19)      | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | A2*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | A2*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)        | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | A2*(B:0x16)      | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | A2*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)    | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''            | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''            | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''            | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''            | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''            | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''            | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''            | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''            | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''            | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''            | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:11 ; elapsed = 00:07:07 . Memory (MB): peak = 5082.379 ; gain = 2641.902 ; free physical = 417470 ; free virtual = 824747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_2_2/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/invert_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:41 ; elapsed = 00:07:37 . Memory (MB): peak = 5114.352 ; gain = 2673.875 ; free physical = 417376 ; free virtual = 824688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/invert_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:27 ; elapsed = 00:08:25 . Memory (MB): peak = 5341.523 ; gain = 2901.047 ; free physical = 416850 ; free virtual = 824401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:29 ; elapsed = 00:08:27 . Memory (MB): peak = 5341.523 ; gain = 2901.047 ; free physical = 416867 ; free virtual = 824419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:21 ; elapsed = 00:09:19 . Memory (MB): peak = 5341.523 ; gain = 2901.047 ; free physical = 416899 ; free virtual = 824450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:22 ; elapsed = 00:09:20 . Memory (MB): peak = 5341.523 ; gain = 2901.047 ; free physical = 416875 ; free virtual = 824426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:13 ; elapsed = 00:10:11 . Memory (MB): peak = 5341.523 ; gain = 2901.047 ; free physical = 416892 ; free virtual = 824443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:15 ; elapsed = 00:10:13 . Memory (MB): peak = 5341.523 ; gain = 2901.047 ; free physical = 416911 ; free virtual = 824462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                        | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_sparse                                                                         | (A'*B)'     | 9      | 5      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | (A'*B)'     | 9      | 18     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse                                                                         | (A'*B)'     | 9      | 5      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse                                                                         | (A'*B)'     | 9      | 5      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | (A'*B)'     | 9      | 5      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | (A'*B)'     | 9      | 4      | -      | -      | 14     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB7  | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB5  | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB7  | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB5  | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A*B)'      | 9      | 4      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB5  | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse                                                                         | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB7  | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A*B)'      | 9      | 4      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A*B)'      | 9      | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB24 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB24 | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB12 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A*B)'      | 9      | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A*B)'      | 9      | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A*B)'      | 9      | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB30 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A*B)'      | 9      | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A''*B)'    | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A*B)'      | 9      | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB31 | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB24 | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB8  | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB24 | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB15 | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB24 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse                                                                         | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A*B)'      | 9      | 18     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB8  | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB8  | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A''*B)'    | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A*B'        | 15     | 18     | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          | 20766|
|3     |DSP48E2         |   132|
|4     |DSP_ALU         |   563|
|5     |DSP_A_B_DATA    |   563|
|6     |DSP_C_DATA      |   563|
|7     |DSP_MULTIPLIER  |   563|
|8     |DSP_M_DATA      |   563|
|9     |DSP_OUTPUT      |   563|
|10    |DSP_PREADD      |   563|
|11    |DSP_PREADD_DATA |   563|
|12    |LUT1            |  7012|
|13    |LUT2            | 64067|
|14    |LUT3            | 33614|
|15    |LUT4            | 55363|
|16    |LUT5            | 40024|
|17    |LUT6            | 76534|
|18    |MUXF7           |    91|
|19    |RAMB18E2        |     6|
|20    |SRL16E          |   384|
|21    |FDRE            | 78387|
|22    |FDSE            |  4074|
|23    |IBUF            | 25604|
|24    |OBUF            |   173|
+------+----------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                 |Module                                                                                                                |Cells  |
+------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                      |                                                                                                                      | 410736|
|2     |  sparse_arr_feat_act2_out_U                                             |hls_sparse_fifo_w10_d2_S_256                                                                                          |     39|
|3     |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1361                                                                                |     30|
|4     |  sparse_arr_feat_act2_out_1_U                                           |hls_sparse_fifo_w10_d2_S_231                                                                                          |     39|
|5     |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1386                                                                                |     30|
|6     |  sparse_arr_feat_act2_out_2_U                                           |hls_sparse_fifo_w10_d2_S_242                                                                                          |     39|
|7     |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1375                                                                                |     30|
|8     |  sparse_arr_feat_act2_out_14_U                                          |hls_sparse_fifo_w10_d2_S_225                                                                                          |     39|
|9     |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1392                                                                                |     30|
|10    |  sparse_arr_feat_act2_out_18_U                                          |hls_sparse_fifo_w10_d2_S_229                                                                                          |     39|
|11    |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1388                                                                                |     30|
|12    |  sparse_arr_feat_act2_out_19_U                                          |hls_sparse_fifo_w10_d2_S_230                                                                                          |     39|
|13    |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1387                                                                                |     30|
|14    |  sparse_arr_feat_act2_out_28_U                                          |hls_sparse_fifo_w10_d2_S_240                                                                                          |     39|
|15    |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1377                                                                                |     30|
|16    |  sparse_arr_feat_act2_out_29_U                                          |hls_sparse_fifo_w10_d2_S_241                                                                                          |     39|
|17    |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1376                                                                                |     30|
|18    |  dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0     |hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s                                          | 124749|
|19    |    tmp_222_reg_11813875_reg                                             |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/tmp_201_reg_11813765_reg_funnel__2                |      8|
|20    |    trunc_ln42_180_reg_11813103_reg                                      |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/tmp_201_reg_11813765_reg_funnel__3                |      8|
|21    |    trunc_ln58_76_reg_11814132_reg                                       |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/tmp_201_reg_11813765_reg_funnel__4                |      8|
|22    |    tmp_201_reg_11813765_reg                                             |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/tmp_201_reg_11813765_reg_funnel                   |      8|
|23    |    mul_10ns_6ns_15_1_1_U1035                                            |hls_sparse_mul_10ns_6ns_15_1_1_1852                                                                                   |      8|
|24    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__57   |      8|
|25    |    mul_10ns_6ns_15_1_1_U1055                                            |hls_sparse_mul_10ns_6ns_15_1_1_1861                                                                                   |     36|
|26    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__224  |      8|
|27    |    mul_10ns_6ns_15_1_1_U1066                                            |hls_sparse_mul_10ns_6ns_15_1_1_1868                                                                                   |      8|
|28    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__124  |      8|
|29    |    mul_10ns_6ns_15_1_1_U1144                                            |hls_sparse_mul_10ns_6ns_15_1_1_1902                                                                                   |      8|
|30    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__246  |      8|
|31    |    mul_10ns_6ns_15_1_1_U1166                                            |hls_sparse_mul_10ns_6ns_15_1_1_1906                                                                                   |      8|
|32    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__112  |      8|
|33    |    mul_10ns_6ns_15_1_1_U1177                                            |hls_sparse_mul_10ns_6ns_15_1_1_1911                                                                                   |     36|
|34    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__243  |      8|
|35    |    mul_10ns_6ns_15_1_1_U1221                                            |hls_sparse_mul_10ns_6ns_15_1_1_1928                                                                                   |      8|
|36    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__260  |      8|
|37    |    mul_10ns_6ns_15_1_1_U1473                                            |hls_sparse_mul_10ns_6ns_15_1_1_2026                                                                                   |     38|
|38    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__76   |      8|
|39    |    mul_10ns_6ns_15_1_1_U1484                                            |hls_sparse_mul_10ns_6ns_15_1_1_2031                                                                                   |     38|
|40    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__295  |      8|
|41    |    mul_10ns_6ns_15_1_1_U1491                                            |hls_sparse_mul_10ns_6ns_15_1_1_2036                                                                                   |     36|
|42    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__19   |      8|
|43    |    mul_10ns_6ns_15_1_1_U993                                             |hls_sparse_mul_10ns_6ns_15_1_1_2098                                                                                   |     23|
|44    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__317  |      8|
|45    |    mul_10ns_6ns_15_1_1_U995                                             |hls_sparse_mul_10ns_6ns_15_1_1_2100                                                                                   |      8|
|46    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__210  |      8|
|47    |    tmp_255_reg_11813916_reg                                             |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/tmp_201_reg_11813765_reg_funnel__1                |      8|
|48    |    mul_10ns_5ns_14_1_1_U1007                                            |hls_sparse_mul_10ns_5ns_14_1_1                                                                                        |     35|
|49    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__32  |      8|
|50    |    mul_10ns_5ns_14_1_1_U1298                                            |hls_sparse_mul_10ns_5ns_14_1_1_1710                                                                                   |     22|
|51    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__26  |      8|
|52    |    mul_10ns_5ns_14_1_1_U1348                                            |hls_sparse_mul_10ns_5ns_14_1_1_1718                                                                                   |      8|
|53    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__75  |      8|
|54    |    tmp_350_reg_11813978_reg                                             |tmp_350_reg_11813978_reg_funnel                                                                                       |      8|
|55    |    mul_10ns_5ns_14_1_1_U1141                                            |hls_sparse_mul_10ns_5ns_14_1_1_1687                                                                                   |     35|
|56    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__41   |      8|
|57    |    mul_10ns_6ns_15_1_1_U1018                                            |hls_sparse_mul_10ns_6ns_15_1_1_1846                                                                                   |     37|
|58    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__345  |      8|
|59    |    mul_10ns_5ns_14_1_1_U1011                                            |hls_sparse_mul_10ns_5ns_14_1_1_1673                                                                                   |     30|
|60    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__29  |      8|
|61    |    mul_10ns_5ns_14_1_1_U1021                                            |hls_sparse_mul_10ns_5ns_14_1_1_1674                                                                                   |     22|
|62    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__191  |      8|
|63    |    mul_10ns_5ns_14_1_1_U1024                                            |hls_sparse_mul_10ns_5ns_14_1_1_1675                                                                                   |     54|
|64    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__293  |      8|
|65    |    mul_10ns_5ns_14_1_1_U1036                                            |hls_sparse_mul_10ns_5ns_14_1_1_1676                                                                                   |      8|
|66    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__5   |      8|
|67    |    mul_10ns_5ns_14_1_1_U1037                                            |hls_sparse_mul_10ns_5ns_14_1_1_1677                                                                                   |     91|
|68    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__267  |      8|
|69    |    mul_10ns_5ns_14_1_1_U1043                                            |hls_sparse_mul_10ns_5ns_14_1_1_1678                                                                                   |     68|
|70    |    mul_10ns_5ns_14_1_1_U1056                                            |hls_sparse_mul_10ns_5ns_14_1_1_1679                                                                                   |     22|
|71    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__371  |      8|
|72    |    mul_10ns_5ns_14_1_1_U1068                                            |hls_sparse_mul_10ns_5ns_14_1_1_1680                                                                                   |     34|
|73    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__3    |      8|
|74    |    mul_10ns_5ns_14_1_1_U1070                                            |hls_sparse_mul_10ns_5ns_14_1_1_1681                                                                                   |     52|
|75    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__53  |      8|
|76    |    mul_10ns_5ns_14_1_1_U1107                                            |hls_sparse_mul_10ns_5ns_14_1_1_1682                                                                                   |     42|
|77    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__11  |      8|
|78    |    mul_10ns_5ns_14_1_1_U1129                                            |hls_sparse_mul_10ns_5ns_14_1_1_1683                                                                                   |     36|
|79    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__85   |      8|
|80    |    mul_10ns_5ns_14_1_1_U1131                                            |hls_sparse_mul_10ns_5ns_14_1_1_1684                                                                                   |     38|
|81    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__59   |      8|
|82    |    mul_10ns_5ns_14_1_1_U1134                                            |hls_sparse_mul_10ns_5ns_14_1_1_1685                                                                                   |     15|
|83    |    mul_10ns_5ns_14_1_1_U1140                                            |hls_sparse_mul_10ns_5ns_14_1_1_1686                                                                                   |     57|
|84    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__98   |      8|
|85    |    mul_10ns_5ns_14_1_1_U1143                                            |hls_sparse_mul_10ns_5ns_14_1_1_1688                                                                                   |      9|
|86    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__105  |      8|
|87    |    mul_10ns_5ns_14_1_1_U1150                                            |hls_sparse_mul_10ns_5ns_14_1_1_1689                                                                                   |     64|
|88    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__13   |      8|
|89    |    mul_10ns_5ns_14_1_1_U1157                                            |hls_sparse_mul_10ns_5ns_14_1_1_1690                                                                                   |     95|
|90    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__16  |      8|
|91    |    mul_10ns_5ns_14_1_1_U1160                                            |hls_sparse_mul_10ns_5ns_14_1_1_1691                                                                                   |     69|
|92    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__205  |      8|
|93    |    mul_10ns_5ns_14_1_1_U1161                                            |hls_sparse_mul_10ns_5ns_14_1_1_1692                                                                                   |     42|
|94    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__8    |      8|
|95    |    mul_10ns_5ns_14_1_1_U1191                                            |hls_sparse_mul_10ns_5ns_14_1_1_1693                                                                                   |     38|
|96    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__9   |      8|
|97    |    mul_10ns_5ns_14_1_1_U1196                                            |hls_sparse_mul_10ns_5ns_14_1_1_1694                                                                                   |     80|
|98    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__167  |      8|
|99    |    mul_10ns_5ns_14_1_1_U1197                                            |hls_sparse_mul_10ns_5ns_14_1_1_1695                                                                                   |     88|
|100   |    mul_10ns_5ns_14_1_1_U1205                                            |hls_sparse_mul_10ns_5ns_14_1_1_1696                                                                                   |     86|
|101   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__63  |      8|
|102   |    mul_10ns_5ns_14_1_1_U1213                                            |hls_sparse_mul_10ns_5ns_14_1_1_1697                                                                                   |     48|
|103   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__72   |      8|
|104   |    mul_10ns_5ns_14_1_1_U1223                                            |hls_sparse_mul_10ns_5ns_14_1_1_1698                                                                                   |     34|
|105   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__140  |      8|
|106   |    mul_10ns_5ns_14_1_1_U1226                                            |hls_sparse_mul_10ns_5ns_14_1_1_1699                                                                                   |     72|
|107   |    mul_10ns_5ns_14_1_1_U1234                                            |hls_sparse_mul_10ns_5ns_14_1_1_1700                                                                                   |     28|
|108   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__22   |      8|
|109   |    mul_10ns_5ns_14_1_1_U1237                                            |hls_sparse_mul_10ns_5ns_14_1_1_1701                                                                                   |     64|
|110   |    mul_10ns_5ns_14_1_1_U1242                                            |hls_sparse_mul_10ns_5ns_14_1_1_1702                                                                                   |     38|
|111   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__78  |      8|
|112   |    mul_10ns_5ns_14_1_1_U1259                                            |hls_sparse_mul_10ns_5ns_14_1_1_1703                                                                                   |     48|
|113   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__55  |      8|
|114   |    mul_10ns_5ns_14_1_1_U1266                                            |hls_sparse_mul_10ns_5ns_14_1_1_1704                                                                                   |     40|
|115   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__47  |      8|
|116   |    mul_10ns_5ns_14_1_1_U1275                                            |hls_sparse_mul_10ns_5ns_14_1_1_1705                                                                                   |     52|
|117   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__91  |      8|
|118   |    mul_10ns_5ns_14_1_1_U1288                                            |hls_sparse_mul_10ns_5ns_14_1_1_1706                                                                                   |     39|
|119   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__119  |      8|
|120   |    mul_10ns_5ns_14_1_1_U1290                                            |hls_sparse_mul_10ns_5ns_14_1_1_1707                                                                                   |    105|
|121   |    mul_10ns_5ns_14_1_1_U1292                                            |hls_sparse_mul_10ns_5ns_14_1_1_1708                                                                                   |     69|
|122   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__178  |      8|
|123   |    mul_10ns_5ns_14_1_1_U1293                                            |hls_sparse_mul_10ns_5ns_14_1_1_1709                                                                                   |     66|
|124   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__367  |      8|
|125   |    mul_10ns_5ns_14_1_1_U1304                                            |hls_sparse_mul_10ns_5ns_14_1_1_1711                                                                                   |     37|
|126   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__17   |      8|
|127   |    mul_10ns_5ns_14_1_1_U1309                                            |hls_sparse_mul_10ns_5ns_14_1_1_1712                                                                                   |     33|
|128   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__150  |      8|
|129   |    mul_10ns_5ns_14_1_1_U1310                                            |hls_sparse_mul_10ns_5ns_14_1_1_1713                                                                                   |     93|
|130   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__346  |      8|
|131   |    mul_10ns_5ns_14_1_1_U1324                                            |hls_sparse_mul_10ns_5ns_14_1_1_1714                                                                                   |      8|
|132   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__25   |      8|
|133   |    mul_10ns_5ns_14_1_1_U1332                                            |hls_sparse_mul_10ns_5ns_14_1_1_1715                                                                                   |     64|
|134   |    mul_10ns_5ns_14_1_1_U1342                                            |hls_sparse_mul_10ns_5ns_14_1_1_1716                                                                                   |     38|
|135   |    mul_10ns_5ns_14_1_1_U1343                                            |hls_sparse_mul_10ns_5ns_14_1_1_1717                                                                                   |     80|
|136   |      tmp_product                                                        |\mul_10ns_5ns_14_1_1_U1343/tmp_product_funnel                                                                         |      8|
|137   |    mul_10ns_5ns_14_1_1_U1358                                            |hls_sparse_mul_10ns_5ns_14_1_1_1719                                                                                   |     71|
|138   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__27  |      8|
|139   |    mul_10ns_5ns_14_1_1_U1374                                            |hls_sparse_mul_10ns_5ns_14_1_1_1720                                                                                   |     37|
|140   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__250  |      8|
|141   |    mul_10ns_5ns_14_1_1_U1375                                            |hls_sparse_mul_10ns_5ns_14_1_1_1721                                                                                   |     15|
|142   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__71   |      8|
|143   |    mul_10ns_5ns_14_1_1_U1377                                            |hls_sparse_mul_10ns_5ns_14_1_1_1722                                                                                   |     66|
|144   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__3   |      8|
|145   |    mul_10ns_5ns_14_1_1_U1378                                            |hls_sparse_mul_10ns_5ns_14_1_1_1723                                                                                   |     75|
|146   |    mul_10ns_5ns_14_1_1_U1380                                            |hls_sparse_mul_10ns_5ns_14_1_1_1724                                                                                   |     51|
|147   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__103  |      8|
|148   |    mul_10ns_5ns_14_1_1_U1391                                            |hls_sparse_mul_10ns_5ns_14_1_1_1725                                                                                   |     92|
|149   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__132  |      8|
|150   |    mul_10ns_5ns_14_1_1_U1392                                            |hls_sparse_mul_10ns_5ns_14_1_1_1726                                                                                   |     81|
|151   |    mul_10ns_5ns_14_1_1_U1408                                            |hls_sparse_mul_10ns_5ns_14_1_1_1727                                                                                   |     35|
|152   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__27   |      8|
|153   |    mul_10ns_5ns_14_1_1_U1414                                            |hls_sparse_mul_10ns_5ns_14_1_1_1728                                                                                   |     55|
|154   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__64   |      8|
|155   |    mul_10ns_5ns_14_1_1_U1423                                            |hls_sparse_mul_10ns_5ns_14_1_1_1729                                                                                   |     40|
|156   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__294  |      8|
|157   |    mul_10ns_5ns_14_1_1_U1425                                            |hls_sparse_mul_10ns_5ns_14_1_1_1730                                                                                   |     69|
|158   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__23   |      8|
|159   |    mul_10ns_5ns_14_1_1_U1427                                            |hls_sparse_mul_10ns_5ns_14_1_1_1731                                                                                   |     54|
|160   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__4    |      8|
|161   |    mul_10ns_5ns_14_1_1_U1436                                            |hls_sparse_mul_10ns_5ns_14_1_1_1732                                                                                   |     35|
|162   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__44   |      8|
|163   |    mul_10ns_5ns_14_1_1_U1441                                            |hls_sparse_mul_10ns_5ns_14_1_1_1733                                                                                   |     32|
|164   |    mul_10ns_5ns_14_1_1_U1462                                            |hls_sparse_mul_10ns_5ns_14_1_1_1734                                                                                   |     50|
|165   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__38  |      8|
|166   |    mul_10ns_5ns_14_1_1_U1466                                            |hls_sparse_mul_10ns_5ns_14_1_1_1735                                                                                   |     34|
|167   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__110  |      8|
|168   |    mul_10ns_5ns_14_1_1_U1467                                            |hls_sparse_mul_10ns_5ns_14_1_1_1736                                                                                   |     53|
|169   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__43  |      8|
|170   |    mul_10ns_5ns_14_1_1_U1469                                            |hls_sparse_mul_10ns_5ns_14_1_1_1737                                                                                   |     35|
|171   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__91   |      8|
|172   |    mul_10ns_5ns_14_1_1_U1496                                            |hls_sparse_mul_10ns_5ns_14_1_1_1738                                                                                   |     33|
|173   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__359  |      8|
|174   |    mul_10ns_5ns_14_1_1_U1523                                            |hls_sparse_mul_10ns_5ns_14_1_1_1739                                                                                   |     35|
|175   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__261  |      8|
|176   |    mul_10ns_5ns_14_1_1_U887                                             |hls_sparse_mul_10ns_5ns_14_1_1_1740                                                                                   |     30|
|177   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__320  |      8|
|178   |    mul_10ns_5ns_14_1_1_U900                                             |hls_sparse_mul_10ns_5ns_14_1_1_1741                                                                                   |     36|
|179   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__233  |      8|
|180   |    mul_10ns_5ns_14_1_1_U902                                             |hls_sparse_mul_10ns_5ns_14_1_1_1742                                                                                   |     34|
|181   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__237  |      8|
|182   |    mul_10ns_5ns_14_1_1_U907                                             |hls_sparse_mul_10ns_5ns_14_1_1_1743                                                                                   |     41|
|183   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__28  |      8|
|184   |    mul_10ns_5ns_14_1_1_U920                                             |hls_sparse_mul_10ns_5ns_14_1_1_1744                                                                                   |     95|
|185   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__331  |      8|
|186   |    mul_10ns_5ns_14_1_1_U922                                             |hls_sparse_mul_10ns_5ns_14_1_1_1745                                                                                   |    120|
|187   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__169  |      8|
|188   |    mul_10ns_5ns_14_1_1_U928                                             |hls_sparse_mul_10ns_5ns_14_1_1_1746                                                                                   |     22|
|189   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__70   |      8|
|190   |    mul_10ns_5ns_14_1_1_U932                                             |hls_sparse_mul_10ns_5ns_14_1_1_1747                                                                                   |    151|
|191   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__20   |      8|
|192   |    mul_10ns_5ns_14_1_1_U938                                             |hls_sparse_mul_10ns_5ns_14_1_1_1748                                                                                   |     33|
|193   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__181  |      8|
|194   |    mul_10ns_5ns_14_1_1_U944                                             |hls_sparse_mul_10ns_5ns_14_1_1_1749                                                                                   |     36|
|195   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__87   |      8|
|196   |    mul_10ns_5ns_14_1_1_U954                                             |hls_sparse_mul_10ns_5ns_14_1_1_1750                                                                                   |     23|
|197   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__54   |      8|
|198   |    mul_10ns_5ns_14_1_1_U961                                             |hls_sparse_mul_10ns_5ns_14_1_1_1751                                                                                   |     82|
|199   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__187  |      8|
|200   |    mul_10ns_5ns_14_1_1_U982                                             |hls_sparse_mul_10ns_5ns_14_1_1_1752                                                                                   |     22|
|201   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__51  |      8|
|202   |    mul_10ns_5ns_14_1_1_U992                                             |hls_sparse_mul_10ns_5ns_14_1_1_1753                                                                                   |     82|
|203   |    mul_10ns_5s_15_1_1_U1000                                             |hls_sparse_mul_10ns_5s_15_1_1                                                                                         |    124|
|204   |    mul_10ns_5s_15_1_1_U1002                                             |hls_sparse_mul_10ns_5s_15_1_1_1754                                                                                    |     65|
|205   |    mul_10ns_5s_15_1_1_U1009                                             |hls_sparse_mul_10ns_5s_15_1_1_1755                                                                                    |     64|
|206   |    mul_10ns_5s_15_1_1_U1010                                             |hls_sparse_mul_10ns_5s_15_1_1_1756                                                                                    |     59|
|207   |    mul_10ns_5s_15_1_1_U1013                                             |hls_sparse_mul_10ns_5s_15_1_1_1757                                                                                    |     87|
|208   |    mul_10ns_5s_15_1_1_U1025                                             |hls_sparse_mul_10ns_5s_15_1_1_1758                                                                                    |     64|
|209   |    mul_10ns_5s_15_1_1_U1031                                             |hls_sparse_mul_10ns_5s_15_1_1_1759                                                                                    |     62|
|210   |    mul_10ns_5s_15_1_1_U1034                                             |hls_sparse_mul_10ns_5s_15_1_1_1760                                                                                    |     47|
|211   |    mul_10ns_5s_15_1_1_U1053                                             |hls_sparse_mul_10ns_5s_15_1_1_1761                                                                                    |     68|
|212   |    mul_10ns_5s_15_1_1_U1060                                             |hls_sparse_mul_10ns_5s_15_1_1_1762                                                                                    |     49|
|213   |    mul_10ns_5s_15_1_1_U1076                                             |hls_sparse_mul_10ns_5s_15_1_1_1763                                                                                    |     61|
|214   |    mul_10ns_5s_15_1_1_U1086                                             |hls_sparse_mul_10ns_5s_15_1_1_1764                                                                                    |     83|
|215   |    mul_10ns_5s_15_1_1_U1095                                             |hls_sparse_mul_10ns_5s_15_1_1_1765                                                                                    |     21|
|216   |    mul_10ns_5s_15_1_1_U1097                                             |hls_sparse_mul_10ns_5s_15_1_1_1766                                                                                    |     30|
|217   |    mul_10ns_5s_15_1_1_U1123                                             |hls_sparse_mul_10ns_5s_15_1_1_1767                                                                                    |     95|
|218   |    mul_10ns_5s_15_1_1_U1132                                             |hls_sparse_mul_10ns_5s_15_1_1_1768                                                                                    |     30|
|219   |    mul_10ns_5s_15_1_1_U1136                                             |hls_sparse_mul_10ns_5s_15_1_1_1769                                                                                    |     57|
|220   |    mul_10ns_5s_15_1_1_U1147                                             |hls_sparse_mul_10ns_5s_15_1_1_1770                                                                                    |     63|
|221   |    mul_10ns_5s_15_1_1_U1156                                             |hls_sparse_mul_10ns_5s_15_1_1_1771                                                                                    |     60|
|222   |    mul_10ns_5s_15_1_1_U1168                                             |hls_sparse_mul_10ns_5s_15_1_1_1772                                                                                    |     86|
|223   |    mul_10ns_5s_15_1_1_U1179                                             |hls_sparse_mul_10ns_5s_15_1_1_1773                                                                                    |     62|
|224   |    mul_10ns_5s_15_1_1_U1184                                             |hls_sparse_mul_10ns_5s_15_1_1_1774                                                                                    |     63|
|225   |    mul_10ns_5s_15_1_1_U1188                                             |hls_sparse_mul_10ns_5s_15_1_1_1775                                                                                    |     31|
|226   |    mul_10ns_5s_15_1_1_U1189                                             |hls_sparse_mul_10ns_5s_15_1_1_1776                                                                                    |     72|
|227   |    mul_10ns_5s_15_1_1_U1202                                             |hls_sparse_mul_10ns_5s_15_1_1_1777                                                                                    |     47|
|228   |    mul_10ns_5s_15_1_1_U1203                                             |hls_sparse_mul_10ns_5s_15_1_1_1778                                                                                    |     33|
|229   |    mul_10ns_5s_15_1_1_U1214                                             |hls_sparse_mul_10ns_5s_15_1_1_1779                                                                                    |     48|
|230   |    mul_10ns_5s_15_1_1_U1219                                             |hls_sparse_mul_10ns_5s_15_1_1_1780                                                                                    |     35|
|231   |    mul_10ns_5s_15_1_1_U1220                                             |hls_sparse_mul_10ns_5s_15_1_1_1781                                                                                    |     23|
|232   |    mul_10ns_5s_15_1_1_U1253                                             |hls_sparse_mul_10ns_5s_15_1_1_1782                                                                                    |     64|
|233   |    mul_10ns_5s_15_1_1_U1269                                             |hls_sparse_mul_10ns_5s_15_1_1_1783                                                                                    |     62|
|234   |    mul_10ns_5s_15_1_1_U1272                                             |hls_sparse_mul_10ns_5s_15_1_1_1784                                                                                    |     50|
|235   |    mul_10ns_5s_15_1_1_U1273                                             |hls_sparse_mul_10ns_5s_15_1_1_1785                                                                                    |     63|
|236   |    mul_10ns_5s_15_1_1_U1278                                             |hls_sparse_mul_10ns_5s_15_1_1_1786                                                                                    |     59|
|237   |    mul_10ns_5s_15_1_1_U1280                                             |hls_sparse_mul_10ns_5s_15_1_1_1787                                                                                    |     30|
|238   |    mul_10ns_5s_15_1_1_U1307                                             |hls_sparse_mul_10ns_5s_15_1_1_1788                                                                                    |     23|
|239   |    mul_10ns_5s_15_1_1_U1318                                             |hls_sparse_mul_10ns_5s_15_1_1_1789                                                                                    |     62|
|240   |    mul_10ns_5s_15_1_1_U1328                                             |hls_sparse_mul_10ns_5s_15_1_1_1790                                                                                    |     63|
|241   |    mul_10ns_5s_15_1_1_U1334                                             |hls_sparse_mul_10ns_5s_15_1_1_1791                                                                                    |     62|
|242   |    mul_10ns_5s_15_1_1_U1349                                             |hls_sparse_mul_10ns_5s_15_1_1_1792                                                                                    |     58|
|243   |    mul_10ns_5s_15_1_1_U1352                                             |hls_sparse_mul_10ns_5s_15_1_1_1793                                                                                    |     46|
|244   |    mul_10ns_5s_15_1_1_U1355                                             |hls_sparse_mul_10ns_5s_15_1_1_1794                                                                                    |     34|
|245   |    mul_10ns_5s_15_1_1_U1357                                             |hls_sparse_mul_10ns_5s_15_1_1_1795                                                                                    |    109|
|246   |    mul_10ns_5s_15_1_1_U1363                                             |hls_sparse_mul_10ns_5s_15_1_1_1796                                                                                    |     64|
|247   |    mul_10ns_5s_15_1_1_U1382                                             |hls_sparse_mul_10ns_5s_15_1_1_1797                                                                                    |     64|
|248   |    mul_10ns_5s_15_1_1_U1386                                             |hls_sparse_mul_10ns_5s_15_1_1_1798                                                                                    |     63|
|249   |    mul_10ns_5s_15_1_1_U1393                                             |hls_sparse_mul_10ns_5s_15_1_1_1799                                                                                    |      8|
|250   |    mul_10ns_5s_15_1_1_U1402                                             |hls_sparse_mul_10ns_5s_15_1_1_1800                                                                                    |     67|
|251   |    mul_10ns_5s_15_1_1_U1406                                             |hls_sparse_mul_10ns_5s_15_1_1_1801                                                                                    |     93|
|252   |    mul_10ns_5s_15_1_1_U1415                                             |hls_sparse_mul_10ns_5s_15_1_1_1802                                                                                    |     49|
|253   |    mul_10ns_5s_15_1_1_U1416                                             |hls_sparse_mul_10ns_5s_15_1_1_1803                                                                                    |     48|
|254   |    mul_10ns_5s_15_1_1_U1421                                             |hls_sparse_mul_10ns_5s_15_1_1_1804                                                                                    |     61|
|255   |    mul_10ns_5s_15_1_1_U1431                                             |hls_sparse_mul_10ns_5s_15_1_1_1805                                                                                    |     63|
|256   |    mul_10ns_5s_15_1_1_U1432                                             |hls_sparse_mul_10ns_5s_15_1_1_1806                                                                                    |     80|
|257   |    mul_10ns_5s_15_1_1_U1435                                             |hls_sparse_mul_10ns_5s_15_1_1_1807                                                                                    |     63|
|258   |    mul_10ns_5s_15_1_1_U1442                                             |hls_sparse_mul_10ns_5s_15_1_1_1808                                                                                    |     64|
|259   |    mul_10ns_5s_15_1_1_U1455                                             |hls_sparse_mul_10ns_5s_15_1_1_1809                                                                                    |     61|
|260   |    mul_10ns_5s_15_1_1_U1470                                             |hls_sparse_mul_10ns_5s_15_1_1_1810                                                                                    |     64|
|261   |    mul_10ns_5s_15_1_1_U1471                                             |hls_sparse_mul_10ns_5s_15_1_1_1811                                                                                    |     76|
|262   |    mul_10ns_5s_15_1_1_U1472                                             |hls_sparse_mul_10ns_5s_15_1_1_1812                                                                                    |     64|
|263   |    mul_10ns_5s_15_1_1_U1478                                             |hls_sparse_mul_10ns_5s_15_1_1_1813                                                                                    |     62|
|264   |    mul_10ns_5s_15_1_1_U1497                                             |hls_sparse_mul_10ns_5s_15_1_1_1814                                                                                    |     61|
|265   |    mul_10ns_5s_15_1_1_U1505                                             |hls_sparse_mul_10ns_5s_15_1_1_1815                                                                                    |     31|
|266   |    mul_10ns_5s_15_1_1_U1517                                             |hls_sparse_mul_10ns_5s_15_1_1_1816                                                                                    |     64|
|267   |    mul_10ns_5s_15_1_1_U1520                                             |hls_sparse_mul_10ns_5s_15_1_1_1817                                                                                    |    107|
|268   |    mul_10ns_5s_15_1_1_U1521                                             |hls_sparse_mul_10ns_5s_15_1_1_1818                                                                                    |    109|
|269   |    mul_10ns_5s_15_1_1_U1522                                             |hls_sparse_mul_10ns_5s_15_1_1_1819                                                                                    |     80|
|270   |    mul_10ns_5s_15_1_1_U894                                              |hls_sparse_mul_10ns_5s_15_1_1_1820                                                                                    |     63|
|271   |    mul_10ns_5s_15_1_1_U899                                              |hls_sparse_mul_10ns_5s_15_1_1_1821                                                                                    |     64|
|272   |    mul_10ns_5s_15_1_1_U912                                              |hls_sparse_mul_10ns_5s_15_1_1_1822                                                                                    |     77|
|273   |    mul_10ns_5s_15_1_1_U914                                              |hls_sparse_mul_10ns_5s_15_1_1_1823                                                                                    |     64|
|274   |    mul_10ns_5s_15_1_1_U918                                              |hls_sparse_mul_10ns_5s_15_1_1_1824                                                                                    |     66|
|275   |    mul_10ns_5s_15_1_1_U924                                              |hls_sparse_mul_10ns_5s_15_1_1_1825                                                                                    |    145|
|276   |    mul_10ns_5s_15_1_1_U930                                              |hls_sparse_mul_10ns_5s_15_1_1_1826                                                                                    |     78|
|277   |    mul_10ns_5s_15_1_1_U931                                              |hls_sparse_mul_10ns_5s_15_1_1_1827                                                                                    |     62|
|278   |    mul_10ns_5s_15_1_1_U942                                              |hls_sparse_mul_10ns_5s_15_1_1_1828                                                                                    |     77|
|279   |    mul_10ns_5s_15_1_1_U947                                              |hls_sparse_mul_10ns_5s_15_1_1_1829                                                                                    |     63|
|280   |    mul_10ns_5s_15_1_1_U950                                              |hls_sparse_mul_10ns_5s_15_1_1_1830                                                                                    |     49|
|281   |    mul_10ns_5s_15_1_1_U952                                              |hls_sparse_mul_10ns_5s_15_1_1_1831                                                                                    |     35|
|282   |    mul_10ns_5s_15_1_1_U955                                              |hls_sparse_mul_10ns_5s_15_1_1_1832                                                                                    |     95|
|283   |    mul_10ns_5s_15_1_1_U963                                              |hls_sparse_mul_10ns_5s_15_1_1_1833                                                                                    |     63|
|284   |    mul_10ns_5s_15_1_1_U965                                              |hls_sparse_mul_10ns_5s_15_1_1_1834                                                                                    |     59|
|285   |    mul_10ns_5s_15_1_1_U983                                              |hls_sparse_mul_10ns_5s_15_1_1_1835                                                                                    |     60|
|286   |    mul_10ns_5s_15_1_1_U987                                              |hls_sparse_mul_10ns_5s_15_1_1_1836                                                                                    |     65|
|287   |    mul_10ns_5s_15_1_1_U989                                              |hls_sparse_mul_10ns_5s_15_1_1_1837                                                                                    |     78|
|288   |    mul_10ns_5s_15_1_1_U997                                              |hls_sparse_mul_10ns_5s_15_1_1_1838                                                                                    |    111|
|289   |    mul_10ns_6ns_15_1_1_U1003                                            |hls_sparse_mul_10ns_6ns_15_1_1                                                                                        |     25|
|290   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__62   |      8|
|291   |    mul_10ns_6ns_15_1_1_U1004                                            |hls_sparse_mul_10ns_6ns_15_1_1_1839                                                                                   |      8|
|292   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__11   |      8|
|293   |    mul_10ns_6ns_15_1_1_U1005                                            |hls_sparse_mul_10ns_6ns_15_1_1_1840                                                                                   |     38|
|294   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__79   |      8|
|295   |    mul_10ns_6ns_15_1_1_U1006                                            |hls_sparse_mul_10ns_6ns_15_1_1_1841                                                                                   |     51|
|296   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__344  |      8|
|297   |    mul_10ns_6ns_15_1_1_U1008                                            |hls_sparse_mul_10ns_6ns_15_1_1_1842                                                                                   |     49|
|298   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__361  |      8|
|299   |    mul_10ns_6ns_15_1_1_U1012                                            |hls_sparse_mul_10ns_6ns_15_1_1_1843                                                                                   |     23|
|300   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__81  |      8|
|301   |    mul_10ns_6ns_15_1_1_U1014                                            |hls_sparse_mul_10ns_6ns_15_1_1_1844                                                                                   |      8|
|302   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__49   |      8|
|303   |    mul_10ns_6ns_15_1_1_U1017                                            |hls_sparse_mul_10ns_6ns_15_1_1_1845                                                                                   |     20|
|304   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__85  |      8|
|305   |    mul_10ns_6ns_15_1_1_U1019                                            |hls_sparse_mul_10ns_6ns_15_1_1_1847                                                                                   |     96|
|306   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__31   |      8|
|307   |    mul_10ns_6ns_15_1_1_U1027                                            |hls_sparse_mul_10ns_6ns_15_1_1_1848                                                                                   |     36|
|308   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__6    |      8|
|309   |    mul_10ns_6ns_15_1_1_U1029                                            |hls_sparse_mul_10ns_6ns_15_1_1_1849                                                                                   |     41|
|310   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__30  |      8|
|311   |    mul_10ns_6ns_15_1_1_U1030                                            |hls_sparse_mul_10ns_6ns_15_1_1_1850                                                                                   |      8|
|312   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__28   |      8|
|313   |    mul_10ns_6ns_15_1_1_U1032                                            |hls_sparse_mul_10ns_6ns_15_1_1_1851                                                                                   |     20|
|314   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__82  |      8|
|315   |    mul_10ns_6ns_15_1_1_U1041                                            |hls_sparse_mul_10ns_6ns_15_1_1_1853                                                                                   |     36|
|316   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__231  |      8|
|317   |    mul_10ns_6ns_15_1_1_U1044                                            |hls_sparse_mul_10ns_6ns_15_1_1_1854                                                                                   |     10|
|318   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__160  |      8|
|319   |    mul_10ns_6ns_15_1_1_U1046                                            |hls_sparse_mul_10ns_6ns_15_1_1_1855                                                                                   |     17|
|320   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__20  |      8|
|321   |    mul_10ns_6ns_15_1_1_U1047                                            |hls_sparse_mul_10ns_6ns_15_1_1_1856                                                                                   |     22|
|322   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__1    |      8|
|323   |    mul_10ns_6ns_15_1_1_U1048                                            |hls_sparse_mul_10ns_6ns_15_1_1_1857                                                                                   |     36|
|324   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__200  |      8|
|325   |    mul_10ns_6ns_15_1_1_U1049                                            |hls_sparse_mul_10ns_6ns_15_1_1_1858                                                                                   |      8|
|326   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__257  |      8|
|327   |    mul_10ns_6ns_15_1_1_U1050                                            |hls_sparse_mul_10ns_6ns_15_1_1_1859                                                                                   |     38|
|328   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__186  |      8|
|329   |    mul_10ns_6ns_15_1_1_U1052                                            |hls_sparse_mul_10ns_6ns_15_1_1_1860                                                                                   |     77|
|330   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__18   |      8|
|331   |    mul_10ns_6ns_15_1_1_U1057                                            |hls_sparse_mul_10ns_6ns_15_1_1_1862                                                                                   |     23|
|332   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__149  |      8|
|333   |    mul_10ns_6ns_15_1_1_U1058                                            |hls_sparse_mul_10ns_6ns_15_1_1_1863                                                                                   |     23|
|334   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__195  |      8|
|335   |    mul_10ns_6ns_15_1_1_U1059                                            |hls_sparse_mul_10ns_6ns_15_1_1_1864                                                                                   |     36|
|336   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__146  |      8|
|337   |    mul_10ns_6ns_15_1_1_U1061                                            |hls_sparse_mul_10ns_6ns_15_1_1_1865                                                                                   |      8|
|338   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__334  |      8|
|339   |    mul_10ns_6ns_15_1_1_U1063                                            |hls_sparse_mul_10ns_6ns_15_1_1_1866                                                                                   |      8|
|340   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__86  |      8|
|341   |    mul_10ns_6ns_15_1_1_U1064                                            |hls_sparse_mul_10ns_6ns_15_1_1_1867                                                                                   |      8|
|342   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__68   |      8|
|343   |    mul_10ns_6ns_15_1_1_U1067                                            |hls_sparse_mul_10ns_6ns_15_1_1_1869                                                                                   |     35|
|344   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__115  |      8|
|345   |    mul_10ns_6ns_15_1_1_U1071                                            |hls_sparse_mul_10ns_6ns_15_1_1_1870                                                                                   |      8|
|346   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__92   |      8|
|347   |    mul_10ns_6ns_15_1_1_U1072                                            |hls_sparse_mul_10ns_6ns_15_1_1_1871                                                                                   |     23|
|348   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__56  |      8|
|349   |    mul_10ns_6ns_15_1_1_U1074                                            |hls_sparse_mul_10ns_6ns_15_1_1_1872                                                                                   |     37|
|350   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__358  |      8|
|351   |    mul_10ns_6ns_15_1_1_U1075                                            |hls_sparse_mul_10ns_6ns_15_1_1_1873                                                                                   |     23|
|352   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__226  |      8|
|353   |    mul_10ns_6ns_15_1_1_U1077                                            |hls_sparse_mul_10ns_6ns_15_1_1_1874                                                                                   |      8|
|354   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__304  |      8|
|355   |    mul_10ns_6ns_15_1_1_U1081                                            |hls_sparse_mul_10ns_6ns_15_1_1_1875                                                                                   |     23|
|356   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__42   |      8|
|357   |    mul_10ns_6ns_15_1_1_U1082                                            |hls_sparse_mul_10ns_6ns_15_1_1_1876                                                                                   |      8|
|358   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__308  |      8|
|359   |    mul_10ns_6ns_15_1_1_U1088                                            |hls_sparse_mul_10ns_6ns_15_1_1_1877                                                                                   |     16|
|360   |    mul_10ns_6ns_15_1_1_U1092                                            |hls_sparse_mul_10ns_6ns_15_1_1_1878                                                                                   |     10|
|361   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__302  |      8|
|362   |    mul_10ns_6ns_15_1_1_U1096                                            |hls_sparse_mul_10ns_6ns_15_1_1_1879                                                                                   |      8|
|363   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__99   |      8|
|364   |    mul_10ns_6ns_15_1_1_U1098                                            |hls_sparse_mul_10ns_6ns_15_1_1_1880                                                                                   |     47|
|365   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__290  |      8|
|366   |    mul_10ns_6ns_15_1_1_U1099                                            |hls_sparse_mul_10ns_6ns_15_1_1_1881                                                                                   |     70|
|367   |    mul_10ns_6ns_15_1_1_U1100                                            |hls_sparse_mul_10ns_6ns_15_1_1_1882                                                                                   |      8|
|368   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__309  |      8|
|369   |    mul_10ns_6ns_15_1_1_U1101                                            |hls_sparse_mul_10ns_6ns_15_1_1_1883                                                                                   |     62|
|370   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__82   |      8|
|371   |    mul_10ns_6ns_15_1_1_U1102                                            |hls_sparse_mul_10ns_6ns_15_1_1_1884                                                                                   |     35|
|372   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__129  |      8|
|373   |    mul_10ns_6ns_15_1_1_U1103                                            |hls_sparse_mul_10ns_6ns_15_1_1_1885                                                                                   |      8|
|374   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__165  |      8|
|375   |    mul_10ns_6ns_15_1_1_U1105                                            |hls_sparse_mul_10ns_6ns_15_1_1_1886                                                                                   |     52|
|376   |      tmp_product                                                        |\mul_10ns_6ns_15_1_1_U1105/tmp_product_funnel                                                                         |      8|
|377   |    mul_10ns_6ns_15_1_1_U1106                                            |hls_sparse_mul_10ns_6ns_15_1_1_1887                                                                                   |     58|
|378   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__62  |      8|
|379   |    mul_10ns_6ns_15_1_1_U1108                                            |hls_sparse_mul_10ns_6ns_15_1_1_1888                                                                                   |     64|
|380   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__171  |      8|
|381   |    mul_10ns_6ns_15_1_1_U1112                                            |hls_sparse_mul_10ns_6ns_15_1_1_1889                                                                                   |     36|
|382   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__287  |      8|
|383   |    mul_10ns_6ns_15_1_1_U1114                                            |hls_sparse_mul_10ns_6ns_15_1_1_1890                                                                                   |     36|
|384   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__234  |      8|
|385   |    mul_10ns_6ns_15_1_1_U1118                                            |hls_sparse_mul_10ns_6ns_15_1_1_1891                                                                                   |     36|
|386   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__176  |      8|
|387   |    mul_10ns_6ns_15_1_1_U1119                                            |hls_sparse_mul_10ns_6ns_15_1_1_1892                                                                                   |     20|
|388   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__299  |      8|
|389   |    mul_10ns_6ns_15_1_1_U1121                                            |hls_sparse_mul_10ns_6ns_15_1_1_1893                                                                                   |     66|
|390   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__51   |      8|
|391   |    mul_10ns_6ns_15_1_1_U1125                                            |hls_sparse_mul_10ns_6ns_15_1_1_1894                                                                                   |     71|
|392   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__19  |      8|
|393   |    mul_10ns_6ns_15_1_1_U1126                                            |hls_sparse_mul_10ns_6ns_15_1_1_1895                                                                                   |     36|
|394   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__139  |      8|
|395   |    mul_10ns_6ns_15_1_1_U1127                                            |hls_sparse_mul_10ns_6ns_15_1_1_1896                                                                                   |     36|
|396   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__142  |      8|
|397   |    mul_10ns_6ns_15_1_1_U1128                                            |hls_sparse_mul_10ns_6ns_15_1_1_1897                                                                                   |      8|
|398   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__285  |      8|
|399   |    mul_10ns_6ns_15_1_1_U1133                                            |hls_sparse_mul_10ns_6ns_15_1_1_1898                                                                                   |     37|
|400   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__48   |      8|
|401   |    mul_10ns_6ns_15_1_1_U1135                                            |hls_sparse_mul_10ns_6ns_15_1_1_1899                                                                                   |      8|
|402   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__137  |      8|
|403   |    mul_10ns_6ns_15_1_1_U1137                                            |hls_sparse_mul_10ns_6ns_15_1_1_1900                                                                                   |     66|
|404   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__263  |      8|
|405   |    mul_10ns_6ns_15_1_1_U1138                                            |hls_sparse_mul_10ns_6ns_15_1_1_1901                                                                                   |      8|
|406   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__354  |      8|
|407   |    mul_10ns_6ns_15_1_1_U1145                                            |hls_sparse_mul_10ns_6ns_15_1_1_1903                                                                                   |     37|
|408   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__43   |      8|
|409   |    mul_10ns_6ns_15_1_1_U1152                                            |hls_sparse_mul_10ns_6ns_15_1_1_1904                                                                                   |      4|
|410   |    mul_10ns_6ns_15_1_1_U1163                                            |hls_sparse_mul_10ns_6ns_15_1_1_1905                                                                                   |      8|
|411   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__249  |      8|
|412   |    mul_10ns_6ns_15_1_1_U1171                                            |hls_sparse_mul_10ns_6ns_15_1_1_1907                                                                                   |     23|
|413   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__1   |      8|
|414   |    mul_10ns_6ns_15_1_1_U1172                                            |hls_sparse_mul_10ns_6ns_15_1_1_1908                                                                                   |     40|
|415   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__44  |      8|
|416   |    mul_10ns_6ns_15_1_1_U1173                                            |hls_sparse_mul_10ns_6ns_15_1_1_1909                                                                                   |     36|
|417   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__172  |      8|
|418   |    mul_10ns_6ns_15_1_1_U1174                                            |hls_sparse_mul_10ns_6ns_15_1_1_1910                                                                                   |     23|
|419   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__4    |      8|
|420   |    mul_10ns_6ns_15_1_1_U1180                                            |hls_sparse_mul_10ns_6ns_15_1_1_1912                                                                                   |      8|
|421   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__215  |      8|
|422   |    mul_10ns_6ns_15_1_1_U1181                                            |hls_sparse_mul_10ns_6ns_15_1_1_1913                                                                                   |     12|
|423   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__258  |      8|
|424   |    mul_10ns_6ns_15_1_1_U1182                                            |hls_sparse_mul_10ns_6ns_15_1_1_1914                                                                                   |      8|
|425   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__190  |      8|
|426   |    mul_10ns_6ns_15_1_1_U1183                                            |hls_sparse_mul_10ns_6ns_15_1_1_1915                                                                                   |     43|
|427   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__217  |      8|
|428   |    mul_10ns_6ns_15_1_1_U1192                                            |hls_sparse_mul_10ns_6ns_15_1_1_1916                                                                                   |     45|
|429   |    mul_10ns_6ns_15_1_1_U1193                                            |hls_sparse_mul_10ns_6ns_15_1_1_1917                                                                                   |    140|
|430   |    mul_10ns_6ns_15_1_1_U1194                                            |hls_sparse_mul_10ns_6ns_15_1_1_1918                                                                                   |      8|
|431   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__9    |      8|
|432   |    mul_10ns_6ns_15_1_1_U1195                                            |hls_sparse_mul_10ns_6ns_15_1_1_1919                                                                                   |     37|
|433   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__53   |      8|
|434   |    mul_10ns_6ns_15_1_1_U1201                                            |hls_sparse_mul_10ns_6ns_15_1_1_1920                                                                                   |     57|
|435   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__2    |      8|
|436   |    mul_10ns_6ns_15_1_1_U1204                                            |hls_sparse_mul_10ns_6ns_15_1_1_1921                                                                                   |     66|
|437   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__206  |      8|
|438   |    mul_10ns_6ns_15_1_1_U1208                                            |hls_sparse_mul_10ns_6ns_15_1_1_1922                                                                                   |      8|
|439   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__39  |      8|
|440   |    mul_10ns_6ns_15_1_1_U1210                                            |hls_sparse_mul_10ns_6ns_15_1_1_1923                                                                                   |     40|
|441   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__11   |      8|
|442   |    mul_10ns_6ns_15_1_1_U1211                                            |hls_sparse_mul_10ns_6ns_15_1_1_1924                                                                                   |     36|
|443   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__332  |      8|
|444   |    mul_10ns_6ns_15_1_1_U1212                                            |hls_sparse_mul_10ns_6ns_15_1_1_1925                                                                                   |     52|
|445   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__36   |      8|
|446   |    mul_10ns_6ns_15_1_1_U1217                                            |hls_sparse_mul_10ns_6ns_15_1_1_1926                                                                                   |     36|
|447   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__109  |      8|
|448   |    mul_10ns_6ns_15_1_1_U1218                                            |hls_sparse_mul_10ns_6ns_15_1_1_1927                                                                                   |     35|
|449   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__170  |      8|
|450   |    mul_10ns_6ns_15_1_1_U1222                                            |hls_sparse_mul_10ns_6ns_15_1_1_1929                                                                                   |     23|
|451   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__329  |      8|
|452   |    mul_10ns_6ns_15_1_1_U1224                                            |hls_sparse_mul_10ns_6ns_15_1_1_1930                                                                                   |     83|
|453   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__60   |      8|
|454   |    mul_10ns_6ns_15_1_1_U1228                                            |hls_sparse_mul_10ns_6ns_15_1_1_1931                                                                                   |      8|
|455   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__289  |      8|
|456   |    mul_10ns_6ns_15_1_1_U1229                                            |hls_sparse_mul_10ns_6ns_15_1_1_1932                                                                                   |      8|
|457   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__248  |      8|
|458   |    mul_10ns_6ns_15_1_1_U1230                                            |hls_sparse_mul_10ns_6ns_15_1_1_1933                                                                                   |     37|
|459   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__188  |      8|
|460   |    mul_10ns_6ns_15_1_1_U1231                                            |hls_sparse_mul_10ns_6ns_15_1_1_1934                                                                                   |     51|
|461   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__77  |      8|
|462   |    mul_10ns_6ns_15_1_1_U1240                                            |hls_sparse_mul_10ns_6ns_15_1_1_1935                                                                                   |      8|
|463   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__301  |      8|
|464   |    mul_10ns_6ns_15_1_1_U1243                                            |hls_sparse_mul_10ns_6ns_15_1_1_1936                                                                                   |    117|
|465   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__42  |      8|
|466   |    mul_10ns_6ns_15_1_1_U1246                                            |hls_sparse_mul_10ns_6ns_15_1_1_1937                                                                                   |      8|
|467   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__159  |      8|
|468   |    mul_10ns_6ns_15_1_1_U1248                                            |hls_sparse_mul_10ns_6ns_15_1_1_1938                                                                                   |     36|
|469   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__216  |      8|
|470   |    mul_10ns_6ns_15_1_1_U1249                                            |hls_sparse_mul_10ns_6ns_15_1_1_1939                                                                                   |      8|
|471   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__245  |      8|
|472   |    mul_10ns_6ns_15_1_1_U1252                                            |hls_sparse_mul_10ns_6ns_15_1_1_1940                                                                                   |     36|
|473   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__194  |      8|
|474   |    mul_10ns_6ns_15_1_1_U1254                                            |hls_sparse_mul_10ns_6ns_15_1_1_1941                                                                                   |     11|
|475   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__40   |      8|
|476   |    mul_10ns_6ns_15_1_1_U1255                                            |hls_sparse_mul_10ns_6ns_15_1_1_1942                                                                                   |     23|
|477   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__134  |      8|
|478   |    mul_10ns_6ns_15_1_1_U1257                                            |hls_sparse_mul_10ns_6ns_15_1_1_1943                                                                                   |      8|
|479   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__125  |      8|
|480   |    mul_10ns_6ns_15_1_1_U1260                                            |hls_sparse_mul_10ns_6ns_15_1_1_1944                                                                                   |     23|
|481   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__70  |      8|
|482   |    mul_10ns_6ns_15_1_1_U1261                                            |hls_sparse_mul_10ns_6ns_15_1_1_1945                                                                                   |     64|
|483   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__312  |      8|
|484   |    mul_10ns_6ns_15_1_1_U1263                                            |hls_sparse_mul_10ns_6ns_15_1_1_1946                                                                                   |     23|
|485   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__209  |      8|
|486   |    mul_10ns_6ns_15_1_1_U1265                                            |hls_sparse_mul_10ns_6ns_15_1_1_1947                                                                                   |     11|
|487   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__306  |      8|
|488   |    mul_10ns_6ns_15_1_1_U1268                                            |hls_sparse_mul_10ns_6ns_15_1_1_1948                                                                                   |      8|
|489   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__369  |      8|
|490   |    mul_10ns_6ns_15_1_1_U1271                                            |hls_sparse_mul_10ns_6ns_15_1_1_1949                                                                                   |     36|
|491   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__39   |      8|
|492   |    mul_10ns_6ns_15_1_1_U1274                                            |hls_sparse_mul_10ns_6ns_15_1_1_1950                                                                                   |     37|
|493   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__153  |      8|
|494   |    mul_10ns_6ns_15_1_1_U1276                                            |hls_sparse_mul_10ns_6ns_15_1_1_1951                                                                                   |     33|
|495   |    mul_10ns_6ns_15_1_1_U1277                                            |hls_sparse_mul_10ns_6ns_15_1_1_1952                                                                                   |     33|
|496   |    mul_10ns_6ns_15_1_1_U1279                                            |hls_sparse_mul_10ns_6ns_15_1_1_1953                                                                                   |     49|
|497   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__80   |      8|
|498   |    mul_10ns_6ns_15_1_1_U1283                                            |hls_sparse_mul_10ns_6ns_15_1_1_1954                                                                                   |     35|
|499   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__126  |      8|
|500   |    mul_10ns_6ns_15_1_1_U1285                                            |hls_sparse_mul_10ns_6ns_15_1_1_1955                                                                                   |     64|
|501   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__286  |      8|
|502   |    mul_10ns_6ns_15_1_1_U1287                                            |hls_sparse_mul_10ns_6ns_15_1_1_1956                                                                                   |     92|
|503   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__22   |      8|
|504   |    mul_10ns_6ns_15_1_1_U1289                                            |hls_sparse_mul_10ns_6ns_15_1_1_1957                                                                                   |      8|
|505   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__15   |      8|
|506   |    mul_10ns_6ns_15_1_1_U1294                                            |hls_sparse_mul_10ns_6ns_15_1_1_1958                                                                                   |     94|
|507   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__78   |      8|
|508   |    mul_10ns_6ns_15_1_1_U1299                                            |hls_sparse_mul_10ns_6ns_15_1_1_1959                                                                                   |     22|
|509   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__21  |      8|
|510   |    mul_10ns_6ns_15_1_1_U1302                                            |hls_sparse_mul_10ns_6ns_15_1_1_1960                                                                                   |     37|
|511   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__123  |      8|
|512   |    mul_10ns_6ns_15_1_1_U1303                                            |hls_sparse_mul_10ns_6ns_15_1_1_1961                                                                                   |     24|
|513   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__14   |      8|
|514   |    mul_10ns_6ns_15_1_1_U1306                                            |hls_sparse_mul_10ns_6ns_15_1_1_1962                                                                                   |     41|
|515   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__7   |      8|
|516   |    mul_10ns_6ns_15_1_1_U1312                                            |hls_sparse_mul_10ns_6ns_15_1_1_1963                                                                                   |     64|
|517   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__177  |      8|
|518   |    mul_10ns_6ns_15_1_1_U1316                                            |hls_sparse_mul_10ns_6ns_15_1_1_1964                                                                                   |     69|
|519   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__48  |      8|
|520   |    mul_10ns_6ns_15_1_1_U1317                                            |hls_sparse_mul_10ns_6ns_15_1_1_1965                                                                                   |     13|
|521   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__145  |      8|
|522   |    mul_10ns_6ns_15_1_1_U1320                                            |hls_sparse_mul_10ns_6ns_15_1_1_1966                                                                                   |      3|
|523   |    mul_10ns_6ns_15_1_1_U1321                                            |hls_sparse_mul_10ns_6ns_15_1_1_1967                                                                                   |     36|
|524   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__33  |      8|
|525   |    mul_10ns_6ns_15_1_1_U1322                                            |hls_sparse_mul_10ns_6ns_15_1_1_1968                                                                                   |     45|
|526   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__313  |      8|
|527   |    mul_10ns_6ns_15_1_1_U1323                                            |hls_sparse_mul_10ns_6ns_15_1_1_1969                                                                                   |     81|
|528   |    mul_10ns_6ns_15_1_1_U1326                                            |hls_sparse_mul_10ns_6ns_15_1_1_1970                                                                                   |      8|
|529   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__326  |      8|
|530   |    mul_10ns_6ns_15_1_1_U1327                                            |hls_sparse_mul_10ns_6ns_15_1_1_1971                                                                                   |     23|
|531   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__18   |      8|
|532   |    mul_10ns_6ns_15_1_1_U1329                                            |hls_sparse_mul_10ns_6ns_15_1_1_1972                                                                                   |     35|
|533   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__23  |      8|
|534   |    mul_10ns_6ns_15_1_1_U1330                                            |hls_sparse_mul_10ns_6ns_15_1_1_1973                                                                                   |     20|
|535   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__89   |      8|
|536   |    mul_10ns_6ns_15_1_1_U1331                                            |hls_sparse_mul_10ns_6ns_15_1_1_1974                                                                                   |     35|
|537   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__353  |      8|
|538   |    mul_10ns_6ns_15_1_1_U1333                                            |hls_sparse_mul_10ns_6ns_15_1_1_1975                                                                                   |     52|
|539   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__183  |      8|
|540   |    mul_10ns_6ns_15_1_1_U1335                                            |hls_sparse_mul_10ns_6ns_15_1_1_1976                                                                                   |     36|
|541   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__155  |      8|
|542   |    mul_10ns_6ns_15_1_1_U1338                                            |hls_sparse_mul_10ns_6ns_15_1_1_1977                                                                                   |    118|
|543   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__2    |      8|
|544   |    mul_10ns_6ns_15_1_1_U1339                                            |hls_sparse_mul_10ns_6ns_15_1_1_1978                                                                                   |     76|
|545   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__1    |      8|
|546   |    mul_10ns_6ns_15_1_1_U1341                                            |hls_sparse_mul_10ns_6ns_15_1_1_1979                                                                                   |      8|
|547   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__241  |      8|
|548   |    mul_10ns_6ns_15_1_1_U1346                                            |hls_sparse_mul_10ns_6ns_15_1_1_1980                                                                                   |     23|
|549   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__50   |      8|
|550   |    mul_10ns_6ns_15_1_1_U1351                                            |hls_sparse_mul_10ns_6ns_15_1_1_1981                                                                                   |     23|
|551   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__368  |      8|
|552   |    mul_10ns_6ns_15_1_1_U1353                                            |hls_sparse_mul_10ns_6ns_15_1_1_1982                                                                                   |     35|
|553   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__74   |      8|
|554   |    mul_10ns_6ns_15_1_1_U1354                                            |hls_sparse_mul_10ns_6ns_15_1_1_1983                                                                                   |     37|
|555   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__342  |      8|
|556   |    mul_10ns_6ns_15_1_1_U1356                                            |hls_sparse_mul_10ns_6ns_15_1_1_1984                                                                                   |     15|
|557   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__71  |      8|
|558   |    mul_10ns_6ns_15_1_1_U1364                                            |hls_sparse_mul_10ns_6ns_15_1_1_1985                                                                                   |      8|
|559   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__337  |      8|
|560   |    mul_10ns_6ns_15_1_1_U1367                                            |hls_sparse_mul_10ns_6ns_15_1_1_1986                                                                                   |     24|
|561   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__4   |      8|
|562   |    mul_10ns_6ns_15_1_1_U1368                                            |hls_sparse_mul_10ns_6ns_15_1_1_1987                                                                                   |     36|
|563   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__311  |      8|
|564   |    mul_10ns_6ns_15_1_1_U1369                                            |hls_sparse_mul_10ns_6ns_15_1_1_1988                                                                                   |     65|
|565   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__148  |      8|
|566   |    mul_10ns_6ns_15_1_1_U1373                                            |hls_sparse_mul_10ns_6ns_15_1_1_1989                                                                                   |     25|
|567   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__180  |      8|
|568   |    mul_10ns_6ns_15_1_1_U1379                                            |hls_sparse_mul_10ns_6ns_15_1_1_1990                                                                                   |     72|
|569   |    mul_10ns_6ns_15_1_1_U1381                                            |hls_sparse_mul_10ns_6ns_15_1_1_1991                                                                                   |     35|
|570   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__152  |      8|
|571   |    mul_10ns_6ns_15_1_1_U1383                                            |hls_sparse_mul_10ns_6ns_15_1_1_1992                                                                                   |      9|
|572   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__75   |      8|
|573   |    mul_10ns_6ns_15_1_1_U1384                                            |hls_sparse_mul_10ns_6ns_15_1_1_1993                                                                                   |     38|
|574   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__229  |      8|
|575   |    mul_10ns_6ns_15_1_1_U1385                                            |hls_sparse_mul_10ns_6ns_15_1_1_1994                                                                                   |     36|
|576   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__255  |      8|
|577   |    mul_10ns_6ns_15_1_1_U1387                                            |hls_sparse_mul_10ns_6ns_15_1_1_1995                                                                                   |     39|
|578   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__213  |      8|
|579   |    mul_10ns_6ns_15_1_1_U1394                                            |hls_sparse_mul_10ns_6ns_15_1_1_1996                                                                                   |      8|
|580   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__324  |      8|
|581   |    mul_10ns_6ns_15_1_1_U1398                                            |hls_sparse_mul_10ns_6ns_15_1_1_1997                                                                                   |     23|
|582   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__14  |      8|
|583   |    mul_10ns_6ns_15_1_1_U1399                                            |hls_sparse_mul_10ns_6ns_15_1_1_1998                                                                                   |     22|
|584   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__370  |      8|
|585   |    mul_10ns_6ns_15_1_1_U1400                                            |hls_sparse_mul_10ns_6ns_15_1_1_1999                                                                                   |     23|
|586   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel      |      8|
|587   |    mul_10ns_6ns_15_1_1_U1403                                            |hls_sparse_mul_10ns_6ns_15_1_1_2000                                                                                   |     36|
|588   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__156  |      8|
|589   |    mul_10ns_6ns_15_1_1_U1404                                            |hls_sparse_mul_10ns_6ns_15_1_1_2001                                                                                   |     75|
|590   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__10   |      8|
|591   |    mul_10ns_6ns_15_1_1_U1407                                            |hls_sparse_mul_10ns_6ns_15_1_1_2002                                                                                   |      8|
|592   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__339  |      8|
|593   |    mul_10ns_6ns_15_1_1_U1409                                            |hls_sparse_mul_10ns_6ns_15_1_1_2003                                                                                   |      8|
|594   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__95   |      8|
|595   |    mul_10ns_6ns_15_1_1_U1410                                            |hls_sparse_mul_10ns_6ns_15_1_1_2004                                                                                   |      8|
|596   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__102  |      8|
|597   |    mul_10ns_6ns_15_1_1_U1412                                            |hls_sparse_mul_10ns_6ns_15_1_1_2005                                                                                   |      8|
|598   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__88   |      8|
|599   |    mul_10ns_6ns_15_1_1_U1413                                            |hls_sparse_mul_10ns_6ns_15_1_1_2006                                                                                   |      8|
|600   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__90  |      8|
|601   |    mul_10ns_6ns_15_1_1_U1418                                            |hls_sparse_mul_10ns_6ns_15_1_1_2007                                                                                   |     64|
|602   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__350  |      8|
|603   |    mul_10ns_6ns_15_1_1_U1420                                            |hls_sparse_mul_10ns_6ns_15_1_1_2008                                                                                   |     36|
|604   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__30   |      8|
|605   |    mul_10ns_6ns_15_1_1_U1422                                            |hls_sparse_mul_10ns_6ns_15_1_1_2009                                                                                   |      8|
|606   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__80  |      8|
|607   |    mul_10ns_6ns_15_1_1_U1424                                            |hls_sparse_mul_10ns_6ns_15_1_1_2010                                                                                   |     39|
|608   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__61  |      8|
|609   |    mul_10ns_6ns_15_1_1_U1426                                            |hls_sparse_mul_10ns_6ns_15_1_1_2011                                                                                   |     35|
|610   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__58  |      8|
|611   |    mul_10ns_6ns_15_1_1_U1428                                            |hls_sparse_mul_10ns_6ns_15_1_1_2012                                                                                   |     29|
|612   |    mul_10ns_6ns_15_1_1_U1434                                            |hls_sparse_mul_10ns_6ns_15_1_1_2013                                                                                   |      8|
|613   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__244  |      8|
|614   |    mul_10ns_6ns_15_1_1_U1438                                            |hls_sparse_mul_10ns_6ns_15_1_1_2014                                                                                   |      8|
|615   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__251  |      8|
|616   |    mul_10ns_6ns_15_1_1_U1440                                            |hls_sparse_mul_10ns_6ns_15_1_1_2015                                                                                   |     39|
|617   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__212  |      8|
|618   |    mul_10ns_6ns_15_1_1_U1447                                            |hls_sparse_mul_10ns_6ns_15_1_1_2016                                                                                   |      8|
|619   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__327  |      8|
|620   |    mul_10ns_6ns_15_1_1_U1449                                            |hls_sparse_mul_10ns_6ns_15_1_1_2017                                                                                   |      8|
|621   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__365  |      8|
|622   |    mul_10ns_6ns_15_1_1_U1450                                            |hls_sparse_mul_10ns_6ns_15_1_1_2018                                                                                   |      8|
|623   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__162  |      8|
|624   |    mul_10ns_6ns_15_1_1_U1451                                            |hls_sparse_mul_10ns_6ns_15_1_1_2019                                                                                   |     44|
|625   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__10  |      8|
|626   |    mul_10ns_6ns_15_1_1_U1452                                            |hls_sparse_mul_10ns_6ns_15_1_1_2020                                                                                   |      8|
|627   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__74  |      8|
|628   |    mul_10ns_6ns_15_1_1_U1454                                            |hls_sparse_mul_10ns_6ns_15_1_1_2021                                                                                   |      8|
|629   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__236  |      8|
|630   |    mul_10ns_6ns_15_1_1_U1457                                            |hls_sparse_mul_10ns_6ns_15_1_1_2022                                                                                   |     14|
|631   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__116  |      8|
|632   |    mul_10ns_6ns_15_1_1_U1459                                            |hls_sparse_mul_10ns_6ns_15_1_1_2023                                                                                   |     38|
|633   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__303  |      8|
|634   |    mul_10ns_6ns_15_1_1_U1461                                            |hls_sparse_mul_10ns_6ns_15_1_1_2024                                                                                   |     18|
|635   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__83  |      8|
|636   |    mul_10ns_6ns_15_1_1_U1465                                            |hls_sparse_mul_10ns_6ns_15_1_1_2025                                                                                   |      8|
|637   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__336  |      8|
|638   |    mul_10ns_6ns_15_1_1_U1474                                            |hls_sparse_mul_10ns_6ns_15_1_1_2027                                                                                   |      8|
|639   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__163  |      8|
|640   |    mul_10ns_6ns_15_1_1_U1476                                            |hls_sparse_mul_10ns_6ns_15_1_1_2028                                                                                   |     40|
|641   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__79  |      8|
|642   |    mul_10ns_6ns_15_1_1_U1477                                            |hls_sparse_mul_10ns_6ns_15_1_1_2029                                                                                   |     36|
|643   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__235  |      8|
|644   |    mul_10ns_6ns_15_1_1_U1479                                            |hls_sparse_mul_10ns_6ns_15_1_1_2030                                                                                   |    191|
|645   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__21   |      8|
|646   |    mul_10ns_6ns_15_1_1_U1485                                            |hls_sparse_mul_10ns_6ns_15_1_1_2032                                                                                   |     38|
|647   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__341  |      8|
|648   |    mul_10ns_6ns_15_1_1_U1488                                            |hls_sparse_mul_10ns_6ns_15_1_1_2033                                                                                   |     56|
|649   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__12   |      8|
|650   |    mul_10ns_6ns_15_1_1_U1489                                            |hls_sparse_mul_10ns_6ns_15_1_1_2034                                                                                   |     35|
|651   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__275  |      8|
|652   |    mul_10ns_6ns_15_1_1_U1490                                            |hls_sparse_mul_10ns_6ns_15_1_1_2035                                                                                   |     12|
|653   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__179  |      8|
|654   |    mul_10ns_6ns_15_1_1_U1493                                            |hls_sparse_mul_10ns_6ns_15_1_1_2037                                                                                   |     24|
|655   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__15  |      8|
|656   |    mul_10ns_6ns_15_1_1_U1494                                            |hls_sparse_mul_10ns_6ns_15_1_1_2038                                                                                   |     45|
|657   |    mul_10ns_6ns_15_1_1_U1495                                            |hls_sparse_mul_10ns_6ns_15_1_1_2039                                                                                   |     31|
|658   |    mul_10ns_6ns_15_1_1_U1498                                            |hls_sparse_mul_10ns_6ns_15_1_1_2040                                                                                   |     23|
|659   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__52   |      8|
|660   |    mul_10ns_6ns_15_1_1_U1501                                            |hls_sparse_mul_10ns_6ns_15_1_1_2041                                                                                   |     37|
|661   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__203  |      8|
|662   |    mul_10ns_6ns_15_1_1_U1502                                            |hls_sparse_mul_10ns_6ns_15_1_1_2042                                                                                   |     39|
|663   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__100  |      8|
|664   |    mul_10ns_6ns_15_1_1_U1503                                            |hls_sparse_mul_10ns_6ns_15_1_1_2043                                                                                   |      1|
|665   |    mul_10ns_6ns_15_1_1_U1507                                            |hls_sparse_mul_10ns_6ns_15_1_1_2044                                                                                   |     37|
|666   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__121  |      8|
|667   |    mul_10ns_6ns_15_1_1_U1510                                            |hls_sparse_mul_10ns_6ns_15_1_1_2045                                                                                   |     35|
|668   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__214  |      8|
|669   |    mul_10ns_6ns_15_1_1_U1511                                            |hls_sparse_mul_10ns_6ns_15_1_1_2046                                                                                   |     44|
|670   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__220  |      8|
|671   |    mul_10ns_6ns_15_1_1_U1512                                            |hls_sparse_mul_10ns_6ns_15_1_1_2047                                                                                   |      8|
|672   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__321  |      8|
|673   |    mul_10ns_6ns_15_1_1_U1514                                            |hls_sparse_mul_10ns_6ns_15_1_1_2048                                                                                   |    141|
|674   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__12   |      8|
|675   |    mul_10ns_6ns_15_1_1_U1516                                            |hls_sparse_mul_10ns_6ns_15_1_1_2049                                                                                   |     23|
|676   |    mul_10ns_6ns_15_1_1_U1519                                            |hls_sparse_mul_10ns_6ns_15_1_1_2050                                                                                   |      9|
|677   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__348  |      8|
|678   |    mul_10ns_6ns_15_1_1_U1525                                            |hls_sparse_mul_10ns_6ns_15_1_1_2051                                                                                   |     40|
|679   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__72  |      8|
|680   |    mul_10ns_6ns_15_1_1_U891                                             |hls_sparse_mul_10ns_6ns_15_1_1_2052                                                                                   |     36|
|681   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__127  |      8|
|682   |    mul_10ns_6ns_15_1_1_U892                                             |hls_sparse_mul_10ns_6ns_15_1_1_2053                                                                                   |      8|
|683   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__292  |      8|
|684   |    mul_10ns_6ns_15_1_1_U895                                             |hls_sparse_mul_10ns_6ns_15_1_1_2054                                                                                   |     23|
|685   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__253  |      8|
|686   |    mul_10ns_6ns_15_1_1_U896                                             |hls_sparse_mul_10ns_6ns_15_1_1_2055                                                                                   |     25|
|687   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__29   |      8|
|688   |    mul_10ns_6ns_15_1_1_U897                                             |hls_sparse_mul_10ns_6ns_15_1_1_2056                                                                                   |     88|
|689   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__266  |      8|
|690   |    mul_10ns_6ns_15_1_1_U904                                             |hls_sparse_mul_10ns_6ns_15_1_1_2057                                                                                   |     30|
|691   |    mul_10ns_6ns_15_1_1_U908                                             |hls_sparse_mul_10ns_6ns_15_1_1_2058                                                                                   |      8|
|692   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__22  |      8|
|693   |    mul_10ns_6ns_15_1_1_U909                                             |hls_sparse_mul_10ns_6ns_15_1_1_2059                                                                                   |     36|
|694   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__49  |      8|
|695   |    mul_10ns_6ns_15_1_1_U910                                             |hls_sparse_mul_10ns_6ns_15_1_1_2060                                                                                   |      8|
|696   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__5    |      8|
|697   |    mul_10ns_6ns_15_1_1_U911                                             |hls_sparse_mul_10ns_6ns_15_1_1_2061                                                                                   |     44|
|698   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__84   |      8|
|699   |    mul_10ns_6ns_15_1_1_U913                                             |hls_sparse_mul_10ns_6ns_15_1_1_2062                                                                                   |     51|
|700   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__136  |      8|
|701   |    mul_10ns_6ns_15_1_1_U916                                             |hls_sparse_mul_10ns_6ns_15_1_1_2063                                                                                   |     36|
|702   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__362  |      8|
|703   |    mul_10ns_6ns_15_1_1_U921                                             |hls_sparse_mul_10ns_6ns_15_1_1_2064                                                                                   |      8|
|704   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__198  |      8|
|705   |    mul_10ns_6ns_15_1_1_U925                                             |hls_sparse_mul_10ns_6ns_15_1_1_2065                                                                                   |     23|
|706   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__18  |      8|
|707   |    mul_10ns_6ns_15_1_1_U926                                             |hls_sparse_mul_10ns_6ns_15_1_1_2066                                                                                   |      8|
|708   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__106  |      8|
|709   |    mul_10ns_6ns_15_1_1_U929                                             |hls_sparse_mul_10ns_6ns_15_1_1_2067                                                                                   |     67|
|710   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__330  |      8|
|711   |    mul_10ns_6ns_15_1_1_U934                                             |hls_sparse_mul_10ns_6ns_15_1_1_2068                                                                                   |      8|
|712   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__166  |      8|
|713   |    mul_10ns_6ns_15_1_1_U935                                             |hls_sparse_mul_10ns_6ns_15_1_1_2069                                                                                   |      8|
|714   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__56   |      8|
|715   |    mul_10ns_6ns_15_1_1_U936                                             |hls_sparse_mul_10ns_6ns_15_1_1_2070                                                                                   |     23|
|716   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__173  |      8|
|717   |    mul_10ns_6ns_15_1_1_U939                                             |hls_sparse_mul_10ns_6ns_15_1_1_2071                                                                                   |     40|
|718   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__108  |      8|
|719   |    mul_10ns_6ns_15_1_1_U941                                             |hls_sparse_mul_10ns_6ns_15_1_1_2072                                                                                   |     52|
|720   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__262  |      8|
|721   |    mul_10ns_6ns_15_1_1_U943                                             |hls_sparse_mul_10ns_6ns_15_1_1_2073                                                                                   |     36|
|722   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__298  |      8|
|723   |    mul_10ns_6ns_15_1_1_U945                                             |hls_sparse_mul_10ns_6ns_15_1_1_2074                                                                                   |     48|
|724   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__58   |      8|
|725   |    mul_10ns_6ns_15_1_1_U948                                             |hls_sparse_mul_10ns_6ns_15_1_1_2075                                                                                   |     53|
|726   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__66  |      8|
|727   |    mul_10ns_6ns_15_1_1_U953                                             |hls_sparse_mul_10ns_6ns_15_1_1_2076                                                                                   |      8|
|728   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__366  |      8|
|729   |    mul_10ns_6ns_15_1_1_U956                                             |hls_sparse_mul_10ns_6ns_15_1_1_2077                                                                                   |      8|
|730   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__86   |      8|
|731   |    mul_10ns_6ns_15_1_1_U958                                             |hls_sparse_mul_10ns_6ns_15_1_1_2078                                                                                   |     40|
|732   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__208  |      8|
|733   |    mul_10ns_6ns_15_1_1_U959                                             |hls_sparse_mul_10ns_6ns_15_1_1_2079                                                                                   |      8|
|734   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__297  |      8|
|735   |    mul_10ns_6ns_15_1_1_U960                                             |hls_sparse_mul_10ns_6ns_15_1_1_2080                                                                                   |     38|
|736   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__197  |      8|
|737   |    mul_10ns_6ns_15_1_1_U962                                             |hls_sparse_mul_10ns_6ns_15_1_1_2081                                                                                   |      8|
|738   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__281  |      8|
|739   |    mul_10ns_6ns_15_1_1_U964                                             |hls_sparse_mul_10ns_6ns_15_1_1_2082                                                                                   |     46|
|740   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__89  |      8|
|741   |    mul_10ns_6ns_15_1_1_U966                                             |hls_sparse_mul_10ns_6ns_15_1_1_2083                                                                                   |     71|
|742   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__73  |      8|
|743   |    mul_10ns_6ns_15_1_1_U967                                             |hls_sparse_mul_10ns_6ns_15_1_1_2084                                                                                   |     23|
|744   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__24   |      8|
|745   |    mul_10ns_6ns_15_1_1_U970                                             |hls_sparse_mul_10ns_6ns_15_1_1_2085                                                                                   |     36|
|746   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__221  |      8|
|747   |    mul_10ns_6ns_15_1_1_U971                                             |hls_sparse_mul_10ns_6ns_15_1_1_2086                                                                                   |     37|
|748   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__135  |      8|
|749   |    mul_10ns_6ns_15_1_1_U973                                             |hls_sparse_mul_10ns_6ns_15_1_1_2087                                                                                   |      8|
|750   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__211  |      8|
|751   |    mul_10ns_6ns_15_1_1_U974                                             |hls_sparse_mul_10ns_6ns_15_1_1_2088                                                                                   |     87|
|752   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__14   |      8|
|753   |    mul_10ns_6ns_15_1_1_U975                                             |hls_sparse_mul_10ns_6ns_15_1_1_2089                                                                                   |    117|
|754   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U969/tmp_product_funnel__1     |      8|
|755   |    mul_10ns_6ns_15_1_1_U976                                             |hls_sparse_mul_10ns_6ns_15_1_1_2090                                                                                   |     41|
|756   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__154  |      8|
|757   |    mul_10ns_6ns_15_1_1_U977                                             |hls_sparse_mul_10ns_6ns_15_1_1_2091                                                                                   |     26|
|758   |    mul_10ns_6ns_15_1_1_U980                                             |hls_sparse_mul_10ns_6ns_15_1_1_2092                                                                                   |     39|
|759   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__64  |      8|
|760   |    mul_10ns_6ns_15_1_1_U981                                             |hls_sparse_mul_10ns_6ns_15_1_1_2093                                                                                   |     69|
|761   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__7    |      8|
|762   |    mul_10ns_6ns_15_1_1_U984                                             |hls_sparse_mul_10ns_6ns_15_1_1_2094                                                                                   |     37|
|763   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__357  |      8|
|764   |    mul_10ns_6ns_15_1_1_U985                                             |hls_sparse_mul_10ns_6ns_15_1_1_2095                                                                                   |     39|
|765   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__232  |      8|
|766   |    mul_10ns_6ns_15_1_1_U986                                             |hls_sparse_mul_10ns_6ns_15_1_1_2096                                                                                   |    175|
|767   |    mul_10ns_6ns_15_1_1_U988                                             |hls_sparse_mul_10ns_6ns_15_1_1_2097                                                                                   |     23|
|768   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__6   |      8|
|769   |    mul_10ns_6ns_15_1_1_U994                                             |hls_sparse_mul_10ns_6ns_15_1_1_2099                                                                                   |     17|
|770   |    mul_10ns_6ns_15_1_1_U998                                             |hls_sparse_mul_10ns_6ns_15_1_1_2101                                                                                   |     37|
|771   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__81   |      8|
|772   |    mul_10ns_6ns_15_1_1_U999                                             |hls_sparse_mul_10ns_6ns_15_1_1_2102                                                                                   |     44|
|773   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__218  |      8|
|774   |    mul_10ns_6s_16_1_1_U1001                                             |hls_sparse_mul_10ns_6s_16_1_1                                                                                         |     23|
|775   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__349  |      8|
|776   |    mul_10ns_6s_16_1_1_U1015                                             |hls_sparse_mul_10ns_6s_16_1_1_2103                                                                                    |     25|
|777   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__94   |      8|
|778   |    mul_10ns_6s_16_1_1_U1016                                             |hls_sparse_mul_10ns_6s_16_1_1_2104                                                                                    |     58|
|779   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__256  |      8|
|780   |    mul_10ns_6s_16_1_1_U1020                                             |hls_sparse_mul_10ns_6s_16_1_1_2105                                                                                    |     25|
|781   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__13  |      8|
|782   |    mul_10ns_6s_16_1_1_U1022                                             |hls_sparse_mul_10ns_6s_16_1_1_2106                                                                                    |     38|
|783   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__88  |      8|
|784   |    mul_10ns_6s_16_1_1_U1023                                             |hls_sparse_mul_10ns_6s_16_1_1_2107                                                                                    |     25|
|785   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__65  |      8|
|786   |    mul_10ns_6s_16_1_1_U1026                                             |hls_sparse_mul_10ns_6s_16_1_1_2108                                                                                    |     41|
|787   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__351  |      8|
|788   |    mul_10ns_6s_16_1_1_U1028                                             |hls_sparse_mul_10ns_6s_16_1_1_2109                                                                                    |      8|
|789   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__67  |      8|
|790   |    mul_10ns_6s_16_1_1_U1033                                             |hls_sparse_mul_10ns_6s_16_1_1_2110                                                                                    |     78|
|791   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__5    |      8|
|792   |    mul_10ns_6s_16_1_1_U1038                                             |hls_sparse_mul_10ns_6s_16_1_1_2111                                                                                    |     21|
|793   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__104  |      8|
|794   |    mul_10ns_6s_16_1_1_U1039                                             |hls_sparse_mul_10ns_6s_16_1_1_2112                                                                                    |     39|
|795   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__151  |      8|
|796   |    mul_10ns_6s_16_1_1_U1040                                             |hls_sparse_mul_10ns_6s_16_1_1_2113                                                                                    |     52|
|797   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__19   |      8|
|798   |    mul_10ns_6s_16_1_1_U1042                                             |hls_sparse_mul_10ns_6s_16_1_1_2114                                                                                    |     36|
|799   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__61   |      8|
|800   |    mul_10ns_6s_16_1_1_U1045                                             |hls_sparse_mul_10ns_6s_16_1_1_2115                                                                                    |     56|
|801   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__193  |      8|
|802   |    mul_10ns_6s_16_1_1_U1051                                             |hls_sparse_mul_10ns_6s_16_1_1_2116                                                                                    |     45|
|803   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__315  |      8|
|804   |    mul_10ns_6s_16_1_1_U1054                                             |hls_sparse_mul_10ns_6s_16_1_1_2117                                                                                    |     25|
|805   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__66   |      8|
|806   |    mul_10ns_6s_16_1_1_U1062                                             |hls_sparse_mul_10ns_6s_16_1_1_2118                                                                                    |     39|
|807   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__268  |      8|
|808   |    mul_10ns_6s_16_1_1_U1065                                             |hls_sparse_mul_10ns_6s_16_1_1_2119                                                                                    |     39|
|809   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__37   |      8|
|810   |    mul_10ns_6s_16_1_1_U1069                                             |hls_sparse_mul_10ns_6s_16_1_1_2120                                                                                    |     71|
|811   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__352  |      8|
|812   |    mul_10ns_6s_16_1_1_U1073                                             |hls_sparse_mul_10ns_6s_16_1_1_2121                                                                                    |      1|
|813   |    mul_10ns_6s_16_1_1_U1078                                             |hls_sparse_mul_10ns_6s_16_1_1_2122                                                                                    |     22|
|814   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__13   |      8|
|815   |    mul_10ns_6s_16_1_1_U1079                                             |hls_sparse_mul_10ns_6s_16_1_1_2123                                                                                    |      8|
|816   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__355  |      8|
|817   |    mul_10ns_6s_16_1_1_U1080                                             |hls_sparse_mul_10ns_6s_16_1_1_2124                                                                                    |     39|
|818   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__347  |      8|
|819   |    mul_10ns_6s_16_1_1_U1083                                             |hls_sparse_mul_10ns_6s_16_1_1_2125                                                                                    |     56|
|820   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__96   |      8|
|821   |    mul_10ns_6s_16_1_1_U1084                                             |hls_sparse_mul_10ns_6s_16_1_1_2126                                                                                    |     38|
|822   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__284  |      8|
|823   |    mul_10ns_6s_16_1_1_U1085                                             |hls_sparse_mul_10ns_6s_16_1_1_2127                                                                                    |      8|
|824   |      tmp_product                                                        |\mul_10ns_6ns_15_1_1_U1105/tmp_product_funnel__1                                                                      |      8|
|825   |    mul_10ns_6s_16_1_1_U1087                                             |hls_sparse_mul_10ns_6s_16_1_1_2128                                                                                    |      8|
|826   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__363  |      8|
|827   |    mul_10ns_6s_16_1_1_U1089                                             |hls_sparse_mul_10ns_6s_16_1_1_2129                                                                                    |     36|
|828   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__310  |      8|
|829   |    mul_10ns_6s_16_1_1_U1090                                             |hls_sparse_mul_10ns_6s_16_1_1_2130                                                                                    |     35|
|830   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__133  |      8|
|831   |    mul_10ns_6s_16_1_1_U1091                                             |hls_sparse_mul_10ns_6s_16_1_1_2131                                                                                    |     36|
|832   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__356  |      8|
|833   |    mul_10ns_6s_16_1_1_U1093                                             |hls_sparse_mul_10ns_6s_16_1_1_2132                                                                                    |     42|
|834   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__117  |      8|
|835   |    mul_10ns_6s_16_1_1_U1104                                             |hls_sparse_mul_10ns_6s_16_1_1_2133                                                                                    |     37|
|836   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__288  |      8|
|837   |    mul_10ns_6s_16_1_1_U1109                                             |hls_sparse_mul_10ns_6s_16_1_1_2134                                                                                    |     38|
|838   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__7    |      8|
|839   |    mul_10ns_6s_16_1_1_U1110                                             |hls_sparse_mul_10ns_6s_16_1_1_2135                                                                                    |     10|
|840   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__69   |      8|
|841   |    mul_10ns_6s_16_1_1_U1111                                             |hls_sparse_mul_10ns_6s_16_1_1_2136                                                                                    |     11|
|842   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__93   |      8|
|843   |    mul_10ns_6s_16_1_1_U1113                                             |hls_sparse_mul_10ns_6s_16_1_1_2137                                                                                    |     37|
|844   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__174  |      8|
|845   |    mul_10ns_6s_16_1_1_U1115                                             |hls_sparse_mul_10ns_6s_16_1_1_2138                                                                                    |     40|
|846   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__38   |      8|
|847   |    mul_10ns_6s_16_1_1_U1116                                             |hls_sparse_mul_10ns_6s_16_1_1_2139                                                                                    |     38|
|848   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__338  |      8|
|849   |    mul_10ns_6s_16_1_1_U1117                                             |hls_sparse_mul_10ns_6s_16_1_1_2140                                                                                    |     40|
|850   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__335  |      8|
|851   |    mul_10ns_6s_16_1_1_U1120                                             |hls_sparse_mul_10ns_6s_16_1_1_2141                                                                                    |     44|
|852   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__25   |      8|
|853   |    mul_10ns_6s_16_1_1_U1122                                             |hls_sparse_mul_10ns_6s_16_1_1_2142                                                                                    |     33|
|854   |    mul_10ns_6s_16_1_1_U1124                                             |hls_sparse_mul_10ns_6s_16_1_1_2143                                                                                    |     23|
|855   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__55   |      8|
|856   |    mul_10ns_6s_16_1_1_U1130                                             |hls_sparse_mul_10ns_6s_16_1_1_2144                                                                                    |     76|
|857   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__264  |      8|
|858   |    mul_10ns_6s_16_1_1_U1139                                             |hls_sparse_mul_10ns_6s_16_1_1_2145                                                                                    |     24|
|859   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__59  |      8|
|860   |    mul_10ns_6s_16_1_1_U1142                                             |hls_sparse_mul_10ns_6s_16_1_1_2146                                                                                    |     39|
|861   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__23   |      8|
|862   |    mul_10ns_6s_16_1_1_U1146                                             |hls_sparse_mul_10ns_6s_16_1_1_2147                                                                                    |     39|
|863   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__73   |      8|
|864   |    mul_10ns_6s_16_1_1_U1148                                             |hls_sparse_mul_10ns_6s_16_1_1_2148                                                                                    |     23|
|865   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__189  |      8|
|866   |    mul_10ns_6s_16_1_1_U1149                                             |hls_sparse_mul_10ns_6s_16_1_1_2149                                                                                    |      8|
|867   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__25  |      8|
|868   |    mul_10ns_6s_16_1_1_U1151                                             |hls_sparse_mul_10ns_6s_16_1_1_2150                                                                                    |      8|
|869   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__8   |      8|
|870   |    mul_10ns_6s_16_1_1_U1153                                             |hls_sparse_mul_10ns_6s_16_1_1_2151                                                                                    |     73|
|871   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__279  |      8|
|872   |    mul_10ns_6s_16_1_1_U1154                                             |hls_sparse_mul_10ns_6s_16_1_1_2152                                                                                    |    101|
|873   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__17   |      8|
|874   |    mul_10ns_6s_16_1_1_U1155                                             |hls_sparse_mul_10ns_6s_16_1_1_2153                                                                                    |    137|
|875   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__24   |      8|
|876   |    mul_10ns_6s_16_1_1_U1158                                             |hls_sparse_mul_10ns_6s_16_1_1_2154                                                                                    |     84|
|877   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__33   |      8|
|878   |    mul_10ns_6s_16_1_1_U1159                                             |hls_sparse_mul_10ns_6s_16_1_1_2155                                                                                    |     60|
|879   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__46   |      8|
|880   |    mul_10ns_6s_16_1_1_U1162                                             |hls_sparse_mul_10ns_6s_16_1_1_2156                                                                                    |     38|
|881   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__196  |      8|
|882   |    mul_10ns_6s_16_1_1_U1164                                             |hls_sparse_mul_10ns_6s_16_1_1_2157                                                                                    |     41|
|883   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel       |      8|
|884   |    mul_10ns_6s_16_1_1_U1165                                             |hls_sparse_mul_10ns_6s_16_1_1_2158                                                                                    |      8|
|885   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__67   |      8|
|886   |    mul_10ns_6s_16_1_1_U1167                                             |hls_sparse_mul_10ns_6s_16_1_1_2159                                                                                    |     38|
|887   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__164  |      8|
|888   |    mul_10ns_6s_16_1_1_U1169                                             |hls_sparse_mul_10ns_6s_16_1_1_2160                                                                                    |     25|
|889   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__277  |      8|
|890   |    mul_10ns_6s_16_1_1_U1170                                             |hls_sparse_mul_10ns_6s_16_1_1_2161                                                                                    |     36|
|891   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__20   |      8|
|892   |    mul_10ns_6s_16_1_1_U1175                                             |hls_sparse_mul_10ns_6s_16_1_1_2162                                                                                    |     49|
|893   |    mul_10ns_6s_16_1_1_U1176                                             |hls_sparse_mul_10ns_6s_16_1_1_2163                                                                                    |     42|
|894   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__63   |      8|
|895   |    mul_10ns_6s_16_1_1_U1178                                             |hls_sparse_mul_10ns_6s_16_1_1_2164                                                                                    |     39|
|896   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__199  |      8|
|897   |    mul_10ns_6s_16_1_1_U1185                                             |hls_sparse_mul_10ns_6s_16_1_1_2165                                                                                    |     40|
|898   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__273  |      8|
|899   |    mul_10ns_6s_16_1_1_U1186                                             |hls_sparse_mul_10ns_6s_16_1_1_2166                                                                                    |     38|
|900   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__323  |      8|
|901   |    mul_10ns_6s_16_1_1_U1187                                             |hls_sparse_mul_10ns_6s_16_1_1_2167                                                                                    |     37|
|902   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__343  |      8|
|903   |    mul_10ns_6s_16_1_1_U1190                                             |hls_sparse_mul_10ns_6s_16_1_1_2168                                                                                    |      9|
|904   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__17  |      8|
|905   |    mul_10ns_6s_16_1_1_U1198                                             |hls_sparse_mul_10ns_6s_16_1_1_2169                                                                                    |     25|
|906   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__242  |      8|
|907   |    mul_10ns_6s_16_1_1_U1199                                             |hls_sparse_mul_10ns_6s_16_1_1_2170                                                                                    |     36|
|908   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__305  |      8|
|909   |    mul_10ns_6s_16_1_1_U1200                                             |hls_sparse_mul_10ns_6s_16_1_1_2171                                                                                    |     57|
|910   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__222  |      8|
|911   |    mul_10ns_6s_16_1_1_U1206                                             |hls_sparse_mul_10ns_6s_16_1_1_2172                                                                                    |     24|
|912   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__76  |      8|
|913   |    mul_10ns_6s_16_1_1_U1207                                             |hls_sparse_mul_10ns_6s_16_1_1_2173                                                                                    |     41|
|914   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__192  |      8|
|915   |    mul_10ns_6s_16_1_1_U1209                                             |hls_sparse_mul_10ns_6s_16_1_1_2174                                                                                    |      8|
|916   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__240  |      8|
|917   |    mul_10ns_6s_16_1_1_U1215                                             |hls_sparse_mul_10ns_6s_16_1_1_2175                                                                                    |     73|
|918   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__10   |      8|
|919   |    mul_10ns_6s_16_1_1_U1216                                             |hls_sparse_mul_10ns_6s_16_1_1_2176                                                                                    |     38|
|920   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__141  |      8|
|921   |    mul_10ns_6s_16_1_1_U1225                                             |hls_sparse_mul_10ns_6s_16_1_1_2177                                                                                    |    104|
|922   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__130  |      8|
|923   |    mul_10ns_6s_16_1_1_U1227                                             |hls_sparse_mul_10ns_6s_16_1_1_2178                                                                                    |     42|
|924   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__314  |      8|
|925   |    mul_10ns_6s_16_1_1_U1233                                             |hls_sparse_mul_10ns_6s_16_1_1_2179                                                                                    |     92|
|926   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__6    |      8|
|927   |    mul_10ns_6s_16_1_1_U1235                                             |hls_sparse_mul_10ns_6s_16_1_1_2180                                                                                    |     49|
|928   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__36  |      8|
|929   |    mul_10ns_6s_16_1_1_U1236                                             |hls_sparse_mul_10ns_6s_16_1_1_2181                                                                                    |     36|
|930   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__35  |      8|
|931   |    mul_10ns_6s_16_1_1_U1239                                             |hls_sparse_mul_10ns_6s_16_1_1_2182                                                                                    |     90|
|932   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__3    |      8|
|933   |    mul_10ns_6s_16_1_1_U1241                                             |hls_sparse_mul_10ns_6s_16_1_1_2183                                                                                    |     36|
|934   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__252  |      8|
|935   |    mul_10ns_6s_16_1_1_U1244                                             |hls_sparse_mul_10ns_6s_16_1_1_2184                                                                                    |     24|
|936   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__57  |      8|
|937   |    mul_10ns_6s_16_1_1_U1245                                             |hls_sparse_mul_10ns_6s_16_1_1_2185                                                                                    |     10|
|938   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__307  |      8|
|939   |    mul_10ns_6s_16_1_1_U1247                                             |hls_sparse_mul_10ns_6s_16_1_1_2186                                                                                    |      8|
|940   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__26   |      8|
|941   |    mul_10ns_6s_16_1_1_U1250                                             |hls_sparse_mul_10ns_6s_16_1_1_2187                                                                                    |     32|
|942   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__322  |      8|
|943   |    mul_10ns_6s_16_1_1_U1251                                             |hls_sparse_mul_10ns_6s_16_1_1_2188                                                                                    |     38|
|944   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__32   |      8|
|945   |    mul_10ns_6s_16_1_1_U1256                                             |hls_sparse_mul_10ns_6s_16_1_1_2189                                                                                    |      1|
|946   |    mul_10ns_6s_16_1_1_U1258                                             |hls_sparse_mul_10ns_6s_16_1_1_2190                                                                                    |      8|
|947   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__114  |      8|
|948   |    mul_10ns_6s_16_1_1_U1262                                             |hls_sparse_mul_10ns_6s_16_1_1_2191                                                                                    |     36|
|949   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__204  |      8|
|950   |    mul_10ns_6s_16_1_1_U1264                                             |hls_sparse_mul_10ns_6s_16_1_1_2192                                                                                    |     56|
|951   |    mul_10ns_6s_16_1_1_U1267                                             |hls_sparse_mul_10ns_6s_16_1_1_2193                                                                                    |     39|
|952   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__31  |      8|
|953   |    mul_10ns_6s_16_1_1_U1270                                             |hls_sparse_mul_10ns_6s_16_1_1_2194                                                                                    |     36|
|954   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__271  |      8|
|955   |    mul_10ns_6s_16_1_1_U1281                                             |hls_sparse_mul_10ns_6s_16_1_1_2195                                                                                    |     24|
|956   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__21   |      8|
|957   |    mul_10ns_6s_16_1_1_U1282                                             |hls_sparse_mul_10ns_6s_16_1_1_2196                                                                                    |     22|
|958   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__26   |      8|
|959   |    mul_10ns_6s_16_1_1_U1284                                             |hls_sparse_mul_10ns_6s_16_1_1_2197                                                                                    |     70|
|960   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__37  |      8|
|961   |    mul_10ns_6s_16_1_1_U1286                                             |hls_sparse_mul_10ns_6s_16_1_1_2198                                                                                    |     40|
|962   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__158  |      8|
|963   |    mul_10ns_6s_16_1_1_U1295                                             |hls_sparse_mul_10ns_6s_16_1_1_2199                                                                                    |     22|
|964   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__265  |      8|
|965   |    mul_10ns_6s_16_1_1_U1296                                             |hls_sparse_mul_10ns_6s_16_1_1_2200                                                                                    |     41|
|966   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__16   |      8|
|967   |    mul_10ns_6s_16_1_1_U1297                                             |hls_sparse_mul_10ns_6s_16_1_1_2201                                                                                    |     40|
|968   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__227  |      8|
|969   |    mul_10ns_6s_16_1_1_U1300                                             |hls_sparse_mul_10ns_6s_16_1_1_2202                                                                                    |      8|
|970   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__225  |      8|
|971   |    mul_10ns_6s_16_1_1_U1301                                             |hls_sparse_mul_10ns_6s_16_1_1_2203                                                                                    |     72|
|972   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__201  |      8|
|973   |    mul_10ns_6s_16_1_1_U1305                                             |hls_sparse_mul_10ns_6s_16_1_1_2204                                                                                    |     75|
|974   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__84  |      8|
|975   |    mul_10ns_6s_16_1_1_U1308                                             |hls_sparse_mul_10ns_6s_16_1_1_2205                                                                                    |     33|
|976   |    mul_10ns_6s_16_1_1_U1311                                             |hls_sparse_mul_10ns_6s_16_1_1_2206                                                                                    |     39|
|977   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__24  |      8|
|978   |    mul_10ns_6s_16_1_1_U1313                                             |hls_sparse_mul_10ns_6s_16_1_1_2207                                                                                    |      3|
|979   |    mul_10ns_6s_16_1_1_U1314                                             |hls_sparse_mul_10ns_6s_16_1_1_2208                                                                                    |     41|
|980   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__41  |      8|
|981   |    mul_10ns_6s_16_1_1_U1315                                             |hls_sparse_mul_10ns_6s_16_1_1_2209                                                                                    |     56|
|982   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__87  |      8|
|983   |    mul_10ns_6s_16_1_1_U1319                                             |hls_sparse_mul_10ns_6s_16_1_1_2210                                                                                    |      8|
|984   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__90   |      8|
|985   |    mul_10ns_6s_16_1_1_U1325                                             |hls_sparse_mul_10ns_6s_16_1_1_2211                                                                                    |     69|
|986   |    mul_10ns_6s_16_1_1_U1336                                             |hls_sparse_mul_10ns_6s_16_1_1_2212                                                                                    |     37|
|987   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__223  |      8|
|988   |    mul_10ns_6s_16_1_1_U1337                                             |hls_sparse_mul_10ns_6s_16_1_1_2213                                                                                    |      8|
|989   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__325  |      8|
|990   |    mul_10ns_6s_16_1_1_U1340                                             |hls_sparse_mul_10ns_6s_16_1_1_2214                                                                                    |     38|
|991   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__34  |      8|
|992   |    mul_10ns_6s_16_1_1_U1344                                             |hls_sparse_mul_10ns_6s_16_1_1_2215                                                                                    |     43|
|993   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__175  |      8|
|994   |    mul_10ns_6s_16_1_1_U1345                                             |hls_sparse_mul_10ns_6s_16_1_1_2216                                                                                    |     54|
|995   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__138  |      8|
|996   |    mul_10ns_6s_16_1_1_U1347                                             |hls_sparse_mul_10ns_6s_16_1_1_2217                                                                                    |     35|
|997   |    mul_10ns_6s_16_1_1_U1350                                             |hls_sparse_mul_10ns_6s_16_1_1_2218                                                                                    |     38|
|998   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__185  |      8|
|999   |    mul_10ns_6s_16_1_1_U1359                                             |hls_sparse_mul_10ns_6s_16_1_1_2219                                                                                    |     59|
|1000  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel       |      8|
|1001  |    mul_10ns_6s_16_1_1_U1360                                             |hls_sparse_mul_10ns_6s_16_1_1_2220                                                                                    |      8|
|1002  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__46  |      8|
|1003  |    mul_10ns_6s_16_1_1_U1361                                             |hls_sparse_mul_10ns_6s_16_1_1_2221                                                                                    |     40|
|1004  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__272  |      8|
|1005  |    mul_10ns_6s_16_1_1_U1362                                             |hls_sparse_mul_10ns_6s_16_1_1_2222                                                                                    |     38|
|1006  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__276  |      8|
|1007  |    mul_10ns_6s_16_1_1_U1365                                             |hls_sparse_mul_10ns_6s_16_1_1_2223                                                                                    |     10|
|1008  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__35   |      8|
|1009  |    mul_10ns_6s_16_1_1_U1366                                             |hls_sparse_mul_10ns_6s_16_1_1_2224                                                                                    |     42|
|1010  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__128  |      8|
|1011  |    mul_10ns_6s_16_1_1_U1370                                             |hls_sparse_mul_10ns_6s_16_1_1_2225                                                                                    |     67|
|1012  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__239  |      8|
|1013  |    mul_10ns_6s_16_1_1_U1371                                             |hls_sparse_mul_10ns_6s_16_1_1_2226                                                                                    |     27|
|1014  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__69  |      8|
|1015  |    mul_10ns_6s_16_1_1_U1372                                             |hls_sparse_mul_10ns_6s_16_1_1_2227                                                                                    |     35|
|1016  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__278  |      8|
|1017  |    mul_10ns_6s_16_1_1_U1376                                             |hls_sparse_mul_10ns_6s_16_1_1_2228                                                                                    |     70|
|1018  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__83   |      8|
|1019  |    mul_10ns_6s_16_1_1_U1388                                             |hls_sparse_mul_10ns_6s_16_1_1_2229                                                                                    |     35|
|1020  |    mul_10ns_6s_16_1_1_U1389                                             |hls_sparse_mul_10ns_6s_16_1_1_2230                                                                                    |     34|
|1021  |    mul_10ns_6s_16_1_1_U1390                                             |hls_sparse_mul_10ns_6s_16_1_1_2231                                                                                    |     24|
|1022  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__40  |      8|
|1023  |    mul_10ns_6s_16_1_1_U1395                                             |hls_sparse_mul_10ns_6s_16_1_1_2232                                                                                    |     25|
|1024  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__333  |      8|
|1025  |    mul_10ns_6s_16_1_1_U1396                                             |hls_sparse_mul_10ns_6s_16_1_1_2233                                                                                    |     41|
|1026  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__50  |      8|
|1027  |    mul_10ns_6s_16_1_1_U1397                                             |hls_sparse_mul_10ns_6s_16_1_1_2234                                                                                    |      3|
|1028  |    mul_10ns_6s_16_1_1_U1401                                             |hls_sparse_mul_10ns_6s_16_1_1_2235                                                                                    |     38|
|1029  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__238  |      8|
|1030  |    mul_10ns_6s_16_1_1_U1405                                             |hls_sparse_mul_10ns_6s_16_1_1_2236                                                                                    |     22|
|1031  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__318  |      8|
|1032  |    mul_10ns_6s_16_1_1_U1411                                             |hls_sparse_mul_10ns_6s_16_1_1_2237                                                                                    |     41|
|1033  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__122  |      8|
|1034  |    mul_10ns_6s_16_1_1_U1417                                             |hls_sparse_mul_10ns_6s_16_1_1_2238                                                                                    |     10|
|1035  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__228  |      8|
|1036  |    mul_10ns_6s_16_1_1_U1419                                             |hls_sparse_mul_10ns_6s_16_1_1_2239                                                                                    |     42|
|1037  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__316  |      8|
|1038  |    mul_10ns_6s_16_1_1_U1429                                             |hls_sparse_mul_10ns_6s_16_1_1_2240                                                                                    |     44|
|1039  |      tmp_product                                                        |\mul_10ns_6ns_15_1_1_U1105/tmp_product_funnel__2                                                                      |      8|
|1040  |    mul_10ns_6s_16_1_1_U1430                                             |hls_sparse_mul_10ns_6s_16_1_1_2241                                                                                    |     39|
|1041  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__157  |      8|
|1042  |    mul_10ns_6s_16_1_1_U1433                                             |hls_sparse_mul_10ns_6s_16_1_1_2242                                                                                    |     53|
|1043  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__47   |      8|
|1044  |    mul_10ns_6s_16_1_1_U1437                                             |hls_sparse_mul_10ns_6s_16_1_1_2243                                                                                    |     58|
|1045  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__65   |      8|
|1046  |    mul_10ns_6s_16_1_1_U1439                                             |hls_sparse_mul_10ns_6s_16_1_1_2244                                                                                    |     40|
|1047  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__131  |      8|
|1048  |    mul_10ns_6s_16_1_1_U1443                                             |hls_sparse_mul_10ns_6s_16_1_1_2245                                                                                    |     27|
|1049  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__247  |      8|
|1050  |    mul_10ns_6s_16_1_1_U1444                                             |hls_sparse_mul_10ns_6s_16_1_1_2246                                                                                    |     71|
|1051  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__12  |      8|
|1052  |    mul_10ns_6s_16_1_1_U1445                                             |hls_sparse_mul_10ns_6s_16_1_1_2247                                                                                    |     37|
|1053  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__77   |      8|
|1054  |    mul_10ns_6s_16_1_1_U1446                                             |hls_sparse_mul_10ns_6s_16_1_1_2248                                                                                    |     38|
|1055  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__259  |      8|
|1056  |    mul_10ns_6s_16_1_1_U1448                                             |hls_sparse_mul_10ns_6s_16_1_1_2249                                                                                    |     10|
|1057  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__101  |      8|
|1058  |    mul_10ns_6s_16_1_1_U1453                                             |hls_sparse_mul_10ns_6s_16_1_1_2250                                                                                    |     36|
|1059  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__54  |      8|
|1060  |    mul_10ns_6s_16_1_1_U1458                                             |hls_sparse_mul_10ns_6s_16_1_1_2251                                                                                    |     37|
|1061  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__283  |      8|
|1062  |    mul_10ns_6s_16_1_1_U1460                                             |hls_sparse_mul_10ns_6s_16_1_1_2252                                                                                    |    108|
|1063  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__27   |      8|
|1064  |    mul_10ns_6s_16_1_1_U1463                                             |hls_sparse_mul_10ns_6s_16_1_1_2253                                                                                    |     38|
|1065  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__118  |      8|
|1066  |    mul_10ns_6s_16_1_1_U1464                                             |hls_sparse_mul_10ns_6s_16_1_1_2254                                                                                    |     52|
|1067  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__328  |      8|
|1068  |    mul_10ns_6s_16_1_1_U1468                                             |hls_sparse_mul_10ns_6s_16_1_1_2255                                                                                    |     40|
|1069  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__111  |      8|
|1070  |    mul_10ns_6s_16_1_1_U1475                                             |hls_sparse_mul_10ns_6s_16_1_1_2256                                                                                    |      8|
|1071  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__168  |      8|
|1072  |    mul_10ns_6s_16_1_1_U1480                                             |hls_sparse_mul_10ns_6s_16_1_1_2257                                                                                    |     95|
|1073  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__15   |      8|
|1074  |    mul_10ns_6s_16_1_1_U1482                                             |hls_sparse_mul_10ns_6s_16_1_1_2258                                                                                    |     39|
|1075  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__207  |      8|
|1076  |    mul_10ns_6s_16_1_1_U1483                                             |hls_sparse_mul_10ns_6s_16_1_1_2259                                                                                    |     41|
|1077  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__340  |      8|
|1078  |    mul_10ns_6s_16_1_1_U1486                                             |hls_sparse_mul_10ns_6s_16_1_1_2260                                                                                    |     12|
|1079  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__143  |      8|
|1080  |    mul_10ns_6s_16_1_1_U1487                                             |hls_sparse_mul_10ns_6s_16_1_1_2261                                                                                    |     24|
|1081  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__60  |      8|
|1082  |    mul_10ns_6s_16_1_1_U1492                                             |hls_sparse_mul_10ns_6s_16_1_1_2262                                                                                    |     23|
|1083  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__8    |      8|
|1084  |    mul_10ns_6s_16_1_1_U1499                                             |hls_sparse_mul_10ns_6s_16_1_1_2263                                                                                    |      8|
|1085  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__300  |      8|
|1086  |    mul_10ns_6s_16_1_1_U1500                                             |hls_sparse_mul_10ns_6s_16_1_1_2264                                                                                    |     39|
|1087  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__184  |      8|
|1088  |    mul_10ns_6s_16_1_1_U1504                                             |hls_sparse_mul_10ns_6s_16_1_1_2265                                                                                    |    102|
|1089  |    mul_10ns_6s_16_1_1_U1506                                             |hls_sparse_mul_10ns_6s_16_1_1_2266                                                                                    |     48|
|1090  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__364  |      8|
|1091  |    mul_10ns_6s_16_1_1_U1508                                             |hls_sparse_mul_10ns_6s_16_1_1_2267                                                                                    |     31|
|1092  |    mul_10ns_6s_16_1_1_U1509                                             |hls_sparse_mul_10ns_6s_16_1_1_2268                                                                                    |     41|
|1093  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__360  |      8|
|1094  |    mul_10ns_6s_16_1_1_U1513                                             |hls_sparse_mul_10ns_6s_16_1_1_2269                                                                                    |     39|
|1095  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__291  |      8|
|1096  |    mul_10ns_6s_16_1_1_U1515                                             |hls_sparse_mul_10ns_6s_16_1_1_2270                                                                                    |      8|
|1097  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__269  |      8|
|1098  |    mul_10ns_6s_16_1_1_U1518                                             |hls_sparse_mul_10ns_6s_16_1_1_2271                                                                                    |     24|
|1099  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__120  |      8|
|1100  |    mul_10ns_6s_16_1_1_U1524                                             |hls_sparse_mul_10ns_6s_16_1_1_2272                                                                                    |     38|
|1101  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__45  |      8|
|1102  |    mul_10ns_6s_16_1_1_U886                                              |hls_sparse_mul_10ns_6s_16_1_1_2273                                                                                    |     43|
|1103  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__2   |      8|
|1104  |    mul_10ns_6s_16_1_1_U888                                              |hls_sparse_mul_10ns_6s_16_1_1_2274                                                                                    |     40|
|1105  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__52  |      8|
|1106  |    mul_10ns_6s_16_1_1_U889                                              |hls_sparse_mul_10ns_6s_16_1_1_2275                                                                                    |     25|
|1107  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__16   |      8|
|1108  |    mul_10ns_6s_16_1_1_U890                                              |hls_sparse_mul_10ns_6s_16_1_1_2276                                                                                    |     24|
|1109  |      tmp_product                                                        |\mul_10ns_6ns_15_1_1_U1105/tmp_product_funnel__3                                                                      |      8|
|1110  |    mul_10ns_6s_16_1_1_U893                                              |hls_sparse_mul_10ns_6s_16_1_1_2277                                                                                    |     42|
|1111  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__219  |      8|
|1112  |    mul_10ns_6s_16_1_1_U898                                              |hls_sparse_mul_10ns_6s_16_1_1_2278                                                                                    |     37|
|1113  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__274  |      8|
|1114  |    mul_10ns_6s_16_1_1_U901                                              |hls_sparse_mul_10ns_6s_16_1_1_2279                                                                                    |      6|
|1115  |    mul_10ns_6s_16_1_1_U903                                              |hls_sparse_mul_10ns_6s_16_1_1_2280                                                                                    |     37|
|1116  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__319  |      8|
|1117  |    mul_10ns_6s_16_1_1_U905                                              |hls_sparse_mul_10ns_6s_16_1_1_2281                                                                                    |     38|
|1118  |    mul_10ns_6s_16_1_1_U906                                              |hls_sparse_mul_10ns_6s_16_1_1_2282                                                                                    |     39|
|1119  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__161  |      8|
|1120  |    mul_10ns_6s_16_1_1_U915                                              |hls_sparse_mul_10ns_6s_16_1_1_2283                                                                                    |     37|
|1121  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__144  |      8|
|1122  |    mul_10ns_6s_16_1_1_U917                                              |hls_sparse_mul_10ns_6s_16_1_1_2284                                                                                    |     39|
|1123  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__282  |      8|
|1124  |    mul_10ns_6s_16_1_1_U919                                              |hls_sparse_mul_10ns_6s_16_1_1_2285                                                                                    |     10|
|1125  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__107  |      8|
|1126  |    mul_10ns_6s_16_1_1_U923                                              |hls_sparse_mul_10ns_6s_16_1_1_2286                                                                                    |     43|
|1127  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__254  |      8|
|1128  |    mul_10ns_6s_16_1_1_U927                                              |hls_sparse_mul_10ns_6s_16_1_1_2287                                                                                    |      8|
|1129  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__147  |      8|
|1130  |    mul_10ns_6s_16_1_1_U933                                              |hls_sparse_mul_10ns_6s_16_1_1_2288                                                                                    |      8|
|1131  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__270  |      8|
|1132  |    mul_10ns_6s_16_1_1_U937                                              |hls_sparse_mul_10ns_6s_16_1_1_2289                                                                                    |     66|
|1133  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__113  |      8|
|1134  |    mul_10ns_6s_16_1_1_U940                                              |hls_sparse_mul_10ns_6s_16_1_1_2290                                                                                    |     39|
|1135  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__280  |      8|
|1136  |    mul_10ns_6s_16_1_1_U946                                              |hls_sparse_mul_10ns_6s_16_1_1_2291                                                                                    |     57|
|1137  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1400/tmp_product_funnel__68  |      8|
|1138  |    mul_10ns_6s_16_1_1_U949                                              |hls_sparse_mul_10ns_6s_16_1_1_2292                                                                                    |     35|
|1139  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__182  |      8|
|1140  |    mul_10ns_6s_16_1_1_U951                                              |hls_sparse_mul_10ns_6s_16_1_1_2293                                                                                    |     40|
|1141  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__230  |      8|
|1142  |    mul_10ns_6s_16_1_1_U957                                              |hls_sparse_mul_10ns_6s_16_1_1_2294                                                                                    |     48|
|1143  |    mul_10ns_6s_16_1_1_U968                                              |hls_sparse_mul_10ns_6s_16_1_1_2295                                                                                    |     71|
|1144  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__296  |      8|
|1145  |    mul_10ns_6s_16_1_1_U969                                              |hls_sparse_mul_10ns_6s_16_1_1_2296                                                                                    |    181|
|1146  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U969/tmp_product_funnel        |      8|
|1147  |    mul_10ns_6s_16_1_1_U972                                              |hls_sparse_mul_10ns_6s_16_1_1_2297                                                                                    |     41|
|1148  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__34   |      8|
|1149  |    mul_10ns_6s_16_1_1_U978                                              |hls_sparse_mul_10ns_6s_16_1_1_2298                                                                                    |     44|
|1150  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__45   |      8|
|1151  |    mul_10ns_6s_16_1_1_U979                                              |hls_sparse_mul_10ns_6s_16_1_1_2299                                                                                    |     38|
|1152  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__202  |      8|
|1153  |    mul_10ns_6s_16_1_1_U991                                              |hls_sparse_mul_10ns_6s_16_1_1_2300                                                                                    |     38|
|1154  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1164/tmp_product_funnel__97   |      8|
|1155  |    mul_10ns_6s_16_1_1_U996                                              |hls_sparse_mul_10ns_6s_16_1_1_2301                                                                                    |     56|
|1156  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1359/tmp_product_funnel__9    |      8|
|1157  |  dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0      |hls_sparse_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s                                           |  12961|
|1158  |    mul_6ns_5ns_10_1_1_U1698                                             |hls_sparse_mul_6ns_5ns_10_1_1_1629                                                                                    |      1|
|1159  |    mul_6ns_5ns_10_1_1_U1708                                             |hls_sparse_mul_6ns_5ns_10_1_1_1632                                                                                    |      1|
|1160  |    mul_6ns_5ns_10_1_1_U1719                                             |hls_sparse_mul_6ns_5ns_10_1_1_1633                                                                                    |      1|
|1161  |    mul_6ns_6ns_11_1_1_U1670                                             |hls_sparse_mul_6ns_6ns_11_1_1                                                                                         |      1|
|1162  |    mul_6ns_5ns_10_1_1_U1694                                             |hls_sparse_mul_6ns_5ns_10_1_1                                                                                         |      1|
|1163  |    mul_6ns_6ns_11_1_1_U1722                                             |hls_sparse_mul_6ns_6ns_11_1_1_1657                                                                                    |      1|
|1164  |    mul_6ns_5ns_10_1_1_U1699                                             |hls_sparse_mul_6ns_5ns_10_1_1_1630                                                                                    |      1|
|1165  |    mul_6ns_5ns_10_1_1_U1707                                             |hls_sparse_mul_6ns_5ns_10_1_1_1631                                                                                    |      1|
|1166  |    mul_6ns_6ns_11_1_1_U1677                                             |hls_sparse_mul_6ns_6ns_11_1_1_1635                                                                                    |      1|
|1167  |    mul_6ns_6ns_11_1_1_U1679                                             |hls_sparse_mul_6ns_6ns_11_1_1_1636                                                                                    |      1|
|1168  |    mul_6ns_6ns_11_1_1_U1675                                             |hls_sparse_mul_6ns_6ns_11_1_1_1634                                                                                    |     55|
|1169  |    mul_6ns_6ns_11_1_1_U1680                                             |hls_sparse_mul_6ns_6ns_11_1_1_1637                                                                                    |     47|
|1170  |    mul_6ns_6ns_11_1_1_U1681                                             |hls_sparse_mul_6ns_6ns_11_1_1_1638                                                                                    |     22|
|1171  |    mul_6ns_6ns_11_1_1_U1682                                             |hls_sparse_mul_6ns_6ns_11_1_1_1639                                                                                    |      1|
|1172  |    mul_6ns_6ns_11_1_1_U1683                                             |hls_sparse_mul_6ns_6ns_11_1_1_1640                                                                                    |      1|
|1173  |    mul_6ns_6ns_11_1_1_U1687                                             |hls_sparse_mul_6ns_6ns_11_1_1_1641                                                                                    |      8|
|1174  |    mul_6ns_6ns_11_1_1_U1690                                             |hls_sparse_mul_6ns_6ns_11_1_1_1642                                                                                    |     45|
|1175  |    mul_6ns_6ns_11_1_1_U1695                                             |hls_sparse_mul_6ns_6ns_11_1_1_1643                                                                                    |      1|
|1176  |    mul_6ns_6ns_11_1_1_U1701                                             |hls_sparse_mul_6ns_6ns_11_1_1_1644                                                                                    |      1|
|1177  |    mul_6ns_6ns_11_1_1_U1703                                             |hls_sparse_mul_6ns_6ns_11_1_1_1645                                                                                    |      1|
|1178  |    mul_6ns_6ns_11_1_1_U1704                                             |hls_sparse_mul_6ns_6ns_11_1_1_1646                                                                                    |     59|
|1179  |    mul_6ns_6ns_11_1_1_U1705                                             |hls_sparse_mul_6ns_6ns_11_1_1_1647                                                                                    |     49|
|1180  |    mul_6ns_6ns_11_1_1_U1706                                             |hls_sparse_mul_6ns_6ns_11_1_1_1648                                                                                    |     34|
|1181  |    mul_6ns_6ns_11_1_1_U1709                                             |hls_sparse_mul_6ns_6ns_11_1_1_1649                                                                                    |      1|
|1182  |    mul_6ns_6ns_11_1_1_U1710                                             |hls_sparse_mul_6ns_6ns_11_1_1_1650                                                                                    |      7|
|1183  |    mul_6ns_6ns_11_1_1_U1712                                             |hls_sparse_mul_6ns_6ns_11_1_1_1651                                                                                    |      1|
|1184  |    mul_6ns_6ns_11_1_1_U1713                                             |hls_sparse_mul_6ns_6ns_11_1_1_1652                                                                                    |      1|
|1185  |    mul_6ns_6ns_11_1_1_U1716                                             |hls_sparse_mul_6ns_6ns_11_1_1_1653                                                                                    |      1|
|1186  |    mul_6ns_6ns_11_1_1_U1717                                             |hls_sparse_mul_6ns_6ns_11_1_1_1654                                                                                    |      2|
|1187  |    mul_6ns_6ns_11_1_1_U1720                                             |hls_sparse_mul_6ns_6ns_11_1_1_1655                                                                                    |      1|
|1188  |    mul_6ns_6ns_11_1_1_U1721                                             |hls_sparse_mul_6ns_6ns_11_1_1_1656                                                                                    |      1|
|1189  |    mul_6ns_6s_11_1_1_U1689                                              |hls_sparse_mul_6ns_6s_11_1_1                                                                                          |      1|
|1190  |    mul_6ns_6s_12_1_1_U1669                                              |hls_sparse_mul_6ns_6s_12_1_1                                                                                          |     60|
|1191  |    mul_6ns_6s_12_1_1_U1671                                              |hls_sparse_mul_6ns_6s_12_1_1_1658                                                                                     |      1|
|1192  |    mul_6ns_6s_12_1_1_U1672                                              |hls_sparse_mul_6ns_6s_12_1_1_1659                                                                                     |      1|
|1193  |    mul_6ns_6s_12_1_1_U1673                                              |hls_sparse_mul_6ns_6s_12_1_1_1660                                                                                     |     87|
|1194  |    mul_6ns_6s_12_1_1_U1676                                              |hls_sparse_mul_6ns_6s_12_1_1_1661                                                                                     |      1|
|1195  |    mul_6ns_6s_12_1_1_U1678                                              |hls_sparse_mul_6ns_6s_12_1_1_1662                                                                                     |     70|
|1196  |    mul_6ns_6s_12_1_1_U1685                                              |hls_sparse_mul_6ns_6s_12_1_1_1663                                                                                     |      1|
|1197  |    mul_6ns_6s_12_1_1_U1686                                              |hls_sparse_mul_6ns_6s_12_1_1_1664                                                                                     |      1|
|1198  |    mul_6ns_6s_12_1_1_U1688                                              |hls_sparse_mul_6ns_6s_12_1_1_1665                                                                                     |     53|
|1199  |    mul_6ns_6s_12_1_1_U1691                                              |hls_sparse_mul_6ns_6s_12_1_1_1666                                                                                     |     19|
|1200  |    mul_6ns_6s_12_1_1_U1692                                              |hls_sparse_mul_6ns_6s_12_1_1_1667                                                                                     |      1|
|1201  |    mul_6ns_6s_12_1_1_U1693                                              |hls_sparse_mul_6ns_6s_12_1_1_1668                                                                                     |     36|
|1202  |    mul_6ns_6s_12_1_1_U1700                                              |hls_sparse_mul_6ns_6s_12_1_1_1669                                                                                     |     50|
|1203  |    mul_6ns_6s_12_1_1_U1711                                              |hls_sparse_mul_6ns_6s_12_1_1_1670                                                                                     |     65|
|1204  |    mul_6ns_6s_12_1_1_U1714                                              |hls_sparse_mul_6ns_6s_12_1_1_1671                                                                                     |     43|
|1205  |    mul_6ns_6s_12_1_1_U1718                                              |hls_sparse_mul_6ns_6s_12_1_1_1672                                                                                     |     61|
|1206  |  flatten_out_10_U                                                       |hls_sparse_fifo_w10_d2_S                                                                                              |     38|
|1207  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1628                                                                                |     28|
|1208  |  flatten_out_11_U                                                       |hls_sparse_fifo_w10_d2_S_0                                                                                            |     38|
|1209  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1627                                                                                |     28|
|1210  |  flatten_out_12_U                                                       |hls_sparse_fifo_w10_d2_S_1                                                                                            |     38|
|1211  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1626                                                                                |     28|
|1212  |  flatten_out_13_U                                                       |hls_sparse_fifo_w10_d2_S_2                                                                                            |     39|
|1213  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1625                                                                                |     28|
|1214  |  flatten_out_14_U                                                       |hls_sparse_fifo_w10_d2_S_3                                                                                            |     48|
|1215  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1624                                                                                |     39|
|1216  |  flatten_out_15_U                                                       |hls_sparse_fifo_w10_d2_S_4                                                                                            |     38|
|1217  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1623                                                                                |     28|
|1218  |  flatten_out_16_U                                                       |hls_sparse_fifo_w10_d2_S_5                                                                                            |     37|
|1219  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1622                                                                                |     28|
|1220  |  flatten_out_17_U                                                       |hls_sparse_fifo_w10_d2_S_6                                                                                            |     39|
|1221  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1621                                                                                |     28|
|1222  |  flatten_out_18_U                                                       |hls_sparse_fifo_w10_d2_S_7                                                                                            |     38|
|1223  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1620                                                                                |     28|
|1224  |  flatten_out_19_U                                                       |hls_sparse_fifo_w10_d2_S_8                                                                                            |     38|
|1225  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1619                                                                                |     28|
|1226  |  flatten_out_1_U                                                        |hls_sparse_fifo_w10_d2_S_9                                                                                            |     39|
|1227  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1618                                                                                |     29|
|1228  |  flatten_out_20_U                                                       |hls_sparse_fifo_w10_d2_S_10                                                                                           |     38|
|1229  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1617                                                                                |     28|
|1230  |  flatten_out_21_U                                                       |hls_sparse_fifo_w10_d2_S_11                                                                                           |     38|
|1231  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1616                                                                                |     28|
|1232  |  flatten_out_22_U                                                       |hls_sparse_fifo_w10_d2_S_12                                                                                           |     38|
|1233  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1615                                                                                |     28|
|1234  |  flatten_out_23_U                                                       |hls_sparse_fifo_w10_d2_S_13                                                                                           |     39|
|1235  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1614                                                                                |     28|
|1236  |  flatten_out_24_U                                                       |hls_sparse_fifo_w10_d2_S_14                                                                                           |     38|
|1237  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1613                                                                                |     28|
|1238  |  flatten_out_25_U                                                       |hls_sparse_fifo_w10_d2_S_15                                                                                           |     38|
|1239  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1612                                                                                |     28|
|1240  |  flatten_out_26_U                                                       |hls_sparse_fifo_w10_d2_S_16                                                                                           |     39|
|1241  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1611                                                                                |     28|
|1242  |  flatten_out_27_U                                                       |hls_sparse_fifo_w10_d2_S_17                                                                                           |     37|
|1243  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1610                                                                                |     28|
|1244  |  flatten_out_28_U                                                       |hls_sparse_fifo_w10_d2_S_18                                                                                           |     38|
|1245  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1609                                                                                |     28|
|1246  |  flatten_out_29_U                                                       |hls_sparse_fifo_w10_d2_S_19                                                                                           |     37|
|1247  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1608                                                                                |     28|
|1248  |  flatten_out_2_U                                                        |hls_sparse_fifo_w10_d2_S_20                                                                                           |     38|
|1249  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1607                                                                                |     28|
|1250  |  flatten_out_30_U                                                       |hls_sparse_fifo_w10_d2_S_21                                                                                           |     64|
|1251  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1606                                                                                |     53|
|1252  |  flatten_out_31_U                                                       |hls_sparse_fifo_w10_d2_S_22                                                                                           |     39|
|1253  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1605                                                                                |     28|
|1254  |  flatten_out_32_U                                                       |hls_sparse_fifo_w10_d2_S_23                                                                                           |     37|
|1255  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1604                                                                                |     28|
|1256  |  flatten_out_33_U                                                       |hls_sparse_fifo_w10_d2_S_24                                                                                           |     39|
|1257  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1603                                                                                |     28|
|1258  |  flatten_out_34_U                                                       |hls_sparse_fifo_w10_d2_S_25                                                                                           |     39|
|1259  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1602                                                                                |     28|
|1260  |  flatten_out_35_U                                                       |hls_sparse_fifo_w10_d2_S_26                                                                                           |     38|
|1261  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1601                                                                                |     28|
|1262  |  flatten_out_36_U                                                       |hls_sparse_fifo_w10_d2_S_27                                                                                           |     38|
|1263  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1600                                                                                |     28|
|1264  |  flatten_out_37_U                                                       |hls_sparse_fifo_w10_d2_S_28                                                                                           |     37|
|1265  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1599                                                                                |     28|
|1266  |  flatten_out_38_U                                                       |hls_sparse_fifo_w10_d2_S_29                                                                                           |     37|
|1267  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1598                                                                                |     28|
|1268  |  flatten_out_39_U                                                       |hls_sparse_fifo_w10_d2_S_30                                                                                           |     39|
|1269  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1597                                                                                |     28|
|1270  |  flatten_out_3_U                                                        |hls_sparse_fifo_w10_d2_S_31                                                                                           |     37|
|1271  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1596                                                                                |     28|
|1272  |  flatten_out_40_U                                                       |hls_sparse_fifo_w10_d2_S_32                                                                                           |     38|
|1273  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1595                                                                                |     28|
|1274  |  flatten_out_41_U                                                       |hls_sparse_fifo_w10_d2_S_33                                                                                           |     37|
|1275  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1594                                                                                |     28|
|1276  |  flatten_out_42_U                                                       |hls_sparse_fifo_w10_d2_S_34                                                                                           |     38|
|1277  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1593                                                                                |     28|
|1278  |  flatten_out_43_U                                                       |hls_sparse_fifo_w10_d2_S_35                                                                                           |     38|
|1279  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1592                                                                                |     28|
|1280  |  flatten_out_44_U                                                       |hls_sparse_fifo_w10_d2_S_36                                                                                           |     37|
|1281  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1591                                                                                |     28|
|1282  |  flatten_out_45_U                                                       |hls_sparse_fifo_w10_d2_S_37                                                                                           |     38|
|1283  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1590                                                                                |     28|
|1284  |  flatten_out_46_U                                                       |hls_sparse_fifo_w10_d2_S_38                                                                                           |     37|
|1285  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1589                                                                                |     28|
|1286  |  flatten_out_47_U                                                       |hls_sparse_fifo_w10_d2_S_39                                                                                           |     38|
|1287  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1588                                                                                |     28|
|1288  |  flatten_out_48_U                                                       |hls_sparse_fifo_w10_d2_S_40                                                                                           |     37|
|1289  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1587                                                                                |     28|
|1290  |  flatten_out_49_U                                                       |hls_sparse_fifo_w10_d2_S_41                                                                                           |     37|
|1291  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1586                                                                                |     28|
|1292  |  flatten_out_4_U                                                        |hls_sparse_fifo_w10_d2_S_42                                                                                           |     37|
|1293  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1585                                                                                |     28|
|1294  |  flatten_out_50_U                                                       |hls_sparse_fifo_w10_d2_S_43                                                                                           |     38|
|1295  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1584                                                                                |     28|
|1296  |  flatten_out_51_U                                                       |hls_sparse_fifo_w10_d2_S_44                                                                                           |     38|
|1297  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1583                                                                                |     28|
|1298  |  flatten_out_52_U                                                       |hls_sparse_fifo_w10_d2_S_45                                                                                           |     39|
|1299  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1582                                                                                |     28|
|1300  |  flatten_out_53_U                                                       |hls_sparse_fifo_w10_d2_S_46                                                                                           |     37|
|1301  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1581                                                                                |     28|
|1302  |  flatten_out_54_U                                                       |hls_sparse_fifo_w10_d2_S_47                                                                                           |     40|
|1303  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1580                                                                                |     28|
|1304  |  flatten_out_55_U                                                       |hls_sparse_fifo_w10_d2_S_48                                                                                           |     42|
|1305  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1579                                                                                |     28|
|1306  |  flatten_out_56_U                                                       |hls_sparse_fifo_w10_d2_S_49                                                                                           |     37|
|1307  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1578                                                                                |     28|
|1308  |  flatten_out_57_U                                                       |hls_sparse_fifo_w10_d2_S_50                                                                                           |     40|
|1309  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1577                                                                                |     28|
|1310  |  flatten_out_58_U                                                       |hls_sparse_fifo_w10_d2_S_51                                                                                           |     38|
|1311  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1576                                                                                |     28|
|1312  |  flatten_out_59_U                                                       |hls_sparse_fifo_w10_d2_S_52                                                                                           |     38|
|1313  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1575                                                                                |     28|
|1314  |  flatten_out_5_U                                                        |hls_sparse_fifo_w10_d2_S_53                                                                                           |     37|
|1315  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1574                                                                                |     28|
|1316  |  flatten_out_60_U                                                       |hls_sparse_fifo_w10_d2_S_54                                                                                           |     37|
|1317  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1573                                                                                |     28|
|1318  |  flatten_out_61_U                                                       |hls_sparse_fifo_w10_d2_S_55                                                                                           |     37|
|1319  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1572                                                                                |     28|
|1320  |  flatten_out_62_U                                                       |hls_sparse_fifo_w10_d2_S_56                                                                                           |     37|
|1321  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1571                                                                                |     28|
|1322  |  flatten_out_63_U                                                       |hls_sparse_fifo_w10_d2_S_57                                                                                           |     38|
|1323  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1570                                                                                |     28|
|1324  |  flatten_out_64_U                                                       |hls_sparse_fifo_w10_d2_S_58                                                                                           |     38|
|1325  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1569                                                                                |     28|
|1326  |  flatten_out_65_U                                                       |hls_sparse_fifo_w10_d2_S_59                                                                                           |     46|
|1327  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1568                                                                                |     37|
|1328  |  flatten_out_66_U                                                       |hls_sparse_fifo_w10_d2_S_60                                                                                           |     37|
|1329  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1567                                                                                |     28|
|1330  |  flatten_out_67_U                                                       |hls_sparse_fifo_w10_d2_S_61                                                                                           |     38|
|1331  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1566                                                                                |     28|
|1332  |  flatten_out_68_U                                                       |hls_sparse_fifo_w10_d2_S_62                                                                                           |     38|
|1333  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1565                                                                                |     28|
|1334  |  flatten_out_69_U                                                       |hls_sparse_fifo_w10_d2_S_63                                                                                           |     39|
|1335  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1564                                                                                |     28|
|1336  |  flatten_out_6_U                                                        |hls_sparse_fifo_w10_d2_S_64                                                                                           |     65|
|1337  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1563                                                                                |     53|
|1338  |  flatten_out_70_U                                                       |hls_sparse_fifo_w10_d2_S_65                                                                                           |     47|
|1339  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1562                                                                                |     38|
|1340  |  flatten_out_71_U                                                       |hls_sparse_fifo_w10_d2_S_66                                                                                           |     38|
|1341  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1561                                                                                |     28|
|1342  |  flatten_out_72_U                                                       |hls_sparse_fifo_w10_d2_S_67                                                                                           |     37|
|1343  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1560                                                                                |     28|
|1344  |  flatten_out_73_U                                                       |hls_sparse_fifo_w10_d2_S_68                                                                                           |     40|
|1345  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1559                                                                                |     28|
|1346  |  flatten_out_74_U                                                       |hls_sparse_fifo_w10_d2_S_69                                                                                           |     37|
|1347  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1558                                                                                |     28|
|1348  |  flatten_out_7_U                                                        |hls_sparse_fifo_w10_d2_S_70                                                                                           |     39|
|1349  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1557                                                                                |     28|
|1350  |  flatten_out_8_U                                                        |hls_sparse_fifo_w10_d2_S_71                                                                                           |     40|
|1351  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1556                                                                                |     28|
|1352  |  flatten_out_9_U                                                        |hls_sparse_fifo_w10_d2_S_72                                                                                           |     37|
|1353  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1555                                                                                |     28|
|1354  |  flatten_out_U                                                          |hls_sparse_fifo_w10_d2_S_73                                                                                           |    151|
|1355  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1554                                                                                |    141|
|1356  |  layer11_out_10_U                                                       |hls_sparse_fifo_w20_d2_S                                                                                              |    115|
|1357  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1553                                                                                |    103|
|1358  |  layer11_out_11_U                                                       |hls_sparse_fifo_w20_d2_S_74                                                                                           |    113|
|1359  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1552                                                                                |    103|
|1360  |  layer11_out_12_U                                                       |hls_sparse_fifo_w20_d2_S_75                                                                                           |    115|
|1361  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1551                                                                                |    103|
|1362  |  layer11_out_13_U                                                       |hls_sparse_fifo_w20_d2_S_76                                                                                           |    114|
|1363  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1550                                                                                |    103|
|1364  |  layer11_out_14_U                                                       |hls_sparse_fifo_w20_d2_S_77                                                                                           |    113|
|1365  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1549                                                                                |    103|
|1366  |  layer11_out_15_U                                                       |hls_sparse_fifo_w20_d2_S_78                                                                                           |    115|
|1367  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1548                                                                                |    103|
|1368  |  layer11_out_16_U                                                       |hls_sparse_fifo_w20_d2_S_79                                                                                           |    115|
|1369  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1547                                                                                |    103|
|1370  |  layer11_out_17_U                                                       |hls_sparse_fifo_w20_d2_S_80                                                                                           |    115|
|1371  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1546                                                                                |    103|
|1372  |  layer11_out_18_U                                                       |hls_sparse_fifo_w20_d2_S_81                                                                                           |    118|
|1373  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1545                                                                                |    103|
|1374  |  layer11_out_19_U                                                       |hls_sparse_fifo_w20_d2_S_82                                                                                           |    114|
|1375  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1544                                                                                |    103|
|1376  |  layer11_out_1_U                                                        |hls_sparse_fifo_w20_d2_S_83                                                                                           |    114|
|1377  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1543                                                                                |    103|
|1378  |  layer11_out_20_U                                                       |hls_sparse_fifo_w20_d2_S_84                                                                                           |    111|
|1379  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1542                                                                                |    100|
|1380  |  layer11_out_21_U                                                       |hls_sparse_fifo_w20_d2_S_85                                                                                           |    115|
|1381  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1541                                                                                |    103|
|1382  |  layer11_out_22_U                                                       |hls_sparse_fifo_w20_d2_S_86                                                                                           |    116|
|1383  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1540                                                                                |    103|
|1384  |  layer11_out_23_U                                                       |hls_sparse_fifo_w20_d2_S_87                                                                                           |    115|
|1385  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1539                                                                                |    103|
|1386  |  layer11_out_24_U                                                       |hls_sparse_fifo_w20_d2_S_88                                                                                           |    116|
|1387  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1538                                                                                |    103|
|1388  |  layer11_out_25_U                                                       |hls_sparse_fifo_w20_d2_S_89                                                                                           |    114|
|1389  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1537                                                                                |    103|
|1390  |  layer11_out_26_U                                                       |hls_sparse_fifo_w20_d2_S_90                                                                                           |    115|
|1391  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1536                                                                                |    103|
|1392  |  layer11_out_27_U                                                       |hls_sparse_fifo_w20_d2_S_91                                                                                           |    115|
|1393  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1535                                                                                |    103|
|1394  |  layer11_out_28_U                                                       |hls_sparse_fifo_w20_d2_S_92                                                                                           |    119|
|1395  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1534                                                                                |    103|
|1396  |  layer11_out_29_U                                                       |hls_sparse_fifo_w20_d2_S_93                                                                                           |    115|
|1397  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1533                                                                                |    103|
|1398  |  layer11_out_2_U                                                        |hls_sparse_fifo_w20_d2_S_94                                                                                           |    114|
|1399  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1532                                                                                |    103|
|1400  |  layer11_out_30_U                                                       |hls_sparse_fifo_w20_d2_S_95                                                                                           |    114|
|1401  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1531                                                                                |    103|
|1402  |  layer11_out_31_U                                                       |hls_sparse_fifo_w20_d2_S_96                                                                                           |    113|
|1403  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1530                                                                                |    103|
|1404  |  layer11_out_32_U                                                       |hls_sparse_fifo_w20_d2_S_97                                                                                           |    113|
|1405  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1529                                                                                |    103|
|1406  |  layer11_out_33_U                                                       |hls_sparse_fifo_w20_d2_S_98                                                                                           |    113|
|1407  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1528                                                                                |    103|
|1408  |  layer11_out_34_U                                                       |hls_sparse_fifo_w20_d2_S_99                                                                                           |    114|
|1409  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1527                                                                                |    103|
|1410  |  layer11_out_35_U                                                       |hls_sparse_fifo_w20_d2_S_100                                                                                          |    113|
|1411  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1526                                                                                |    103|
|1412  |  layer11_out_36_U                                                       |hls_sparse_fifo_w20_d2_S_101                                                                                          |    114|
|1413  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1525                                                                                |    103|
|1414  |  layer11_out_37_U                                                       |hls_sparse_fifo_w20_d2_S_102                                                                                          |    114|
|1415  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1524                                                                                |    103|
|1416  |  layer11_out_38_U                                                       |hls_sparse_fifo_w20_d2_S_103                                                                                          |    114|
|1417  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1523                                                                                |    103|
|1418  |  layer11_out_39_U                                                       |hls_sparse_fifo_w20_d2_S_104                                                                                          |    113|
|1419  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1522                                                                                |    103|
|1420  |  layer11_out_3_U                                                        |hls_sparse_fifo_w20_d2_S_105                                                                                          |    113|
|1421  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1521                                                                                |    103|
|1422  |  layer11_out_40_U                                                       |hls_sparse_fifo_w20_d2_S_106                                                                                          |    112|
|1423  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1520                                                                                |    100|
|1424  |  layer11_out_41_U                                                       |hls_sparse_fifo_w20_d2_S_107                                                                                          |    114|
|1425  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1519                                                                                |    103|
|1426  |  layer11_out_42_U                                                       |hls_sparse_fifo_w20_d2_S_108                                                                                          |    113|
|1427  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1518                                                                                |    103|
|1428  |  layer11_out_43_U                                                       |hls_sparse_fifo_w20_d2_S_109                                                                                          |    114|
|1429  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1517                                                                                |    103|
|1430  |  layer11_out_44_U                                                       |hls_sparse_fifo_w20_d2_S_110                                                                                          |    115|
|1431  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1516                                                                                |    103|
|1432  |  layer11_out_45_U                                                       |hls_sparse_fifo_w20_d2_S_111                                                                                          |    114|
|1433  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1515                                                                                |    103|
|1434  |  layer11_out_46_U                                                       |hls_sparse_fifo_w20_d2_S_112                                                                                          |    115|
|1435  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1514                                                                                |    103|
|1436  |  layer11_out_47_U                                                       |hls_sparse_fifo_w20_d2_S_113                                                                                          |    115|
|1437  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1513                                                                                |    103|
|1438  |  layer11_out_48_U                                                       |hls_sparse_fifo_w20_d2_S_114                                                                                          |    115|
|1439  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1512                                                                                |    103|
|1440  |  layer11_out_49_U                                                       |hls_sparse_fifo_w20_d2_S_115                                                                                          |    115|
|1441  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1511                                                                                |    103|
|1442  |  layer11_out_4_U                                                        |hls_sparse_fifo_w20_d2_S_116                                                                                          |    114|
|1443  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1510                                                                                |    103|
|1444  |  layer11_out_50_U                                                       |hls_sparse_fifo_w20_d2_S_117                                                                                          |    115|
|1445  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1509                                                                                |    103|
|1446  |  layer11_out_51_U                                                       |hls_sparse_fifo_w20_d2_S_118                                                                                          |    114|
|1447  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1508                                                                                |    103|
|1448  |  layer11_out_52_U                                                       |hls_sparse_fifo_w20_d2_S_119                                                                                          |    117|
|1449  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1507                                                                                |    103|
|1450  |  layer11_out_53_U                                                       |hls_sparse_fifo_w20_d2_S_120                                                                                          |    114|
|1451  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1506                                                                                |    103|
|1452  |  layer11_out_54_U                                                       |hls_sparse_fifo_w20_d2_S_121                                                                                          |    115|
|1453  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1505                                                                                |    103|
|1454  |  layer11_out_55_U                                                       |hls_sparse_fifo_w20_d2_S_122                                                                                          |    116|
|1455  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1504                                                                                |    103|
|1456  |  layer11_out_56_U                                                       |hls_sparse_fifo_w20_d2_S_123                                                                                          |    116|
|1457  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1503                                                                                |    103|
|1458  |  layer11_out_57_U                                                       |hls_sparse_fifo_w20_d2_S_124                                                                                          |    115|
|1459  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1502                                                                                |    103|
|1460  |  layer11_out_58_U                                                       |hls_sparse_fifo_w20_d2_S_125                                                                                          |    116|
|1461  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1501                                                                                |    103|
|1462  |  layer11_out_59_U                                                       |hls_sparse_fifo_w20_d2_S_126                                                                                          |    114|
|1463  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1500                                                                                |    103|
|1464  |  layer11_out_5_U                                                        |hls_sparse_fifo_w20_d2_S_127                                                                                          |    114|
|1465  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1499                                                                                |    103|
|1466  |  layer11_out_60_U                                                       |hls_sparse_fifo_w20_d2_S_128                                                                                          |    114|
|1467  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1498                                                                                |    103|
|1468  |  layer11_out_61_U                                                       |hls_sparse_fifo_w20_d2_S_129                                                                                          |    115|
|1469  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1497                                                                                |    103|
|1470  |  layer11_out_62_U                                                       |hls_sparse_fifo_w20_d2_S_130                                                                                          |    114|
|1471  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1496                                                                                |    103|
|1472  |  layer11_out_63_U                                                       |hls_sparse_fifo_w20_d2_S_131                                                                                          |    114|
|1473  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1495                                                                                |    103|
|1474  |  layer11_out_6_U                                                        |hls_sparse_fifo_w20_d2_S_132                                                                                          |    114|
|1475  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1494                                                                                |    103|
|1476  |  layer11_out_7_U                                                        |hls_sparse_fifo_w20_d2_S_133                                                                                          |    114|
|1477  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1493                                                                                |    103|
|1478  |  layer11_out_8_U                                                        |hls_sparse_fifo_w20_d2_S_134                                                                                          |    113|
|1479  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1492                                                                                |    103|
|1480  |  layer11_out_9_U                                                        |hls_sparse_fifo_w20_d2_S_135                                                                                          |    114|
|1481  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1491                                                                                |    103|
|1482  |  layer11_out_U                                                          |hls_sparse_fifo_w20_d2_S_136                                                                                          |    115|
|1483  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg                                                                                     |    103|
|1484  |  layer13_out_10_U                                                       |hls_sparse_fifo_w6_d2_S                                                                                               |     28|
|1485  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1490                                                                                 |     19|
|1486  |  layer13_out_11_U                                                       |hls_sparse_fifo_w6_d2_S_137                                                                                           |     30|
|1487  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1489                                                                                 |     19|
|1488  |  layer13_out_12_U                                                       |hls_sparse_fifo_w6_d2_S_138                                                                                           |     28|
|1489  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1488                                                                                 |     19|
|1490  |  layer13_out_13_U                                                       |hls_sparse_fifo_w6_d2_S_139                                                                                           |     28|
|1491  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1487                                                                                 |     19|
|1492  |  layer13_out_14_U                                                       |hls_sparse_fifo_w6_d2_S_140                                                                                           |     28|
|1493  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1486                                                                                 |     19|
|1494  |  layer13_out_15_U                                                       |hls_sparse_fifo_w6_d2_S_141                                                                                           |     28|
|1495  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1485                                                                                 |     19|
|1496  |  layer13_out_16_U                                                       |hls_sparse_fifo_w6_d2_S_142                                                                                           |     29|
|1497  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1484                                                                                 |     19|
|1498  |  layer13_out_17_U                                                       |hls_sparse_fifo_w6_d2_S_143                                                                                           |     28|
|1499  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1483                                                                                 |     19|
|1500  |  layer13_out_18_U                                                       |hls_sparse_fifo_w6_d2_S_144                                                                                           |     28|
|1501  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1482                                                                                 |     19|
|1502  |  layer13_out_19_U                                                       |hls_sparse_fifo_w6_d2_S_145                                                                                           |     28|
|1503  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1481                                                                                 |     19|
|1504  |  layer13_out_1_U                                                        |hls_sparse_fifo_w6_d2_S_146                                                                                           |     29|
|1505  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1480                                                                                 |     19|
|1506  |  layer13_out_20_U                                                       |hls_sparse_fifo_w6_d2_S_147                                                                                           |     28|
|1507  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1479                                                                                 |     19|
|1508  |  layer13_out_21_U                                                       |hls_sparse_fifo_w6_d2_S_148                                                                                           |     29|
|1509  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1478                                                                                 |     19|
|1510  |  layer13_out_22_U                                                       |hls_sparse_fifo_w6_d2_S_149                                                                                           |     29|
|1511  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1477                                                                                 |     19|
|1512  |  layer13_out_23_U                                                       |hls_sparse_fifo_w6_d2_S_150                                                                                           |     28|
|1513  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1476                                                                                 |     19|
|1514  |  layer13_out_24_U                                                       |hls_sparse_fifo_w6_d2_S_151                                                                                           |     30|
|1515  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1475                                                                                 |     19|
|1516  |  layer13_out_25_U                                                       |hls_sparse_fifo_w6_d2_S_152                                                                                           |     28|
|1517  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1474                                                                                 |     19|
|1518  |  layer13_out_26_U                                                       |hls_sparse_fifo_w6_d2_S_153                                                                                           |     30|
|1519  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1473                                                                                 |     18|
|1520  |  layer13_out_27_U                                                       |hls_sparse_fifo_w6_d2_S_154                                                                                           |     29|
|1521  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1472                                                                                 |     18|
|1522  |  layer13_out_28_U                                                       |hls_sparse_fifo_w6_d2_S_155                                                                                           |     28|
|1523  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1471                                                                                 |     18|
|1524  |  layer13_out_29_U                                                       |hls_sparse_fifo_w6_d2_S_156                                                                                           |     28|
|1525  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1470                                                                                 |     18|
|1526  |  layer13_out_2_U                                                        |hls_sparse_fifo_w6_d2_S_157                                                                                           |     30|
|1527  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1469                                                                                 |     19|
|1528  |  layer13_out_30_U                                                       |hls_sparse_fifo_w6_d2_S_158                                                                                           |     28|
|1529  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1468                                                                                 |     18|
|1530  |  layer13_out_31_U                                                       |hls_sparse_fifo_w6_d2_S_159                                                                                           |     29|
|1531  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1467                                                                                 |     18|
|1532  |  layer13_out_32_U                                                       |hls_sparse_fifo_w6_d2_S_160                                                                                           |     29|
|1533  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1466                                                                                 |     18|
|1534  |  layer13_out_33_U                                                       |hls_sparse_fifo_w6_d2_S_161                                                                                           |     29|
|1535  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1465                                                                                 |     18|
|1536  |  layer13_out_34_U                                                       |hls_sparse_fifo_w6_d2_S_162                                                                                           |     27|
|1537  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1464                                                                                 |     18|
|1538  |  layer13_out_35_U                                                       |hls_sparse_fifo_w6_d2_S_163                                                                                           |     28|
|1539  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1463                                                                                 |     18|
|1540  |  layer13_out_36_U                                                       |hls_sparse_fifo_w6_d2_S_164                                                                                           |     28|
|1541  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1462                                                                                 |     18|
|1542  |  layer13_out_37_U                                                       |hls_sparse_fifo_w6_d2_S_165                                                                                           |     28|
|1543  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1461                                                                                 |     18|
|1544  |  layer13_out_38_U                                                       |hls_sparse_fifo_w6_d2_S_166                                                                                           |     31|
|1545  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1460                                                                                 |     18|
|1546  |  layer13_out_39_U                                                       |hls_sparse_fifo_w6_d2_S_167                                                                                           |     28|
|1547  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1459                                                                                 |     18|
|1548  |  layer13_out_3_U                                                        |hls_sparse_fifo_w6_d2_S_168                                                                                           |     28|
|1549  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1458                                                                                 |     19|
|1550  |  layer13_out_40_U                                                       |hls_sparse_fifo_w6_d2_S_169                                                                                           |     31|
|1551  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1457                                                                                 |     18|
|1552  |  layer13_out_41_U                                                       |hls_sparse_fifo_w6_d2_S_170                                                                                           |     29|
|1553  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1456                                                                                 |     18|
|1554  |  layer13_out_42_U                                                       |hls_sparse_fifo_w6_d2_S_171                                                                                           |     34|
|1555  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1455                                                                                 |     18|
|1556  |  layer13_out_43_U                                                       |hls_sparse_fifo_w6_d2_S_172                                                                                           |     29|
|1557  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1454                                                                                 |     18|
|1558  |  layer13_out_44_U                                                       |hls_sparse_fifo_w6_d2_S_173                                                                                           |     29|
|1559  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1453                                                                                 |     18|
|1560  |  layer13_out_45_U                                                       |hls_sparse_fifo_w6_d2_S_174                                                                                           |     28|
|1561  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1452                                                                                 |     18|
|1562  |  layer13_out_46_U                                                       |hls_sparse_fifo_w6_d2_S_175                                                                                           |     28|
|1563  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1451                                                                                 |     18|
|1564  |  layer13_out_47_U                                                       |hls_sparse_fifo_w6_d2_S_176                                                                                           |     29|
|1565  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1450                                                                                 |     18|
|1566  |  layer13_out_48_U                                                       |hls_sparse_fifo_w6_d2_S_177                                                                                           |     28|
|1567  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1449                                                                                 |     18|
|1568  |  layer13_out_49_U                                                       |hls_sparse_fifo_w6_d2_S_178                                                                                           |     29|
|1569  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1448                                                                                 |     18|
|1570  |  layer13_out_4_U                                                        |hls_sparse_fifo_w6_d2_S_179                                                                                           |     28|
|1571  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1447                                                                                 |     19|
|1572  |  layer13_out_50_U                                                       |hls_sparse_fifo_w6_d2_S_180                                                                                           |     29|
|1573  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1446                                                                                 |     18|
|1574  |  layer13_out_51_U                                                       |hls_sparse_fifo_w6_d2_S_181                                                                                           |     28|
|1575  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1445                                                                                 |     18|
|1576  |  layer13_out_52_U                                                       |hls_sparse_fifo_w6_d2_S_182                                                                                           |     29|
|1577  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1444                                                                                 |     18|
|1578  |  layer13_out_53_U                                                       |hls_sparse_fifo_w6_d2_S_183                                                                                           |     29|
|1579  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1443                                                                                 |     18|
|1580  |  layer13_out_54_U                                                       |hls_sparse_fifo_w6_d2_S_184                                                                                           |     29|
|1581  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1442                                                                                 |     18|
|1582  |  layer13_out_55_U                                                       |hls_sparse_fifo_w6_d2_S_185                                                                                           |     28|
|1583  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1441                                                                                 |     18|
|1584  |  layer13_out_56_U                                                       |hls_sparse_fifo_w6_d2_S_186                                                                                           |     29|
|1585  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1440                                                                                 |     18|
|1586  |  layer13_out_57_U                                                       |hls_sparse_fifo_w6_d2_S_187                                                                                           |     28|
|1587  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1439                                                                                 |     18|
|1588  |  layer13_out_58_U                                                       |hls_sparse_fifo_w6_d2_S_188                                                                                           |     28|
|1589  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1438                                                                                 |     18|
|1590  |  layer13_out_59_U                                                       |hls_sparse_fifo_w6_d2_S_189                                                                                           |     29|
|1591  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1437                                                                                 |     18|
|1592  |  layer13_out_5_U                                                        |hls_sparse_fifo_w6_d2_S_190                                                                                           |     28|
|1593  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1436                                                                                 |     19|
|1594  |  layer13_out_60_U                                                       |hls_sparse_fifo_w6_d2_S_191                                                                                           |     29|
|1595  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1435                                                                                 |     18|
|1596  |  layer13_out_61_U                                                       |hls_sparse_fifo_w6_d2_S_192                                                                                           |     28|
|1597  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1434                                                                                 |     18|
|1598  |  layer13_out_62_U                                                       |hls_sparse_fifo_w6_d2_S_193                                                                                           |     29|
|1599  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1433                                                                                 |     18|
|1600  |  layer13_out_63_U                                                       |hls_sparse_fifo_w6_d2_S_194                                                                                           |     29|
|1601  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1432                                                                                 |     18|
|1602  |  layer13_out_6_U                                                        |hls_sparse_fifo_w6_d2_S_195                                                                                           |     28|
|1603  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1431                                                                                 |     19|
|1604  |  layer13_out_7_U                                                        |hls_sparse_fifo_w6_d2_S_196                                                                                           |     28|
|1605  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1430                                                                                 |     19|
|1606  |  layer13_out_8_U                                                        |hls_sparse_fifo_w6_d2_S_197                                                                                           |     30|
|1607  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1429                                                                                 |     19|
|1608  |  layer13_out_9_U                                                        |hls_sparse_fifo_w6_d2_S_198                                                                                           |     29|
|1609  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1428                                                                                 |     19|
|1610  |  layer13_out_U                                                          |hls_sparse_fifo_w6_d2_S_199                                                                                           |     83|
|1611  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1427                                                                                 |     73|
|1612  |  layer14_out_1_U                                                        |hls_sparse_fifo_w18_d2_S                                                                                              |     78|
|1613  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1426                                                                                |     66|
|1614  |  layer14_out_2_U                                                        |hls_sparse_fifo_w18_d2_S_200                                                                                          |    130|
|1615  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1425                                                                                |    120|
|1616  |  layer14_out_3_U                                                        |hls_sparse_fifo_w18_d2_S_201                                                                                          |     77|
|1617  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1424                                                                                |     66|
|1618  |  layer14_out_4_U                                                        |hls_sparse_fifo_w18_d2_S_202                                                                                          |     92|
|1619  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1423                                                                                |     82|
|1620  |  layer14_out_5_U                                                        |hls_sparse_fifo_w18_d2_S_203                                                                                          |     78|
|1621  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1422                                                                                |     66|
|1622  |  layer14_out_6_U                                                        |hls_sparse_fifo_w18_d2_S_204                                                                                          |    130|
|1623  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1421                                                                                |    120|
|1624  |  layer14_out_7_U                                                        |hls_sparse_fifo_w18_d2_S_205                                                                                          |     77|
|1625  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1420                                                                                |     66|
|1626  |  layer14_out_8_U                                                        |hls_sparse_fifo_w18_d2_S_206                                                                                          |     69|
|1627  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1419                                                                                |     55|
|1628  |  layer14_out_9_U                                                        |hls_sparse_fifo_w18_d2_S_207                                                                                          |     64|
|1629  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1418                                                                                |     55|
|1630  |  layer14_out_U                                                          |hls_sparse_fifo_w18_d2_S_208                                                                                          |     93|
|1631  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg                                                                                     |     82|
|1632  |  relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_U0          |hls_sparse_relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s                                               |    494|
|1633  |  softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0        |hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s                                             |   1281|
|1634  |    exp_table_U                                                          |hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb                           |    195|
|1635  |    invert_table_U                                                       |hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud                           |     30|
|1636  |    mul_18s_17ns_26_1_1_U1792                                            |hls_sparse_mul_18s_17ns_26_1_1                                                                                        |     17|
|1637  |    mul_18s_17ns_26_1_1_U1793                                            |hls_sparse_mul_18s_17ns_26_1_1_1409                                                                                   |     17|
|1638  |    mul_18s_17ns_26_1_1_U1794                                            |hls_sparse_mul_18s_17ns_26_1_1_1410                                                                                   |     17|
|1639  |    mul_18s_17ns_26_1_1_U1795                                            |hls_sparse_mul_18s_17ns_26_1_1_1411                                                                                   |     17|
|1640  |    mul_18s_17ns_26_1_1_U1796                                            |hls_sparse_mul_18s_17ns_26_1_1_1412                                                                                   |     17|
|1641  |    mul_18s_17ns_26_1_1_U1797                                            |hls_sparse_mul_18s_17ns_26_1_1_1413                                                                                   |     17|
|1642  |    mul_18s_17ns_26_1_1_U1798                                            |hls_sparse_mul_18s_17ns_26_1_1_1414                                                                                   |     17|
|1643  |    mul_18s_17ns_26_1_1_U1799                                            |hls_sparse_mul_18s_17ns_26_1_1_1415                                                                                   |     17|
|1644  |    mul_18s_17ns_26_1_1_U1800                                            |hls_sparse_mul_18s_17ns_26_1_1_1416                                                                                   |     17|
|1645  |    mul_18s_17ns_26_1_1_U1801                                            |hls_sparse_mul_18s_17ns_26_1_1_1417                                                                                   |     17|
|1646  |  sparse_arr_feat_act1_out_10_U                                          |hls_sparse_fifo_w10_d2_S_209                                                                                          |     93|
|1647  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1408                                                                                |     83|
|1648  |  sparse_arr_feat_act1_out_11_U                                          |hls_sparse_fifo_w10_d2_S_210                                                                                          |     71|
|1649  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1407                                                                                |     60|
|1650  |  sparse_arr_feat_act1_out_1_U                                           |hls_sparse_fifo_w10_d2_S_211                                                                                          |     53|
|1651  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1406                                                                                |     42|
|1652  |  sparse_arr_feat_act1_out_2_U                                           |hls_sparse_fifo_w10_d2_S_212                                                                                          |    140|
|1653  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1405                                                                                |    129|
|1654  |  sparse_arr_feat_act1_out_3_U                                           |hls_sparse_fifo_w10_d2_S_213                                                                                          |    105|
|1655  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1404                                                                                |     95|
|1656  |  sparse_arr_feat_act1_out_4_U                                           |hls_sparse_fifo_w10_d2_S_214                                                                                          |     96|
|1657  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1403                                                                                |     86|
|1658  |  sparse_arr_feat_act1_out_5_U                                           |hls_sparse_fifo_w10_d2_S_215                                                                                          |     69|
|1659  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1402                                                                                |     60|
|1660  |  sparse_arr_feat_act1_out_6_U                                           |hls_sparse_fifo_w10_d2_S_216                                                                                          |     81|
|1661  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1401                                                                                |     70|
|1662  |  sparse_arr_feat_act1_out_7_U                                           |hls_sparse_fifo_w10_d2_S_217                                                                                          |     94|
|1663  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1400                                                                                |     83|
|1664  |  sparse_arr_feat_act1_out_8_U                                           |hls_sparse_fifo_w10_d2_S_218                                                                                          |     70|
|1665  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1399                                                                                |     60|
|1666  |  sparse_arr_feat_act1_out_9_U                                           |hls_sparse_fifo_w10_d2_S_219                                                                                          |     81|
|1667  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1398                                                                                |     70|
|1668  |  sparse_arr_feat_act1_out_U                                             |hls_sparse_fifo_w10_d2_S_220                                                                                          |     52|
|1669  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1397                                                                                |     41|
|1670  |  sparse_arr_feat_act2_out_10_U                                          |hls_sparse_fifo_w10_d2_S_221                                                                                          |     59|
|1671  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1396                                                                                |     50|
|1672  |  sparse_arr_feat_act2_out_11_U                                          |hls_sparse_fifo_w10_d2_S_222                                                                                          |     60|
|1673  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1395                                                                                |     50|
|1674  |  sparse_arr_feat_act2_out_12_U                                          |hls_sparse_fifo_w10_d2_S_223                                                                                          |     43|
|1675  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1394                                                                                |     34|
|1676  |  sparse_arr_feat_act2_out_13_U                                          |hls_sparse_fifo_w10_d2_S_224                                                                                          |     44|
|1677  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1393                                                                                |     34|
|1678  |  sparse_arr_feat_act2_out_15_U                                          |hls_sparse_fifo_w10_d2_S_226                                                                                          |     40|
|1679  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1391                                                                                |     31|
|1680  |  sparse_arr_feat_act2_out_16_U                                          |hls_sparse_fifo_w10_d2_S_227                                                                                          |     42|
|1681  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1390                                                                                |     31|
|1682  |  sparse_arr_feat_act2_out_17_U                                          |hls_sparse_fifo_w10_d2_S_228                                                                                          |     40|
|1683  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1389                                                                                |     31|
|1684  |  sparse_arr_feat_act2_out_20_U                                          |hls_sparse_fifo_w10_d2_S_232                                                                                          |     41|
|1685  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1385                                                                                |     30|
|1686  |  sparse_arr_feat_act2_out_21_U                                          |hls_sparse_fifo_w10_d2_S_233                                                                                          |     43|
|1687  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1384                                                                                |     34|
|1688  |  sparse_arr_feat_act2_out_22_U                                          |hls_sparse_fifo_w10_d2_S_234                                                                                          |     43|
|1689  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1383                                                                                |     34|
|1690  |  sparse_arr_feat_act2_out_23_U                                          |hls_sparse_fifo_w10_d2_S_235                                                                                          |     43|
|1691  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1382                                                                                |     34|
|1692  |  sparse_arr_feat_act2_out_24_U                                          |hls_sparse_fifo_w10_d2_S_236                                                                                          |     40|
|1693  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1381                                                                                |     31|
|1694  |  sparse_arr_feat_act2_out_25_U                                          |hls_sparse_fifo_w10_d2_S_237                                                                                          |     40|
|1695  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1380                                                                                |     31|
|1696  |  sparse_arr_feat_act2_out_26_U                                          |hls_sparse_fifo_w10_d2_S_238                                                                                          |     41|
|1697  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1379                                                                                |     31|
|1698  |  sparse_arr_feat_act2_out_27_U                                          |hls_sparse_fifo_w10_d2_S_239                                                                                          |     40|
|1699  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1378                                                                                |     30|
|1700  |  sparse_arr_feat_act2_out_30_U                                          |hls_sparse_fifo_w10_d2_S_243                                                                                          |     43|
|1701  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1374                                                                                |     34|
|1702  |  sparse_arr_feat_act2_out_31_U                                          |hls_sparse_fifo_w10_d2_S_244                                                                                          |     44|
|1703  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1373                                                                                |     34|
|1704  |  sparse_arr_feat_act2_out_32_U                                          |hls_sparse_fifo_w10_d2_S_245                                                                                          |     53|
|1705  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1372                                                                                |     44|
|1706  |  sparse_arr_feat_act2_out_33_U                                          |hls_sparse_fifo_w10_d2_S_246                                                                                          |     79|
|1707  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1371                                                                                |     70|
|1708  |  sparse_arr_feat_act2_out_34_U                                          |hls_sparse_fifo_w10_d2_S_247                                                                                          |     79|
|1709  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1370                                                                                |     70|
|1710  |  sparse_arr_feat_act2_out_35_U                                          |hls_sparse_fifo_w10_d2_S_248                                                                                          |     49|
|1711  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1369                                                                                |     40|
|1712  |  sparse_arr_feat_act2_out_3_U                                           |hls_sparse_fifo_w10_d2_S_249                                                                                          |     86|
|1713  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1368                                                                                |     77|
|1714  |  sparse_arr_feat_act2_out_4_U                                           |hls_sparse_fifo_w10_d2_S_250                                                                                          |     87|
|1715  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1367                                                                                |     77|
|1716  |  sparse_arr_feat_act2_out_5_U                                           |hls_sparse_fifo_w10_d2_S_251                                                                                          |     95|
|1717  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1366                                                                                |     86|
|1718  |  sparse_arr_feat_act2_out_6_U                                           |hls_sparse_fifo_w10_d2_S_252                                                                                          |     42|
|1719  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1365                                                                                |     31|
|1720  |  sparse_arr_feat_act2_out_7_U                                           |hls_sparse_fifo_w10_d2_S_253                                                                                          |     40|
|1721  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1364                                                                                |     31|
|1722  |  sparse_arr_feat_act2_out_8_U                                           |hls_sparse_fifo_w10_d2_S_254                                                                                          |     43|
|1723  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1363                                                                                |     32|
|1724  |  sparse_arr_feat_act2_out_9_U                                           |hls_sparse_fifo_w10_d2_S_255                                                                                          |     59|
|1725  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1362                                                                                |     50|
|1726  |  sparse_arr_feat_conv1_out_10_U                                         |hls_sparse_fifo_w10_d2_S_257                                                                                          |     49|
|1727  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1360                                                                                |     41|
|1728  |  sparse_arr_feat_conv1_out_11_U                                         |hls_sparse_fifo_w10_d2_S_258                                                                                          |     51|
|1729  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1359                                                                                |     41|
|1730  |  sparse_arr_feat_conv1_out_1_U                                          |hls_sparse_fifo_w10_d2_S_259                                                                                          |     52|
|1731  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1358                                                                                |     41|
|1732  |  sparse_arr_feat_conv1_out_2_U                                          |hls_sparse_fifo_w10_d2_S_260                                                                                          |     50|
|1733  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1357                                                                                |     41|
|1734  |  sparse_arr_feat_conv1_out_3_U                                          |hls_sparse_fifo_w10_d2_S_261                                                                                          |     49|
|1735  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1356                                                                                |     41|
|1736  |  sparse_arr_feat_conv1_out_4_U                                          |hls_sparse_fifo_w10_d2_S_262                                                                                          |     50|
|1737  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1355                                                                                |     41|
|1738  |  sparse_arr_feat_conv1_out_5_U                                          |hls_sparse_fifo_w10_d2_S_263                                                                                          |     49|
|1739  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1354                                                                                |     41|
|1740  |  sparse_arr_feat_conv1_out_6_U                                          |hls_sparse_fifo_w10_d2_S_264                                                                                          |     79|
|1741  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1353                                                                                |     52|
|1742  |  sparse_arr_feat_conv1_out_7_U                                          |hls_sparse_fifo_w10_d2_S_265                                                                                          |     50|
|1743  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1352                                                                                |     41|
|1744  |  sparse_arr_feat_conv1_out_8_U                                          |hls_sparse_fifo_w10_d2_S_266                                                                                          |     50|
|1745  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1351                                                                                |     41|
|1746  |  sparse_arr_feat_conv1_out_9_U                                          |hls_sparse_fifo_w10_d2_S_267                                                                                          |     50|
|1747  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1350                                                                                |     41|
|1748  |  sparse_arr_feat_conv1_out_U                                            |hls_sparse_fifo_w10_d2_S_268                                                                                          |     51|
|1749  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1349                                                                                |     41|
|1750  |  sparse_arr_feat_conv2_out_10_U                                         |hls_sparse_fifo_w10_d2_S_269                                                                                          |     51|
|1751  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1348                                                                                |     41|
|1752  |  sparse_arr_feat_conv2_out_11_U                                         |hls_sparse_fifo_w10_d2_S_270                                                                                          |     52|
|1753  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1347                                                                                |     41|
|1754  |  sparse_arr_feat_conv2_out_12_U                                         |hls_sparse_fifo_w10_d2_S_271                                                                                          |     50|
|1755  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1346                                                                                |     41|
|1756  |  sparse_arr_feat_conv2_out_13_U                                         |hls_sparse_fifo_w10_d2_S_272                                                                                          |     51|
|1757  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1345                                                                                |     41|
|1758  |  sparse_arr_feat_conv2_out_14_U                                         |hls_sparse_fifo_w10_d2_S_273                                                                                          |     55|
|1759  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1344                                                                                |     41|
|1760  |  sparse_arr_feat_conv2_out_15_U                                         |hls_sparse_fifo_w10_d2_S_274                                                                                          |     51|
|1761  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1343                                                                                |     41|
|1762  |  sparse_arr_feat_conv2_out_16_U                                         |hls_sparse_fifo_w10_d2_S_275                                                                                          |     51|
|1763  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1342                                                                                |     41|
|1764  |  sparse_arr_feat_conv2_out_17_U                                         |hls_sparse_fifo_w10_d2_S_276                                                                                          |     53|
|1765  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1341                                                                                |     41|
|1766  |  sparse_arr_feat_conv2_out_18_U                                         |hls_sparse_fifo_w10_d2_S_277                                                                                          |     50|
|1767  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1340                                                                                |     41|
|1768  |  sparse_arr_feat_conv2_out_19_U                                         |hls_sparse_fifo_w10_d2_S_278                                                                                          |     54|
|1769  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1339                                                                                |     41|
|1770  |  sparse_arr_feat_conv2_out_1_U                                          |hls_sparse_fifo_w10_d2_S_279                                                                                          |     52|
|1771  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1338                                                                                |     41|
|1772  |  sparse_arr_feat_conv2_out_20_U                                         |hls_sparse_fifo_w10_d2_S_280                                                                                          |     51|
|1773  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1337                                                                                |     41|
|1774  |  sparse_arr_feat_conv2_out_21_U                                         |hls_sparse_fifo_w10_d2_S_281                                                                                          |     50|
|1775  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1336                                                                                |     41|
|1776  |  sparse_arr_feat_conv2_out_22_U                                         |hls_sparse_fifo_w10_d2_S_282                                                                                          |     50|
|1777  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1335                                                                                |     41|
|1778  |  sparse_arr_feat_conv2_out_23_U                                         |hls_sparse_fifo_w10_d2_S_283                                                                                          |     51|
|1779  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1334                                                                                |     41|
|1780  |  sparse_arr_feat_conv2_out_24_U                                         |hls_sparse_fifo_w10_d2_S_284                                                                                          |     53|
|1781  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1333                                                                                |     41|
|1782  |  sparse_arr_feat_conv2_out_25_U                                         |hls_sparse_fifo_w10_d2_S_285                                                                                          |     52|
|1783  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1332                                                                                |     41|
|1784  |  sparse_arr_feat_conv2_out_26_U                                         |hls_sparse_fifo_w10_d2_S_286                                                                                          |     50|
|1785  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1331                                                                                |     41|
|1786  |  sparse_arr_feat_conv2_out_27_U                                         |hls_sparse_fifo_w10_d2_S_287                                                                                          |     50|
|1787  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1330                                                                                |     41|
|1788  |  sparse_arr_feat_conv2_out_28_U                                         |hls_sparse_fifo_w10_d2_S_288                                                                                          |     51|
|1789  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1329                                                                                |     41|
|1790  |  sparse_arr_feat_conv2_out_29_U                                         |hls_sparse_fifo_w10_d2_S_289                                                                                          |     50|
|1791  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1328                                                                                |     41|
|1792  |  sparse_arr_feat_conv2_out_2_U                                          |hls_sparse_fifo_w10_d2_S_290                                                                                          |     51|
|1793  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1327                                                                                |     41|
|1794  |  sparse_arr_feat_conv2_out_30_U                                         |hls_sparse_fifo_w10_d2_S_291                                                                                          |     52|
|1795  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1326                                                                                |     41|
|1796  |  sparse_arr_feat_conv2_out_31_U                                         |hls_sparse_fifo_w10_d2_S_292                                                                                          |     52|
|1797  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1325                                                                                |     41|
|1798  |  sparse_arr_feat_conv2_out_32_U                                         |hls_sparse_fifo_w10_d2_S_293                                                                                          |     50|
|1799  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1324                                                                                |     41|
|1800  |  sparse_arr_feat_conv2_out_33_U                                         |hls_sparse_fifo_w10_d2_S_294                                                                                          |     51|
|1801  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1323                                                                                |     41|
|1802  |  sparse_arr_feat_conv2_out_34_U                                         |hls_sparse_fifo_w10_d2_S_295                                                                                          |     50|
|1803  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1322                                                                                |     41|
|1804  |  sparse_arr_feat_conv2_out_35_U                                         |hls_sparse_fifo_w10_d2_S_296                                                                                          |     51|
|1805  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1321                                                                                |     41|
|1806  |  sparse_arr_feat_conv2_out_3_U                                          |hls_sparse_fifo_w10_d2_S_297                                                                                          |     50|
|1807  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1320                                                                                |     41|
|1808  |  sparse_arr_feat_conv2_out_4_U                                          |hls_sparse_fifo_w10_d2_S_298                                                                                          |     51|
|1809  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1319                                                                                |     41|
|1810  |  sparse_arr_feat_conv2_out_5_U                                          |hls_sparse_fifo_w10_d2_S_299                                                                                          |     51|
|1811  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1318                                                                                |     41|
|1812  |  sparse_arr_feat_conv2_out_6_U                                          |hls_sparse_fifo_w10_d2_S_300                                                                                          |     50|
|1813  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1317                                                                                |     41|
|1814  |  sparse_arr_feat_conv2_out_7_U                                          |hls_sparse_fifo_w10_d2_S_301                                                                                          |     51|
|1815  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1316                                                                                |     41|
|1816  |  sparse_arr_feat_conv2_out_8_U                                          |hls_sparse_fifo_w10_d2_S_302                                                                                          |     52|
|1817  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1315                                                                                |     41|
|1818  |  sparse_arr_feat_conv2_out_9_U                                          |hls_sparse_fifo_w10_d2_S_303                                                                                          |     50|
|1819  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1314                                                                                |     41|
|1820  |  sparse_arr_feat_conv2_out_U                                            |hls_sparse_fifo_w10_d2_S_304                                                                                          |     50|
|1821  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1313                                                                                |     41|
|1822  |  sparse_arr_feat_pool1_out_10_U                                         |hls_sparse_fifo_w7_d2_S                                                                                               |     40|
|1823  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1312                                                                                 |     32|
|1824  |  sparse_arr_feat_pool1_out_11_U                                         |hls_sparse_fifo_w7_d2_S_305                                                                                           |     40|
|1825  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1311                                                                                 |     32|
|1826  |  sparse_arr_feat_pool1_out_1_U                                          |hls_sparse_fifo_w7_d2_S_306                                                                                           |   1213|
|1827  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1310                                                                                 |   1205|
|1828  |  sparse_arr_feat_pool1_out_2_U                                          |hls_sparse_fifo_w7_d2_S_307                                                                                           |   1183|
|1829  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1309                                                                                 |   1173|
|1830  |  sparse_arr_feat_pool1_out_3_U                                          |hls_sparse_fifo_w7_d2_S_308                                                                                           |    323|
|1831  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1308                                                                                 |    314|
|1832  |  sparse_arr_feat_pool1_out_4_U                                          |hls_sparse_fifo_w7_d2_S_309                                                                                           |     40|
|1833  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1307                                                                                 |     32|
|1834  |  sparse_arr_feat_pool1_out_5_U                                          |hls_sparse_fifo_w7_d2_S_310                                                                                           |     41|
|1835  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1306                                                                                 |     32|
|1836  |  sparse_arr_feat_pool1_out_6_U                                          |hls_sparse_fifo_w7_d2_S_311                                                                                           |     40|
|1837  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1305                                                                                 |     32|
|1838  |  sparse_arr_feat_pool1_out_7_U                                          |hls_sparse_fifo_w7_d2_S_312                                                                                           |     41|
|1839  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1304                                                                                 |     32|
|1840  |  sparse_arr_feat_pool1_out_8_U                                          |hls_sparse_fifo_w7_d2_S_313                                                                                           |     40|
|1841  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1303                                                                                 |     32|
|1842  |  sparse_arr_feat_pool1_out_9_U                                          |hls_sparse_fifo_w7_d2_S_314                                                                                           |     40|
|1843  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1302                                                                                 |     32|
|1844  |  sparse_arr_feat_pool1_out_U                                            |hls_sparse_fifo_w7_d2_S_315                                                                                           |   1203|
|1845  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1301                                                                                 |   1194|
|1846  |  sparse_arr_feat_pool2_out_10_U                                         |hls_sparse_fifo_w9_d2_S                                                                                               |     38|
|1847  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1300                                                                                 |     28|
|1848  |  sparse_arr_feat_pool2_out_11_U                                         |hls_sparse_fifo_w9_d2_S_316                                                                                           |     37|
|1849  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1299                                                                                 |     28|
|1850  |  sparse_arr_feat_pool2_out_12_U                                         |hls_sparse_fifo_w9_d2_S_317                                                                                           |     28|
|1851  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1298                                                                                 |     19|
|1852  |  sparse_arr_feat_pool2_out_13_U                                         |hls_sparse_fifo_w9_d2_S_318                                                                                           |     29|
|1853  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1297                                                                                 |     19|
|1854  |  sparse_arr_feat_pool2_out_14_U                                         |hls_sparse_fifo_w9_d2_S_319                                                                                           |     31|
|1855  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1296                                                                                 |     20|
|1856  |  sparse_arr_feat_pool2_out_15_U                                         |hls_sparse_fifo_w9_d2_S_320                                                                                           |     29|
|1857  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1295                                                                                 |     20|
|1858  |  sparse_arr_feat_pool2_out_16_U                                         |hls_sparse_fifo_w9_d2_S_321                                                                                           |     30|
|1859  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1294                                                                                 |     20|
|1860  |  sparse_arr_feat_pool2_out_17_U                                         |hls_sparse_fifo_w9_d2_S_322                                                                                           |     31|
|1861  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1293                                                                                 |     19|
|1862  |  sparse_arr_feat_pool2_out_18_U                                         |hls_sparse_fifo_w9_d2_S_323                                                                                           |     31|
|1863  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1292                                                                                 |     19|
|1864  |  sparse_arr_feat_pool2_out_19_U                                         |hls_sparse_fifo_w9_d2_S_324                                                                                           |     28|
|1865  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1291                                                                                 |     19|
|1866  |  sparse_arr_feat_pool2_out_1_U                                          |hls_sparse_fifo_w9_d2_S_325                                                                                           |     38|
|1867  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1290                                                                                 |     28|
|1868  |  sparse_arr_feat_pool2_out_20_U                                         |hls_sparse_fifo_w9_d2_S_326                                                                                           |     30|
|1869  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1289                                                                                 |     19|
|1870  |  sparse_arr_feat_pool2_out_21_U                                         |hls_sparse_fifo_w9_d2_S_327                                                                                           |     30|
|1871  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1288                                                                                 |     20|
|1872  |  sparse_arr_feat_pool2_out_22_U                                         |hls_sparse_fifo_w9_d2_S_328                                                                                           |     29|
|1873  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1287                                                                                 |     19|
|1874  |  sparse_arr_feat_pool2_out_23_U                                         |hls_sparse_fifo_w9_d2_S_329                                                                                           |     29|
|1875  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1286                                                                                 |     19|
|1876  |  sparse_arr_feat_pool2_out_24_U                                         |hls_sparse_fifo_w9_d2_S_330                                                                                           |     52|
|1877  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1285                                                                                 |     42|
|1878  |  sparse_arr_feat_pool2_out_25_U                                         |hls_sparse_fifo_w9_d2_S_331                                                                                           |     32|
|1879  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1284                                                                                 |     21|
|1880  |  sparse_arr_feat_pool2_out_26_U                                         |hls_sparse_fifo_w9_d2_S_332                                                                                           |     42|
|1881  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1283                                                                                 |     32|
|1882  |  sparse_arr_feat_pool2_out_27_U                                         |hls_sparse_fifo_w9_d2_S_333                                                                                           |     29|
|1883  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1282                                                                                 |     19|
|1884  |  sparse_arr_feat_pool2_out_28_U                                         |hls_sparse_fifo_w9_d2_S_334                                                                                           |     30|
|1885  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1281                                                                                 |     19|
|1886  |  sparse_arr_feat_pool2_out_29_U                                         |hls_sparse_fifo_w9_d2_S_335                                                                                           |     30|
|1887  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1280                                                                                 |     19|
|1888  |  sparse_arr_feat_pool2_out_2_U                                          |hls_sparse_fifo_w9_d2_S_336                                                                                           |     39|
|1889  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1279                                                                                 |     29|
|1890  |  sparse_arr_feat_pool2_out_30_U                                         |hls_sparse_fifo_w9_d2_S_337                                                                                           |     28|
|1891  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1278                                                                                 |     19|
|1892  |  sparse_arr_feat_pool2_out_31_U                                         |hls_sparse_fifo_w9_d2_S_338                                                                                           |     28|
|1893  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1277                                                                                 |     19|
|1894  |  sparse_arr_feat_pool2_out_32_U                                         |hls_sparse_fifo_w9_d2_S_339                                                                                           |     31|
|1895  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1276                                                                                 |     19|
|1896  |  sparse_arr_feat_pool2_out_33_U                                         |hls_sparse_fifo_w9_d2_S_340                                                                                           |     28|
|1897  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1275                                                                                 |     19|
|1898  |  sparse_arr_feat_pool2_out_34_U                                         |hls_sparse_fifo_w9_d2_S_341                                                                                           |     29|
|1899  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1274                                                                                 |     19|
|1900  |  sparse_arr_feat_pool2_out_35_U                                         |hls_sparse_fifo_w9_d2_S_342                                                                                           |     29|
|1901  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1273                                                                                 |     19|
|1902  |  sparse_arr_feat_pool2_out_3_U                                          |hls_sparse_fifo_w9_d2_S_343                                                                                           |     40|
|1903  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1272                                                                                 |     28|
|1904  |  sparse_arr_feat_pool2_out_4_U                                          |hls_sparse_fifo_w9_d2_S_344                                                                                           |     38|
|1905  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1271                                                                                 |     28|
|1906  |  sparse_arr_feat_pool2_out_5_U                                          |hls_sparse_fifo_w9_d2_S_345                                                                                           |     37|
|1907  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1270                                                                                 |     28|
|1908  |  sparse_arr_feat_pool2_out_6_U                                          |hls_sparse_fifo_w9_d2_S_346                                                                                           |     39|
|1909  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1269                                                                                 |     29|
|1910  |  sparse_arr_feat_pool2_out_7_U                                          |hls_sparse_fifo_w9_d2_S_347                                                                                           |     38|
|1911  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1268                                                                                 |     28|
|1912  |  sparse_arr_feat_pool2_out_8_U                                          |hls_sparse_fifo_w9_d2_S_348                                                                                           |     41|
|1913  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1267                                                                                 |     28|
|1914  |  sparse_arr_feat_pool2_out_9_U                                          |hls_sparse_fifo_w9_d2_S_349                                                                                           |     38|
|1915  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1266                                                                                 |     29|
|1916  |  sparse_arr_feat_pool2_out_U                                            |hls_sparse_fifo_w9_d2_S_350                                                                                           |     38|
|1917  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg                                                                                      |     29|
|1918  |  sparse_arr_feat_reduce_out_10_U                                        |hls_sparse_fifo_w16_d2_S                                                                                              |     86|
|1919  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1265                                                                                |     77|
|1920  |  sparse_arr_feat_reduce_out_11_U                                        |hls_sparse_fifo_w16_d2_S_351                                                                                          |     86|
|1921  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1264                                                                                |     77|
|1922  |  sparse_arr_feat_reduce_out_1_U                                         |hls_sparse_fifo_w16_d2_S_352                                                                                          |    104|
|1923  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1263                                                                                |     94|
|1924  |  sparse_arr_feat_reduce_out_2_U                                         |hls_sparse_fifo_w16_d2_S_353                                                                                          |    105|
|1925  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1262                                                                                |     94|
|1926  |  sparse_arr_feat_reduce_out_3_U                                         |hls_sparse_fifo_w16_d2_S_354                                                                                          |    103|
|1927  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1261                                                                                |     94|
|1928  |  sparse_arr_feat_reduce_out_4_U                                         |hls_sparse_fifo_w16_d2_S_355                                                                                          |     86|
|1929  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1260                                                                                |     77|
|1930  |  sparse_arr_feat_reduce_out_5_U                                         |hls_sparse_fifo_w16_d2_S_356                                                                                          |     85|
|1931  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1259                                                                                |     76|
|1932  |  sparse_arr_feat_reduce_out_6_U                                         |hls_sparse_fifo_w16_d2_S_357                                                                                          |     88|
|1933  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1258                                                                                |     77|
|1934  |  sparse_arr_feat_reduce_out_7_U                                         |hls_sparse_fifo_w16_d2_S_358                                                                                          |     88|
|1935  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1257                                                                                |     76|
|1936  |  sparse_arr_feat_reduce_out_8_U                                         |hls_sparse_fifo_w16_d2_S_359                                                                                          |     89|
|1937  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1256                                                                                |     77|
|1938  |  sparse_arr_feat_reduce_out_9_U                                         |hls_sparse_fifo_w16_d2_S_360                                                                                          |     87|
|1939  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1255                                                                                |     77|
|1940  |  sparse_arr_feat_reduce_out_U                                           |hls_sparse_fifo_w16_d2_S_361                                                                                          |    103|
|1941  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg                                                                                     |     94|
|1942  |  sparse_arr_hash_pool1_out_10_c72_channel_U                             |hls_sparse_fifo_w10_d2_S_362                                                                                          |     66|
|1943  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1254                                                                                |     58|
|1944  |  sparse_arr_hash_pool1_out_10_c_U                                       |hls_sparse_fifo_w10_d3_S                                                                                              |     26|
|1945  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1253                                                                                |     13|
|1946  |  sparse_arr_hash_pool1_out_11_c73_channel_U                             |hls_sparse_fifo_w10_d2_S_363                                                                                          |     68|
|1947  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1252                                                                                |     60|
|1948  |  sparse_arr_hash_pool1_out_11_c_U                                       |hls_sparse_fifo_w10_d3_S_364                                                                                          |     26|
|1949  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1251                                                                                |     13|
|1950  |  sparse_arr_hash_pool1_out_12_c74_channel_U                             |hls_sparse_fifo_w10_d2_S_365                                                                                          |     82|
|1951  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1250                                                                                |     73|
|1952  |  sparse_arr_hash_pool1_out_12_c_U                                       |hls_sparse_fifo_w10_d3_S_366                                                                                          |     26|
|1953  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1249                                                                                |     13|
|1954  |  sparse_arr_hash_pool1_out_13_c75_channel_U                             |hls_sparse_fifo_w10_d2_S_367                                                                                          |     70|
|1955  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1248                                                                                |     62|
|1956  |  sparse_arr_hash_pool1_out_13_c_U                                       |hls_sparse_fifo_w10_d3_S_368                                                                                          |     26|
|1957  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1247                                                                                |     13|
|1958  |  sparse_arr_hash_pool1_out_14_c76_channel_U                             |hls_sparse_fifo_w10_d2_S_369                                                                                          |     82|
|1959  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1246                                                                                |     74|
|1960  |  sparse_arr_hash_pool1_out_14_c_U                                       |hls_sparse_fifo_w10_d3_S_370                                                                                          |     26|
|1961  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1245                                                                                |     13|
|1962  |  sparse_arr_hash_pool1_out_15_c77_channel_U                             |hls_sparse_fifo_w10_d2_S_371                                                                                          |     88|
|1963  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1244                                                                                |     80|
|1964  |  sparse_arr_hash_pool1_out_15_c_U                                       |hls_sparse_fifo_w10_d3_S_372                                                                                          |     28|
|1965  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1243                                                                                |     13|
|1966  |  sparse_arr_hash_pool1_out_16_c78_channel_U                             |hls_sparse_fifo_w10_d2_S_373                                                                                          |     71|
|1967  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1242                                                                                |     63|
|1968  |  sparse_arr_hash_pool1_out_16_c_U                                       |hls_sparse_fifo_w10_d3_S_374                                                                                          |     27|
|1969  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1241                                                                                |     13|
|1970  |  sparse_arr_hash_pool1_out_17_c79_channel_U                             |hls_sparse_fifo_w10_d2_S_375                                                                                          |     83|
|1971  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1240                                                                                |     74|
|1972  |  sparse_arr_hash_pool1_out_17_c_U                                       |hls_sparse_fifo_w10_d3_S_376                                                                                          |     26|
|1973  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1239                                                                                |     13|
|1974  |  sparse_arr_hash_pool1_out_18_c80_channel_U                             |hls_sparse_fifo_w10_d2_S_377                                                                                          |     77|
|1975  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1238                                                                                |     69|
|1976  |  sparse_arr_hash_pool1_out_18_c_U                                       |hls_sparse_fifo_w10_d3_S_378                                                                                          |     26|
|1977  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1237                                                                                |     13|
|1978  |  sparse_arr_hash_pool1_out_19_c81_channel_U                             |hls_sparse_fifo_w10_d2_S_379                                                                                          |     80|
|1979  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1236                                                                                |     72|
|1980  |  sparse_arr_hash_pool1_out_19_c_U                                       |hls_sparse_fifo_w10_d3_S_380                                                                                          |     26|
|1981  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1235                                                                                |     13|
|1982  |  sparse_arr_hash_pool1_out_1_c63_channel_U                              |hls_sparse_fifo_w10_d2_S_381                                                                                          |     74|
|1983  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1234                                                                                |     66|
|1984  |  sparse_arr_hash_pool1_out_1_c_U                                        |hls_sparse_fifo_w10_d3_S_382                                                                                          |     38|
|1985  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1233                                                                                |     25|
|1986  |  sparse_arr_hash_pool1_out_20_c82_channel_U                             |hls_sparse_fifo_w10_d2_S_383                                                                                          |     81|
|1987  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1232                                                                                |     71|
|1988  |  sparse_arr_hash_pool1_out_20_c_U                                       |hls_sparse_fifo_w10_d3_S_384                                                                                          |     26|
|1989  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1231                                                                                |     13|
|1990  |  sparse_arr_hash_pool1_out_21_c83_channel_U                             |hls_sparse_fifo_w10_d2_S_385                                                                                          |     74|
|1991  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1230                                                                                |     66|
|1992  |  sparse_arr_hash_pool1_out_21_c_U                                       |hls_sparse_fifo_w10_d3_S_386                                                                                          |     26|
|1993  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1229                                                                                |     13|
|1994  |  sparse_arr_hash_pool1_out_22_c84_channel_U                             |hls_sparse_fifo_w10_d2_S_387                                                                                          |     68|
|1995  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1228                                                                                |     60|
|1996  |  sparse_arr_hash_pool1_out_22_c_U                                       |hls_sparse_fifo_w10_d3_S_388                                                                                          |     27|
|1997  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1227                                                                                |     13|
|1998  |  sparse_arr_hash_pool1_out_23_c85_channel_U                             |hls_sparse_fifo_w10_d2_S_389                                                                                          |     78|
|1999  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1226                                                                                |     70|
|2000  |  sparse_arr_hash_pool1_out_23_c_U                                       |hls_sparse_fifo_w10_d3_S_390                                                                                          |     28|
|2001  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1225                                                                                |     13|
|2002  |  sparse_arr_hash_pool1_out_2_c64_channel_U                              |hls_sparse_fifo_w10_d2_S_391                                                                                          |     70|
|2003  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1224                                                                                |     62|
|2004  |  sparse_arr_hash_pool1_out_2_c_U                                        |hls_sparse_fifo_w10_d3_S_392                                                                                          |     38|
|2005  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1223                                                                                |     25|
|2006  |  sparse_arr_hash_pool1_out_3_c65_channel_U                              |hls_sparse_fifo_w10_d2_S_393                                                                                          |     67|
|2007  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1222                                                                                |     58|
|2008  |  sparse_arr_hash_pool1_out_3_c_U                                        |hls_sparse_fifo_w10_d3_S_394                                                                                          |     38|
|2009  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1221                                                                                |     25|
|2010  |  sparse_arr_hash_pool1_out_4_c66_channel_U                              |hls_sparse_fifo_w10_d2_S_395                                                                                          |     74|
|2011  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1220                                                                                |     66|
|2012  |  sparse_arr_hash_pool1_out_4_c_U                                        |hls_sparse_fifo_w10_d3_S_396                                                                                          |     38|
|2013  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1219                                                                                |     25|
|2014  |  sparse_arr_hash_pool1_out_5_c67_channel_U                              |hls_sparse_fifo_w10_d2_S_397                                                                                          |     74|
|2015  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1218                                                                                |     66|
|2016  |  sparse_arr_hash_pool1_out_5_c_U                                        |hls_sparse_fifo_w10_d3_S_398                                                                                          |     39|
|2017  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1217                                                                                |     25|
|2018  |  sparse_arr_hash_pool1_out_6_c68_channel_U                              |hls_sparse_fifo_w10_d2_S_399                                                                                          |     80|
|2019  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1216                                                                                |     68|
|2020  |  sparse_arr_hash_pool1_out_6_c_U                                        |hls_sparse_fifo_w10_d3_S_400                                                                                          |     40|
|2021  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1215                                                                                |     25|
|2022  |  sparse_arr_hash_pool1_out_7_c69_channel_U                              |hls_sparse_fifo_w10_d2_S_401                                                                                          |     68|
|2023  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1214                                                                                |     60|
|2024  |  sparse_arr_hash_pool1_out_7_c_U                                        |hls_sparse_fifo_w10_d3_S_402                                                                                          |     38|
|2025  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1213                                                                                |     25|
|2026  |  sparse_arr_hash_pool1_out_8_c70_channel_U                              |hls_sparse_fifo_w10_d2_S_403                                                                                          |     71|
|2027  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1212                                                                                |     63|
|2028  |  sparse_arr_hash_pool1_out_8_c_U                                        |hls_sparse_fifo_w10_d3_S_404                                                                                          |     26|
|2029  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1211                                                                                |     13|
|2030  |  sparse_arr_hash_pool1_out_9_c71_channel_U                              |hls_sparse_fifo_w10_d2_S_405                                                                                          |     69|
|2031  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1210                                                                                |     60|
|2032  |  sparse_arr_hash_pool1_out_9_c_U                                        |hls_sparse_fifo_w10_d3_S_406                                                                                          |     28|
|2033  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1209                                                                                |     13|
|2034  |  sparse_arr_hash_pool1_out_c62_channel_U                                |hls_sparse_fifo_w10_d2_S_407                                                                                          |     76|
|2035  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg                                                                                     |     68|
|2036  |  sparse_arr_hash_pool1_out_c_U                                          |hls_sparse_fifo_w10_d3_S_408                                                                                          |     39|
|2037  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg                                                                                     |     25|
|2038  |  sparse_arr_hash_pool2_out_10_U                                         |hls_sparse_fifo_w7_d2_S_409                                                                                           |     25|
|2039  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1208                                                                                 |     15|
|2040  |  sparse_arr_hash_pool2_out_11_U                                         |hls_sparse_fifo_w7_d2_S_410                                                                                           |     24|
|2041  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1207                                                                                 |     15|
|2042  |  sparse_arr_hash_pool2_out_12_U                                         |hls_sparse_fifo_w7_d2_S_411                                                                                           |     25|
|2043  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1206                                                                                 |     15|
|2044  |  sparse_arr_hash_pool2_out_13_U                                         |hls_sparse_fifo_w7_d2_S_412                                                                                           |     25|
|2045  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1205                                                                                 |     15|
|2046  |  sparse_arr_hash_pool2_out_14_U                                         |hls_sparse_fifo_w7_d2_S_413                                                                                           |     26|
|2047  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1204                                                                                 |     15|
|2048  |  sparse_arr_hash_pool2_out_15_U                                         |hls_sparse_fifo_w7_d2_S_414                                                                                           |     26|
|2049  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1203                                                                                 |     15|
|2050  |  sparse_arr_hash_pool2_out_16_U                                         |hls_sparse_fifo_w7_d2_S_415                                                                                           |     29|
|2051  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1202                                                                                 |     20|
|2052  |  sparse_arr_hash_pool2_out_17_U                                         |hls_sparse_fifo_w7_d2_S_416                                                                                           |     32|
|2053  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1201                                                                                 |     22|
|2054  |  sparse_arr_hash_pool2_out_18_U                                         |hls_sparse_fifo_w7_d2_S_417                                                                                           |     27|
|2055  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1200                                                                                 |     17|
|2056  |  sparse_arr_hash_pool2_out_19_U                                         |hls_sparse_fifo_w7_d2_S_418                                                                                           |     25|
|2057  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1199                                                                                 |     15|
|2058  |  sparse_arr_hash_pool2_out_1_U                                          |hls_sparse_fifo_w7_d2_S_419                                                                                           |     31|
|2059  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1198                                                                                 |     22|
|2060  |  sparse_arr_hash_pool2_out_20_U                                         |hls_sparse_fifo_w7_d2_S_420                                                                                           |     26|
|2061  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1197                                                                                 |     17|
|2062  |  sparse_arr_hash_pool2_out_21_U                                         |hls_sparse_fifo_w7_d2_S_421                                                                                           |     27|
|2063  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1196                                                                                 |     15|
|2064  |  sparse_arr_hash_pool2_out_22_U                                         |hls_sparse_fifo_w7_d2_S_422                                                                                           |     28|
|2065  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1195                                                                                 |     17|
|2066  |  sparse_arr_hash_pool2_out_23_U                                         |hls_sparse_fifo_w7_d2_S_423                                                                                           |     26|
|2067  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1194                                                                                 |     15|
|2068  |  sparse_arr_hash_pool2_out_2_U                                          |hls_sparse_fifo_w7_d2_S_424                                                                                           |     31|
|2069  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1193                                                                                 |     22|
|2070  |  sparse_arr_hash_pool2_out_3_U                                          |hls_sparse_fifo_w7_d2_S_425                                                                                           |     33|
|2071  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1192                                                                                 |     22|
|2072  |  sparse_arr_hash_pool2_out_4_U                                          |hls_sparse_fifo_w7_d2_S_426                                                                                           |     31|
|2073  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1191                                                                                 |     22|
|2074  |  sparse_arr_hash_pool2_out_5_U                                          |hls_sparse_fifo_w7_d2_S_427                                                                                           |     32|
|2075  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1190                                                                                 |     22|
|2076  |  sparse_arr_hash_pool2_out_6_U                                          |hls_sparse_fifo_w7_d2_S_428                                                                                           |     32|
|2077  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1189                                                                                 |     22|
|2078  |  sparse_arr_hash_pool2_out_7_U                                          |hls_sparse_fifo_w7_d2_S_429                                                                                           |     32|
|2079  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1188                                                                                 |     22|
|2080  |  sparse_arr_hash_pool2_out_8_U                                          |hls_sparse_fifo_w7_d2_S_430                                                                                           |     31|
|2081  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1187                                                                                 |     20|
|2082  |  sparse_arr_hash_pool2_out_9_U                                          |hls_sparse_fifo_w7_d2_S_431                                                                                           |     31|
|2083  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1186                                                                                 |     20|
|2084  |  sparse_arr_hash_pool2_out_U                                            |hls_sparse_fifo_w7_d2_S_432                                                                                           |     31|
|2085  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg                                                                                      |     22|
|2086  |  sparse_arr_hash_reduce_out_10_c48_channel_U                            |hls_sparse_fifo_w6_d2_S_433                                                                                           |     51|
|2087  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1185                                                                                 |     42|
|2088  |  sparse_arr_hash_reduce_out_10_c_U                                      |hls_sparse_fifo_w6_d3_S                                                                                               |     24|
|2089  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1184                                                                                 |      9|
|2090  |  sparse_arr_hash_reduce_out_11_c49_channel_U                            |hls_sparse_fifo_w6_d2_S_434                                                                                           |     54|
|2091  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1183                                                                                 |     43|
|2092  |  sparse_arr_hash_reduce_out_11_c_U                                      |hls_sparse_fifo_w6_d3_S_435                                                                                           |     22|
|2093  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1182                                                                                 |      9|
|2094  |  sparse_arr_hash_reduce_out_12_c50_channel_U                            |hls_sparse_fifo_w6_d2_S_436                                                                                           |     42|
|2095  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1181                                                                                 |     32|
|2096  |  sparse_arr_hash_reduce_out_12_c_U                                      |hls_sparse_fifo_w6_d3_S_437                                                                                           |     23|
|2097  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1180                                                                                 |     10|
|2098  |  sparse_arr_hash_reduce_out_13_c51_channel_U                            |hls_sparse_fifo_w6_d2_S_438                                                                                           |     37|
|2099  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1179                                                                                 |     27|
|2100  |  sparse_arr_hash_reduce_out_13_c_U                                      |hls_sparse_fifo_w6_d3_S_439                                                                                           |     25|
|2101  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1178                                                                                 |      9|
|2102  |  sparse_arr_hash_reduce_out_14_c52_channel_U                            |hls_sparse_fifo_w6_d2_S_440                                                                                           |     40|
|2103  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1177                                                                                 |     31|
|2104  |  sparse_arr_hash_reduce_out_14_c_U                                      |hls_sparse_fifo_w6_d3_S_441                                                                                           |     23|
|2105  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1176                                                                                 |     10|
|2106  |  sparse_arr_hash_reduce_out_15_c53_channel_U                            |hls_sparse_fifo_w6_d2_S_442                                                                                           |     46|
|2107  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1175                                                                                 |     36|
|2108  |  sparse_arr_hash_reduce_out_15_c_U                                      |hls_sparse_fifo_w6_d3_S_443                                                                                           |     23|
|2109  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1174                                                                                 |     10|
|2110  |  sparse_arr_hash_reduce_out_16_c54_channel_U                            |hls_sparse_fifo_w6_d2_S_444                                                                                           |     57|
|2111  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1173                                                                                 |     47|
|2112  |  sparse_arr_hash_reduce_out_16_c_U                                      |hls_sparse_fifo_w6_d3_S_445                                                                                           |     23|
|2113  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1172                                                                                 |      9|
|2114  |  sparse_arr_hash_reduce_out_17_c55_channel_U                            |hls_sparse_fifo_w6_d2_S_446                                                                                           |     53|
|2115  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1171                                                                                 |     43|
|2116  |  sparse_arr_hash_reduce_out_17_c_U                                      |hls_sparse_fifo_w6_d3_S_447                                                                                           |     22|
|2117  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1170                                                                                 |      9|
|2118  |  sparse_arr_hash_reduce_out_18_c56_channel_U                            |hls_sparse_fifo_w6_d2_S_448                                                                                           |     46|
|2119  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1169                                                                                 |     37|
|2120  |  sparse_arr_hash_reduce_out_18_c_U                                      |hls_sparse_fifo_w6_d3_S_449                                                                                           |     22|
|2121  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1168                                                                                 |      9|
|2122  |  sparse_arr_hash_reduce_out_19_c57_channel_U                            |hls_sparse_fifo_w6_d2_S_450                                                                                           |     41|
|2123  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1167                                                                                 |     32|
|2124  |  sparse_arr_hash_reduce_out_19_c_U                                      |hls_sparse_fifo_w6_d3_S_451                                                                                           |     23|
|2125  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1166                                                                                 |     10|
|2126  |  sparse_arr_hash_reduce_out_1_c39_channel_U                             |hls_sparse_fifo_w6_d2_S_452                                                                                           |    186|
|2127  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1165                                                                                 |    175|
|2128  |  sparse_arr_hash_reduce_out_1_c_U                                       |hls_sparse_fifo_w6_d3_S_453                                                                                           |     22|
|2129  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1164                                                                                 |      9|
|2130  |  sparse_arr_hash_reduce_out_20_c58_channel_U                            |hls_sparse_fifo_w6_d2_S_454                                                                                           |     48|
|2131  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1163                                                                                 |     38|
|2132  |  sparse_arr_hash_reduce_out_20_c_U                                      |hls_sparse_fifo_w6_d3_S_455                                                                                           |     23|
|2133  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1162                                                                                 |      9|
|2134  |  sparse_arr_hash_reduce_out_21_c59_channel_U                            |hls_sparse_fifo_w6_d2_S_456                                                                                           |     49|
|2135  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1161                                                                                 |     40|
|2136  |  sparse_arr_hash_reduce_out_21_c_U                                      |hls_sparse_fifo_w6_d3_S_457                                                                                           |     22|
|2137  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1160                                                                                 |      9|
|2138  |  sparse_arr_hash_reduce_out_22_c60_channel_U                            |hls_sparse_fifo_w6_d2_S_458                                                                                           |     40|
|2139  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1159                                                                                 |     31|
|2140  |  sparse_arr_hash_reduce_out_22_c_U                                      |hls_sparse_fifo_w6_d3_S_459                                                                                           |     22|
|2141  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1158                                                                                 |      9|
|2142  |  sparse_arr_hash_reduce_out_23_c61_channel_U                            |hls_sparse_fifo_w6_d2_S_460                                                                                           |     40|
|2143  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1157                                                                                 |     30|
|2144  |  sparse_arr_hash_reduce_out_23_c_U                                      |hls_sparse_fifo_w6_d3_S_461                                                                                           |     22|
|2145  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1156                                                                                 |      9|
|2146  |  sparse_arr_hash_reduce_out_2_c40_channel_U                             |hls_sparse_fifo_w6_d2_S_462                                                                                           |    156|
|2147  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1155                                                                                 |    146|
|2148  |  sparse_arr_hash_reduce_out_2_c_U                                       |hls_sparse_fifo_w6_d3_S_463                                                                                           |     22|
|2149  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1154                                                                                 |      9|
|2150  |  sparse_arr_hash_reduce_out_3_c41_channel_U                             |hls_sparse_fifo_w6_d2_S_464                                                                                           |    160|
|2151  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1153                                                                                 |    151|
|2152  |  sparse_arr_hash_reduce_out_3_c_U                                       |hls_sparse_fifo_w6_d3_S_465                                                                                           |     22|
|2153  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1152                                                                                 |      9|
|2154  |  sparse_arr_hash_reduce_out_4_c42_channel_U                             |hls_sparse_fifo_w6_d2_S_466                                                                                           |    154|
|2155  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1151                                                                                 |    144|
|2156  |  sparse_arr_hash_reduce_out_4_c_U                                       |hls_sparse_fifo_w6_d3_S_467                                                                                           |     22|
|2157  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1150                                                                                 |      9|
|2158  |  sparse_arr_hash_reduce_out_5_c43_channel_U                             |hls_sparse_fifo_w6_d2_S_468                                                                                           |    188|
|2159  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1149                                                                                 |    178|
|2160  |  sparse_arr_hash_reduce_out_5_c_U                                       |hls_sparse_fifo_w6_d3_S_469                                                                                           |     22|
|2161  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1148                                                                                 |      9|
|2162  |  sparse_arr_hash_reduce_out_6_c44_channel_U                             |hls_sparse_fifo_w6_d2_S_470                                                                                           |     91|
|2163  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1147                                                                                 |     82|
|2164  |  sparse_arr_hash_reduce_out_6_c_U                                       |hls_sparse_fifo_w6_d3_S_471                                                                                           |     24|
|2165  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1146                                                                                 |     11|
|2166  |  sparse_arr_hash_reduce_out_7_c45_channel_U                             |hls_sparse_fifo_w6_d2_S_472                                                                                           |     80|
|2167  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1145                                                                                 |     70|
|2168  |  sparse_arr_hash_reduce_out_7_c_U                                       |hls_sparse_fifo_w6_d3_S_473                                                                                           |     22|
|2169  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1144                                                                                 |      9|
|2170  |  sparse_arr_hash_reduce_out_8_c46_channel_U                             |hls_sparse_fifo_w6_d2_S_474                                                                                           |     51|
|2171  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1143                                                                                 |     39|
|2172  |  sparse_arr_hash_reduce_out_8_c_U                                       |hls_sparse_fifo_w6_d3_S_475                                                                                           |     22|
|2173  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1142                                                                                 |      9|
|2174  |  sparse_arr_hash_reduce_out_9_c47_channel_U                             |hls_sparse_fifo_w6_d2_S_476                                                                                           |     52|
|2175  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1141                                                                                 |     43|
|2176  |  sparse_arr_hash_reduce_out_9_c_U                                       |hls_sparse_fifo_w6_d3_S_477                                                                                           |     22|
|2177  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1140                                                                                 |      9|
|2178  |  sparse_arr_hash_reduce_out_c38_channel_U                               |hls_sparse_fifo_w6_d2_S_478                                                                                           |    158|
|2179  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg                                                                                      |    148|
|2180  |  sparse_arr_hash_reduce_out_c_U                                         |hls_sparse_fifo_w6_d3_S_479                                                                                           |     22|
|2181  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg                                                                                      |      9|
|2182  |  sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0     |hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s                                          |  13781|
|2183  |    mul_16s_6s_22_1_1_U10                                                |hls_sparse_mul_16s_6s_22_1_1                                                                                          |     17|
|2184  |    mul_16s_6s_22_1_1_U100                                               |hls_sparse_mul_16s_6s_22_1_1_1009                                                                                     |     33|
|2185  |    mul_16s_6s_22_1_1_U101                                               |hls_sparse_mul_16s_6s_22_1_1_1010                                                                                     |     36|
|2186  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__2      |      8|
|2187  |    mul_16s_6s_22_1_1_U102                                               |hls_sparse_mul_16s_6s_22_1_1_1011                                                                                     |     27|
|2188  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__48     |      8|
|2189  |    mul_16s_6s_22_1_1_U103                                               |hls_sparse_mul_16s_6s_22_1_1_1012                                                                                     |     41|
|2190  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__11     |      8|
|2191  |    mul_16s_6s_22_1_1_U104                                               |hls_sparse_mul_16s_6s_22_1_1_1013                                                                                     |     34|
|2192  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__14     |      8|
|2193  |    mul_16s_6s_22_1_1_U105                                               |hls_sparse_mul_16s_6s_22_1_1_1014                                                                                     |     27|
|2194  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__36     |      8|
|2195  |    mul_16s_6s_22_1_1_U106                                               |hls_sparse_mul_16s_6s_22_1_1_1015                                                                                     |     32|
|2196  |    mul_16s_6s_22_1_1_U107                                               |hls_sparse_mul_16s_6s_22_1_1_1016                                                                                     |     20|
|2197  |    mul_16s_6s_22_1_1_U108                                               |hls_sparse_mul_16s_6s_22_1_1_1017                                                                                     |     39|
|2198  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__52     |      8|
|2199  |    mul_16s_6s_22_1_1_U109                                               |hls_sparse_mul_16s_6s_22_1_1_1018                                                                                     |     48|
|2200  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__38     |      8|
|2201  |    mul_16s_6s_22_1_1_U11                                                |hls_sparse_mul_16s_6s_22_1_1_1019                                                                                     |      7|
|2202  |    mul_16s_6s_22_1_1_U110                                               |hls_sparse_mul_16s_6s_22_1_1_1020                                                                                     |     26|
|2203  |    mul_16s_6s_22_1_1_U111                                               |hls_sparse_mul_16s_6s_22_1_1_1021                                                                                     |     22|
|2204  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__34     |      8|
|2205  |    mul_16s_6s_22_1_1_U112                                               |hls_sparse_mul_16s_6s_22_1_1_1022                                                                                     |     32|
|2206  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__22     |      8|
|2207  |    mul_16s_6s_22_1_1_U113                                               |hls_sparse_mul_16s_6s_22_1_1_1023                                                                                     |     23|
|2208  |    mul_16s_6s_22_1_1_U114                                               |hls_sparse_mul_16s_6s_22_1_1_1024                                                                                     |     43|
|2209  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel         |      8|
|2210  |    mul_16s_6s_22_1_1_U115                                               |hls_sparse_mul_16s_6s_22_1_1_1025                                                                                     |     27|
|2211  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__43     |      8|
|2212  |    mul_16s_6s_22_1_1_U116                                               |hls_sparse_mul_16s_6s_22_1_1_1026                                                                                     |     49|
|2213  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__30     |      8|
|2214  |    mul_16s_6s_22_1_1_U117                                               |hls_sparse_mul_16s_6s_22_1_1_1027                                                                                     |     15|
|2215  |    mul_16s_6s_22_1_1_U118                                               |hls_sparse_mul_16s_6s_22_1_1_1028                                                                                     |     22|
|2216  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__9      |      8|
|2217  |    mul_16s_6s_22_1_1_U119                                               |hls_sparse_mul_16s_6s_22_1_1_1029                                                                                     |     27|
|2218  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__40     |      8|
|2219  |    mul_16s_6s_22_1_1_U12                                                |hls_sparse_mul_16s_6s_22_1_1_1030                                                                                     |     17|
|2220  |    mul_16s_6s_22_1_1_U120                                               |hls_sparse_mul_16s_6s_22_1_1_1031                                                                                     |     47|
|2221  |    mul_16s_6s_22_1_1_U121                                               |hls_sparse_mul_16s_6s_22_1_1_1032                                                                                     |     37|
|2222  |    mul_16s_6s_22_1_1_U122                                               |hls_sparse_mul_16s_6s_22_1_1_1033                                                                                     |     58|
|2223  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__45     |      8|
|2224  |    mul_16s_6s_22_1_1_U123                                               |hls_sparse_mul_16s_6s_22_1_1_1034                                                                                     |     37|
|2225  |    mul_16s_6s_22_1_1_U124                                               |hls_sparse_mul_16s_6s_22_1_1_1035                                                                                     |     54|
|2226  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__13     |      8|
|2227  |    mul_16s_6s_22_1_1_U125                                               |hls_sparse_mul_16s_6s_22_1_1_1036                                                                                     |     44|
|2228  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__28     |      8|
|2229  |    mul_16s_6s_22_1_1_U126                                               |hls_sparse_mul_16s_6s_22_1_1_1037                                                                                     |     43|
|2230  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__8      |      8|
|2231  |    mul_16s_6s_22_1_1_U127                                               |hls_sparse_mul_16s_6s_22_1_1_1038                                                                                     |     35|
|2232  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__44     |      8|
|2233  |    mul_16s_6s_22_1_1_U128                                               |hls_sparse_mul_16s_6s_22_1_1_1039                                                                                     |     46|
|2234  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__32     |      8|
|2235  |    mul_16s_6s_22_1_1_U129                                               |hls_sparse_mul_16s_6s_22_1_1_1040                                                                                     |     41|
|2236  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__57     |      8|
|2237  |    mul_16s_6s_22_1_1_U13                                                |hls_sparse_mul_16s_6s_22_1_1_1041                                                                                     |     17|
|2238  |    mul_16s_6s_22_1_1_U130                                               |hls_sparse_mul_16s_6s_22_1_1_1042                                                                                     |     30|
|2239  |    mul_16s_6s_22_1_1_U131                                               |hls_sparse_mul_16s_6s_22_1_1_1043                                                                                     |     36|
|2240  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__4      |      8|
|2241  |    mul_16s_6s_22_1_1_U132                                               |hls_sparse_mul_16s_6s_22_1_1_1044                                                                                     |     45|
|2242  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__46     |      8|
|2243  |    mul_16s_6s_22_1_1_U133                                               |hls_sparse_mul_16s_6s_22_1_1_1045                                                                                     |     22|
|2244  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__35     |      8|
|2245  |    mul_16s_6s_22_1_1_U134                                               |hls_sparse_mul_16s_6s_22_1_1_1046                                                                                     |     45|
|2246  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__39     |      8|
|2247  |    mul_16s_6s_22_1_1_U135                                               |hls_sparse_mul_16s_6s_22_1_1_1047                                                                                     |     42|
|2248  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__53     |      8|
|2249  |    mul_16s_6s_22_1_1_U136                                               |hls_sparse_mul_16s_6s_22_1_1_1048                                                                                     |     34|
|2250  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__24     |      8|
|2251  |    mul_16s_6s_22_1_1_U137                                               |hls_sparse_mul_16s_6s_22_1_1_1049                                                                                     |     39|
|2252  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__3      |      8|
|2253  |    mul_16s_6s_22_1_1_U138                                               |hls_sparse_mul_16s_6s_22_1_1_1050                                                                                     |     44|
|2254  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__19     |      8|
|2255  |    mul_16s_6s_22_1_1_U139                                               |hls_sparse_mul_16s_6s_22_1_1_1051                                                                                     |     40|
|2256  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__51     |      8|
|2257  |    mul_16s_6s_22_1_1_U14                                                |hls_sparse_mul_16s_6s_22_1_1_1052                                                                                     |      7|
|2258  |    mul_16s_6s_22_1_1_U140                                               |hls_sparse_mul_16s_6s_22_1_1_1053                                                                                     |     20|
|2259  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__17     |      8|
|2260  |    mul_16s_6s_22_1_1_U141                                               |hls_sparse_mul_16s_6s_22_1_1_1054                                                                                     |     20|
|2261  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__29     |      8|
|2262  |    mul_16s_6s_22_1_1_U15                                                |hls_sparse_mul_16s_6s_22_1_1_1055                                                                                     |      7|
|2263  |    mul_16s_6s_22_1_1_U16                                                |hls_sparse_mul_16s_6s_22_1_1_1056                                                                                     |     17|
|2264  |    mul_16s_6s_22_1_1_U17                                                |hls_sparse_mul_16s_6s_22_1_1_1057                                                                                     |      7|
|2265  |    mul_16s_6s_22_1_1_U18                                                |hls_sparse_mul_16s_6s_22_1_1_1058                                                                                     |      7|
|2266  |    mul_16s_6s_22_1_1_U19                                                |hls_sparse_mul_16s_6s_22_1_1_1059                                                                                     |     17|
|2267  |    mul_16s_6s_22_1_1_U20                                                |hls_sparse_mul_16s_6s_22_1_1_1060                                                                                     |      7|
|2268  |    mul_16s_6s_22_1_1_U21                                                |hls_sparse_mul_16s_6s_22_1_1_1061                                                                                     |      7|
|2269  |    mul_16s_6s_22_1_1_U22                                                |hls_sparse_mul_16s_6s_22_1_1_1062                                                                                     |      7|
|2270  |    mul_16s_6s_22_1_1_U23                                                |hls_sparse_mul_16s_6s_22_1_1_1063                                                                                     |      7|
|2271  |    mul_16s_6s_22_1_1_U24                                                |hls_sparse_mul_16s_6s_22_1_1_1064                                                                                     |      7|
|2272  |    mul_16s_6s_22_1_1_U25                                                |hls_sparse_mul_16s_6s_22_1_1_1065                                                                                     |      7|
|2273  |    mul_16s_6s_22_1_1_U26                                                |hls_sparse_mul_16s_6s_22_1_1_1066                                                                                     |      7|
|2274  |    mul_16s_6s_22_1_1_U27                                                |hls_sparse_mul_16s_6s_22_1_1_1067                                                                                     |      7|
|2275  |    mul_16s_6s_22_1_1_U28                                                |hls_sparse_mul_16s_6s_22_1_1_1068                                                                                     |      7|
|2276  |    mul_16s_6s_22_1_1_U29                                                |hls_sparse_mul_16s_6s_22_1_1_1069                                                                                     |      7|
|2277  |    mul_16s_6s_22_1_1_U30                                                |hls_sparse_mul_16s_6s_22_1_1_1070                                                                                     |     17|
|2278  |    mul_16s_6s_22_1_1_U31                                                |hls_sparse_mul_16s_6s_22_1_1_1071                                                                                     |      7|
|2279  |    mul_16s_6s_22_1_1_U32                                                |hls_sparse_mul_16s_6s_22_1_1_1072                                                                                     |      7|
|2280  |    mul_16s_6s_22_1_1_U33                                                |hls_sparse_mul_16s_6s_22_1_1_1073                                                                                     |      7|
|2281  |    mul_16s_6s_22_1_1_U34                                                |hls_sparse_mul_16s_6s_22_1_1_1074                                                                                     |      7|
|2282  |    mul_16s_6s_22_1_1_U35                                                |hls_sparse_mul_16s_6s_22_1_1_1075                                                                                     |      7|
|2283  |    mul_16s_6s_22_1_1_U36                                                |hls_sparse_mul_16s_6s_22_1_1_1076                                                                                     |      7|
|2284  |    mul_16s_6s_22_1_1_U37                                                |hls_sparse_mul_16s_6s_22_1_1_1077                                                                                     |      7|
|2285  |    mul_16s_6s_22_1_1_U38                                                |hls_sparse_mul_16s_6s_22_1_1_1078                                                                                     |      7|
|2286  |    mul_16s_6s_22_1_1_U39                                                |hls_sparse_mul_16s_6s_22_1_1_1079                                                                                     |      7|
|2287  |    mul_16s_6s_22_1_1_U40                                                |hls_sparse_mul_16s_6s_22_1_1_1080                                                                                     |      7|
|2288  |    mul_16s_6s_22_1_1_U41                                                |hls_sparse_mul_16s_6s_22_1_1_1081                                                                                     |      7|
|2289  |    mul_16s_6s_22_1_1_U42                                                |hls_sparse_mul_16s_6s_22_1_1_1082                                                                                     |      7|
|2290  |    mul_16s_6s_22_1_1_U43                                                |hls_sparse_mul_16s_6s_22_1_1_1083                                                                                     |      7|
|2291  |    mul_16s_6s_22_1_1_U44                                                |hls_sparse_mul_16s_6s_22_1_1_1084                                                                                     |      7|
|2292  |    mul_16s_6s_22_1_1_U45                                                |hls_sparse_mul_16s_6s_22_1_1_1085                                                                                     |      7|
|2293  |    mul_16s_6s_22_1_1_U46                                                |hls_sparse_mul_16s_6s_22_1_1_1086                                                                                     |     58|
|2294  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__50     |      8|
|2295  |    mul_16s_6s_22_1_1_U47                                                |hls_sparse_mul_16s_6s_22_1_1_1087                                                                                     |     41|
|2296  |    mul_16s_6s_22_1_1_U48                                                |hls_sparse_mul_16s_6s_22_1_1_1088                                                                                     |     48|
|2297  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__23     |      8|
|2298  |    mul_16s_6s_22_1_1_U49                                                |hls_sparse_mul_16s_6s_22_1_1_1089                                                                                     |     58|
|2299  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__21     |      8|
|2300  |    mul_16s_6s_22_1_1_U50                                                |hls_sparse_mul_16s_6s_22_1_1_1090                                                                                     |     37|
|2301  |    mul_16s_6s_22_1_1_U51                                                |hls_sparse_mul_16s_6s_22_1_1_1091                                                                                     |     45|
|2302  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__54     |      8|
|2303  |    mul_16s_6s_22_1_1_U52                                                |hls_sparse_mul_16s_6s_22_1_1_1092                                                                                     |     53|
|2304  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__49     |      8|
|2305  |    mul_16s_6s_22_1_1_U53                                                |hls_sparse_mul_16s_6s_22_1_1_1093                                                                                     |     41|
|2306  |    mul_16s_6s_22_1_1_U54                                                |hls_sparse_mul_16s_6s_22_1_1_1094                                                                                     |     45|
|2307  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__42     |      8|
|2308  |    mul_16s_6s_22_1_1_U55                                                |hls_sparse_mul_16s_6s_22_1_1_1095                                                                                     |     37|
|2309  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__27     |      8|
|2310  |    mul_16s_6s_22_1_1_U56                                                |hls_sparse_mul_16s_6s_22_1_1_1096                                                                                     |     29|
|2311  |    mul_16s_6s_22_1_1_U57                                                |hls_sparse_mul_16s_6s_22_1_1_1097                                                                                     |     35|
|2312  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__26     |      8|
|2313  |    mul_16s_6s_22_1_1_U58                                                |hls_sparse_mul_16s_6s_22_1_1_1098                                                                                     |     41|
|2314  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__1      |      8|
|2315  |    mul_16s_6s_22_1_1_U59                                                |hls_sparse_mul_16s_6s_22_1_1_1099                                                                                     |     26|
|2316  |    mul_16s_6s_22_1_1_U60                                                |hls_sparse_mul_16s_6s_22_1_1_1100                                                                                     |     36|
|2317  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__5      |      8|
|2318  |    mul_16s_6s_22_1_1_U61                                                |hls_sparse_mul_16s_6s_22_1_1_1101                                                                                     |     32|
|2319  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__10     |      8|
|2320  |    mul_16s_6s_22_1_1_U62                                                |hls_sparse_mul_16s_6s_22_1_1_1102                                                                                     |     21|
|2321  |    mul_16s_6s_22_1_1_U63                                                |hls_sparse_mul_16s_6s_22_1_1_1103                                                                                     |     27|
|2322  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__31     |      8|
|2323  |    mul_16s_6s_22_1_1_U64                                                |hls_sparse_mul_16s_6s_22_1_1_1104                                                                                     |     25|
|2324  |    mul_16s_6s_22_1_1_U65                                                |hls_sparse_mul_16s_6s_22_1_1_1105                                                                                     |     22|
|2325  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__56     |      8|
|2326  |    mul_16s_6s_22_1_1_U66                                                |hls_sparse_mul_16s_6s_22_1_1_1106                                                                                     |     27|
|2327  |    mul_16s_6s_22_1_1_U67                                                |hls_sparse_mul_16s_6s_22_1_1_1107                                                                                     |     32|
|2328  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__18     |      8|
|2329  |    mul_16s_6s_22_1_1_U68                                                |hls_sparse_mul_16s_6s_22_1_1_1108                                                                                     |     30|
|2330  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__12     |      8|
|2331  |    mul_16s_6s_22_1_1_U69                                                |hls_sparse_mul_16s_6s_22_1_1_1109                                                                                     |     24|
|2332  |    mul_16s_6s_22_1_1_U70                                                |hls_sparse_mul_16s_6s_22_1_1_1110                                                                                     |     34|
|2333  |    mul_16s_6s_22_1_1_U71                                                |hls_sparse_mul_16s_6s_22_1_1_1111                                                                                     |     15|
|2334  |    mul_16s_6s_22_1_1_U72                                                |hls_sparse_mul_16s_6s_22_1_1_1112                                                                                     |     32|
|2335  |    mul_16s_6s_22_1_1_U73                                                |hls_sparse_mul_16s_6s_22_1_1_1113                                                                                     |     44|
|2336  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__16     |      8|
|2337  |    mul_16s_6s_22_1_1_U74                                                |hls_sparse_mul_16s_6s_22_1_1_1114                                                                                     |     38|
|2338  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__20     |      8|
|2339  |    mul_16s_6s_22_1_1_U75                                                |hls_sparse_mul_16s_6s_22_1_1_1115                                                                                     |     20|
|2340  |    mul_16s_6s_22_1_1_U76                                                |hls_sparse_mul_16s_6s_22_1_1_1116                                                                                     |     34|
|2341  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__25     |      8|
|2342  |    mul_16s_6s_22_1_1_U77                                                |hls_sparse_mul_16s_6s_22_1_1_1117                                                                                     |     15|
|2343  |    mul_16s_6s_22_1_1_U78                                                |hls_sparse_mul_16s_6s_22_1_1_1118                                                                                     |     27|
|2344  |    mul_16s_6s_22_1_1_U79                                                |hls_sparse_mul_16s_6s_22_1_1_1119                                                                                     |     32|
|2345  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__7      |      8|
|2346  |    mul_16s_6s_22_1_1_U80                                                |hls_sparse_mul_16s_6s_22_1_1_1120                                                                                     |     24|
|2347  |    mul_16s_6s_22_1_1_U81                                                |hls_sparse_mul_16s_6s_22_1_1_1121                                                                                     |     15|
|2348  |    mul_16s_6s_22_1_1_U82                                                |hls_sparse_mul_16s_6s_22_1_1_1122                                                                                     |     46|
|2349  |    mul_16s_6s_22_1_1_U83                                                |hls_sparse_mul_16s_6s_22_1_1_1123                                                                                     |     33|
|2350  |    mul_16s_6s_22_1_1_U84                                                |hls_sparse_mul_16s_6s_22_1_1_1124                                                                                     |     37|
|2351  |    mul_16s_6s_22_1_1_U85                                                |hls_sparse_mul_16s_6s_22_1_1_1125                                                                                     |     47|
|2352  |    mul_16s_6s_22_1_1_U86                                                |hls_sparse_mul_16s_6s_22_1_1_1126                                                                                     |     37|
|2353  |    mul_16s_6s_22_1_1_U87                                                |hls_sparse_mul_16s_6s_22_1_1_1127                                                                                     |     33|
|2354  |    mul_16s_6s_22_1_1_U88                                                |hls_sparse_mul_16s_6s_22_1_1_1128                                                                                     |     47|
|2355  |    mul_16s_6s_22_1_1_U89                                                |hls_sparse_mul_16s_6s_22_1_1_1129                                                                                     |     46|
|2356  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__6      |      8|
|2357  |    mul_16s_6s_22_1_1_U90                                                |hls_sparse_mul_16s_6s_22_1_1_1130                                                                                     |     44|
|2358  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__55     |      8|
|2359  |    mul_16s_6s_22_1_1_U91                                                |hls_sparse_mul_16s_6s_22_1_1_1131                                                                                     |     38|
|2360  |    mul_16s_6s_22_1_1_U92                                                |hls_sparse_mul_16s_6s_22_1_1_1132                                                                                     |     26|
|2361  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__15     |      8|
|2362  |    mul_16s_6s_22_1_1_U93                                                |hls_sparse_mul_16s_6s_22_1_1_1133                                                                                     |     30|
|2363  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__47     |      8|
|2364  |    mul_16s_6s_22_1_1_U94                                                |hls_sparse_mul_16s_6s_22_1_1_1134                                                                                     |     30|
|2365  |    mul_16s_6s_22_1_1_U95                                                |hls_sparse_mul_16s_6s_22_1_1_1135                                                                                     |     39|
|2366  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__37     |      8|
|2367  |    mul_16s_6s_22_1_1_U96                                                |hls_sparse_mul_16s_6s_22_1_1_1136                                                                                     |     48|
|2368  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__33     |      8|
|2369  |    mul_16s_6s_22_1_1_U97                                                |hls_sparse_mul_16s_6s_22_1_1_1137                                                                                     |     30|
|2370  |    mul_16s_6s_22_1_1_U98                                                |hls_sparse_mul_16s_6s_22_1_1_1138                                                                                     |     22|
|2371  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/mul_16s_6s_22_1_1_U114/tmp_product_funnel__41     |      8|
|2372  |    mul_16s_6s_22_1_1_U99                                                |hls_sparse_mul_16s_6s_22_1_1_1139                                                                                     |     24|
|2373  |  sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_U0    |hls_sparse_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_s                                         |  47263|
|2374  |    mul_7ns_6s_13_1_1_U251                                               |hls_sparse_mul_7ns_6s_13_1_1                                                                                          |     25|
|2375  |    mul_7ns_6s_13_1_1_U252                                               |hls_sparse_mul_7ns_6s_13_1_1_614                                                                                      |     21|
|2376  |    mul_7ns_6s_13_1_1_U253                                               |hls_sparse_mul_7ns_6s_13_1_1_615                                                                                      |     31|
|2377  |    mul_7ns_6s_13_1_1_U254                                               |hls_sparse_mul_7ns_6s_13_1_1_616                                                                                      |     26|
|2378  |    mul_7ns_6s_13_1_1_U255                                               |hls_sparse_mul_7ns_6s_13_1_1_617                                                                                      |     23|
|2379  |    mul_7ns_6s_13_1_1_U256                                               |hls_sparse_mul_7ns_6s_13_1_1_618                                                                                      |     34|
|2380  |    mul_7ns_6s_13_1_1_U257                                               |hls_sparse_mul_7ns_6s_13_1_1_619                                                                                      |     25|
|2381  |    mul_7ns_6s_13_1_1_U258                                               |hls_sparse_mul_7ns_6s_13_1_1_620                                                                                      |     21|
|2382  |    mul_7ns_6s_13_1_1_U259                                               |hls_sparse_mul_7ns_6s_13_1_1_621                                                                                      |     40|
|2383  |    mul_7ns_6s_13_1_1_U260                                               |hls_sparse_mul_7ns_6s_13_1_1_622                                                                                      |     21|
|2384  |    mul_7ns_6s_13_1_1_U261                                               |hls_sparse_mul_7ns_6s_13_1_1_623                                                                                      |     21|
|2385  |    mul_7ns_6s_13_1_1_U262                                               |hls_sparse_mul_7ns_6s_13_1_1_624                                                                                      |     21|
|2386  |    mul_7ns_6s_13_1_1_U263                                               |hls_sparse_mul_7ns_6s_13_1_1_625                                                                                      |     23|
|2387  |    mul_7ns_6s_13_1_1_U264                                               |hls_sparse_mul_7ns_6s_13_1_1_626                                                                                      |     23|
|2388  |    mul_7ns_6s_13_1_1_U265                                               |hls_sparse_mul_7ns_6s_13_1_1_627                                                                                      |     26|
|2389  |    mul_7ns_6s_13_1_1_U266                                               |hls_sparse_mul_7ns_6s_13_1_1_628                                                                                      |     21|
|2390  |    mul_7ns_6s_13_1_1_U267                                               |hls_sparse_mul_7ns_6s_13_1_1_629                                                                                      |     21|
|2391  |    mul_7ns_6s_13_1_1_U268                                               |hls_sparse_mul_7ns_6s_13_1_1_630                                                                                      |     21|
|2392  |    mul_7ns_6s_13_1_1_U269                                               |hls_sparse_mul_7ns_6s_13_1_1_631                                                                                      |     21|
|2393  |    mul_7ns_6s_13_1_1_U270                                               |hls_sparse_mul_7ns_6s_13_1_1_632                                                                                      |     25|
|2394  |    mul_7ns_6s_13_1_1_U271                                               |hls_sparse_mul_7ns_6s_13_1_1_633                                                                                      |     21|
|2395  |    mul_7ns_6s_13_1_1_U272                                               |hls_sparse_mul_7ns_6s_13_1_1_634                                                                                      |     22|
|2396  |    mul_7ns_6s_13_1_1_U273                                               |hls_sparse_mul_7ns_6s_13_1_1_635                                                                                      |     26|
|2397  |    mul_7ns_6s_13_1_1_U274                                               |hls_sparse_mul_7ns_6s_13_1_1_636                                                                                      |     26|
|2398  |    mul_7ns_6s_13_1_1_U275                                               |hls_sparse_mul_7ns_6s_13_1_1_637                                                                                      |     21|
|2399  |    mul_7ns_6s_13_1_1_U276                                               |hls_sparse_mul_7ns_6s_13_1_1_638                                                                                      |     25|
|2400  |    mul_7ns_6s_13_1_1_U277                                               |hls_sparse_mul_7ns_6s_13_1_1_639                                                                                      |     21|
|2401  |    mul_7ns_6s_13_1_1_U278                                               |hls_sparse_mul_7ns_6s_13_1_1_640                                                                                      |     23|
|2402  |    mul_7ns_6s_13_1_1_U279                                               |hls_sparse_mul_7ns_6s_13_1_1_641                                                                                      |     37|
|2403  |    mul_7ns_6s_13_1_1_U280                                               |hls_sparse_mul_7ns_6s_13_1_1_642                                                                                      |     37|
|2404  |    mul_7ns_6s_13_1_1_U281                                               |hls_sparse_mul_7ns_6s_13_1_1_643                                                                                      |     24|
|2405  |    mul_7ns_6s_13_1_1_U282                                               |hls_sparse_mul_7ns_6s_13_1_1_644                                                                                      |     34|
|2406  |    mul_7ns_6s_13_1_1_U283                                               |hls_sparse_mul_7ns_6s_13_1_1_645                                                                                      |     34|
|2407  |    mul_7ns_6s_13_1_1_U284                                               |hls_sparse_mul_7ns_6s_13_1_1_646                                                                                      |     36|
|2408  |    mul_7ns_6s_13_1_1_U285                                               |hls_sparse_mul_7ns_6s_13_1_1_647                                                                                      |     21|
|2409  |    mul_7ns_6s_13_1_1_U286                                               |hls_sparse_mul_7ns_6s_13_1_1_648                                                                                      |     21|
|2410  |    mul_7ns_6s_13_1_1_U287                                               |hls_sparse_mul_7ns_6s_13_1_1_649                                                                                      |     23|
|2411  |    mul_7ns_6s_13_1_1_U288                                               |hls_sparse_mul_7ns_6s_13_1_1_650                                                                                      |     23|
|2412  |    mul_7ns_6s_13_1_1_U289                                               |hls_sparse_mul_7ns_6s_13_1_1_651                                                                                      |     23|
|2413  |    mul_7ns_6s_13_1_1_U290                                               |hls_sparse_mul_7ns_6s_13_1_1_652                                                                                      |     24|
|2414  |    mul_7ns_6s_13_1_1_U291                                               |hls_sparse_mul_7ns_6s_13_1_1_653                                                                                      |     24|
|2415  |    mul_7ns_6s_13_1_1_U292                                               |hls_sparse_mul_7ns_6s_13_1_1_654                                                                                      |     24|
|2416  |    mul_7ns_6s_13_1_1_U293                                               |hls_sparse_mul_7ns_6s_13_1_1_655                                                                                      |     22|
|2417  |    mul_7ns_6s_13_1_1_U294                                               |hls_sparse_mul_7ns_6s_13_1_1_656                                                                                      |     22|
|2418  |    mul_7ns_6s_13_1_1_U295                                               |hls_sparse_mul_7ns_6s_13_1_1_657                                                                                      |     22|
|2419  |    mul_7ns_6s_13_1_1_U296                                               |hls_sparse_mul_7ns_6s_13_1_1_658                                                                                      |     22|
|2420  |    mul_7ns_6s_13_1_1_U297                                               |hls_sparse_mul_7ns_6s_13_1_1_659                                                                                      |     22|
|2421  |    mul_7ns_6s_13_1_1_U298                                               |hls_sparse_mul_7ns_6s_13_1_1_660                                                                                      |     22|
|2422  |    mul_7ns_6s_13_1_1_U299                                               |hls_sparse_mul_7ns_6s_13_1_1_661                                                                                      |     22|
|2423  |    mul_7ns_6s_13_1_1_U300                                               |hls_sparse_mul_7ns_6s_13_1_1_662                                                                                      |     22|
|2424  |    mul_7ns_6s_13_1_1_U301                                               |hls_sparse_mul_7ns_6s_13_1_1_663                                                                                      |     22|
|2425  |    mul_7ns_6s_13_1_1_U302                                               |hls_sparse_mul_7ns_6s_13_1_1_664                                                                                      |     22|
|2426  |    mul_7ns_6s_13_1_1_U303                                               |hls_sparse_mul_7ns_6s_13_1_1_665                                                                                      |     22|
|2427  |    mul_7ns_6s_13_1_1_U304                                               |hls_sparse_mul_7ns_6s_13_1_1_666                                                                                      |     25|
|2428  |    mul_7ns_6s_13_1_1_U305                                               |hls_sparse_mul_7ns_6s_13_1_1_667                                                                                      |     25|
|2429  |    mul_7ns_6s_13_1_1_U306                                               |hls_sparse_mul_7ns_6s_13_1_1_668                                                                                      |     23|
|2430  |    mul_7ns_6s_13_1_1_U307                                               |hls_sparse_mul_7ns_6s_13_1_1_669                                                                                      |     23|
|2431  |    mul_7ns_6s_13_1_1_U308                                               |hls_sparse_mul_7ns_6s_13_1_1_670                                                                                      |     23|
|2432  |    mul_7ns_6s_13_1_1_U309                                               |hls_sparse_mul_7ns_6s_13_1_1_671                                                                                      |     24|
|2433  |    mul_7ns_6s_13_1_1_U310                                               |hls_sparse_mul_7ns_6s_13_1_1_672                                                                                      |     25|
|2434  |    mul_7ns_6s_13_1_1_U311                                               |hls_sparse_mul_7ns_6s_13_1_1_673                                                                                      |     22|
|2435  |    mul_7ns_6s_13_1_1_U312                                               |hls_sparse_mul_7ns_6s_13_1_1_674                                                                                      |     22|
|2436  |    mul_7ns_6s_13_1_1_U313                                               |hls_sparse_mul_7ns_6s_13_1_1_675                                                                                      |     22|
|2437  |    mul_7ns_6s_13_1_1_U314                                               |hls_sparse_mul_7ns_6s_13_1_1_676                                                                                      |     24|
|2438  |    mul_7ns_6s_13_1_1_U315                                               |hls_sparse_mul_7ns_6s_13_1_1_677                                                                                      |     24|
|2439  |    mul_7ns_6s_13_1_1_U316                                               |hls_sparse_mul_7ns_6s_13_1_1_678                                                                                      |     23|
|2440  |    mul_7ns_6s_13_1_1_U317                                               |hls_sparse_mul_7ns_6s_13_1_1_679                                                                                      |     24|
|2441  |    mul_7ns_6s_13_1_1_U318                                               |hls_sparse_mul_7ns_6s_13_1_1_680                                                                                      |     24|
|2442  |    mul_7ns_6s_13_1_1_U319                                               |hls_sparse_mul_7ns_6s_13_1_1_681                                                                                      |     24|
|2443  |    mul_7ns_6s_13_1_1_U320                                               |hls_sparse_mul_7ns_6s_13_1_1_682                                                                                      |     21|
|2444  |    mul_7ns_6s_13_1_1_U321                                               |hls_sparse_mul_7ns_6s_13_1_1_683                                                                                      |     21|
|2445  |    mul_7ns_6s_13_1_1_U322                                               |hls_sparse_mul_7ns_6s_13_1_1_684                                                                                      |     22|
|2446  |    mul_7ns_6s_13_1_1_U323                                               |hls_sparse_mul_7ns_6s_13_1_1_685                                                                                      |     41|
|2447  |    mul_7ns_6s_13_1_1_U324                                               |hls_sparse_mul_7ns_6s_13_1_1_686                                                                                      |     22|
|2448  |    mul_7ns_6s_13_1_1_U325                                               |hls_sparse_mul_7ns_6s_13_1_1_687                                                                                      |     22|
|2449  |    mul_7ns_6s_13_1_1_U326                                               |hls_sparse_mul_7ns_6s_13_1_1_688                                                                                      |     35|
|2450  |    mul_7ns_6s_13_1_1_U327                                               |hls_sparse_mul_7ns_6s_13_1_1_689                                                                                      |     22|
|2451  |    mul_7ns_6s_13_1_1_U328                                               |hls_sparse_mul_7ns_6s_13_1_1_690                                                                                      |     22|
|2452  |    mul_7ns_6s_13_1_1_U329                                               |hls_sparse_mul_7ns_6s_13_1_1_691                                                                                      |     22|
|2453  |    mul_7ns_6s_13_1_1_U330                                               |hls_sparse_mul_7ns_6s_13_1_1_692                                                                                      |     22|
|2454  |    mul_7ns_6s_13_1_1_U331                                               |hls_sparse_mul_7ns_6s_13_1_1_693                                                                                      |     22|
|2455  |    mul_7ns_6s_13_1_1_U332                                               |hls_sparse_mul_7ns_6s_13_1_1_694                                                                                      |     24|
|2456  |    mul_7ns_6s_13_1_1_U333                                               |hls_sparse_mul_7ns_6s_13_1_1_695                                                                                      |     24|
|2457  |    mul_7ns_6s_13_1_1_U334                                               |hls_sparse_mul_7ns_6s_13_1_1_696                                                                                      |     30|
|2458  |    mul_7ns_6s_13_1_1_U335                                               |hls_sparse_mul_7ns_6s_13_1_1_697                                                                                      |     24|
|2459  |    mul_7ns_6s_13_1_1_U336                                               |hls_sparse_mul_7ns_6s_13_1_1_698                                                                                      |     24|
|2460  |    mul_7ns_6s_13_1_1_U337                                               |hls_sparse_mul_7ns_6s_13_1_1_699                                                                                      |     22|
|2461  |    mul_7ns_6s_13_1_1_U338                                               |hls_sparse_mul_7ns_6s_13_1_1_700                                                                                      |     21|
|2462  |    mul_7ns_6s_13_1_1_U339                                               |hls_sparse_mul_7ns_6s_13_1_1_701                                                                                      |     21|
|2463  |    mul_7ns_6s_13_1_1_U340                                               |hls_sparse_mul_7ns_6s_13_1_1_702                                                                                      |     22|
|2464  |    mul_7ns_6s_13_1_1_U341                                               |hls_sparse_mul_7ns_6s_13_1_1_703                                                                                      |     21|
|2465  |    mul_7ns_6s_13_1_1_U342                                               |hls_sparse_mul_7ns_6s_13_1_1_704                                                                                      |     23|
|2466  |    mul_7ns_6s_13_1_1_U343                                               |hls_sparse_mul_7ns_6s_13_1_1_705                                                                                      |     39|
|2467  |    mul_7ns_6s_13_1_1_U344                                               |hls_sparse_mul_7ns_6s_13_1_1_706                                                                                      |     23|
|2468  |    mul_7ns_6s_13_1_1_U345                                               |hls_sparse_mul_7ns_6s_13_1_1_707                                                                                      |     22|
|2469  |    mul_7ns_6s_13_1_1_U346                                               |hls_sparse_mul_7ns_6s_13_1_1_708                                                                                      |     42|
|2470  |    mul_7ns_6s_13_1_1_U347                                               |hls_sparse_mul_7ns_6s_13_1_1_709                                                                                      |     21|
|2471  |    mul_7ns_6s_13_1_1_U348                                               |hls_sparse_mul_7ns_6s_13_1_1_710                                                                                      |     20|
|2472  |    mul_7ns_6s_13_1_1_U349                                               |hls_sparse_mul_7ns_6s_13_1_1_711                                                                                      |     24|
|2473  |    mul_7ns_6s_13_1_1_U350                                               |hls_sparse_mul_7ns_6s_13_1_1_712                                                                                      |     23|
|2474  |    mul_7ns_6s_13_1_1_U351                                               |hls_sparse_mul_7ns_6s_13_1_1_713                                                                                      |     23|
|2475  |    mul_7ns_6s_13_1_1_U352                                               |hls_sparse_mul_7ns_6s_13_1_1_714                                                                                      |     23|
|2476  |    mul_7ns_6s_13_1_1_U353                                               |hls_sparse_mul_7ns_6s_13_1_1_715                                                                                      |     23|
|2477  |    mul_7ns_6s_13_1_1_U354                                               |hls_sparse_mul_7ns_6s_13_1_1_716                                                                                      |     24|
|2478  |    mul_7ns_6s_13_1_1_U355                                               |hls_sparse_mul_7ns_6s_13_1_1_717                                                                                      |     24|
|2479  |    mul_7ns_6s_13_1_1_U356                                               |hls_sparse_mul_7ns_6s_13_1_1_718                                                                                      |     22|
|2480  |    mul_7ns_6s_13_1_1_U357                                               |hls_sparse_mul_7ns_6s_13_1_1_719                                                                                      |     22|
|2481  |    mul_7ns_6s_13_1_1_U358                                               |hls_sparse_mul_7ns_6s_13_1_1_720                                                                                      |     22|
|2482  |    mul_7ns_6s_13_1_1_U359                                               |hls_sparse_mul_7ns_6s_13_1_1_721                                                                                      |     59|
|2483  |    mul_7ns_6s_13_1_1_U360                                               |hls_sparse_mul_7ns_6s_13_1_1_722                                                                                      |     58|
|2484  |    mul_7ns_6s_13_1_1_U361                                               |hls_sparse_mul_7ns_6s_13_1_1_723                                                                                      |     58|
|2485  |    mul_7ns_6s_13_1_1_U362                                               |hls_sparse_mul_7ns_6s_13_1_1_724                                                                                      |     57|
|2486  |    mul_7ns_6s_13_1_1_U363                                               |hls_sparse_mul_7ns_6s_13_1_1_725                                                                                      |     57|
|2487  |    mul_7ns_6s_13_1_1_U364                                               |hls_sparse_mul_7ns_6s_13_1_1_726                                                                                      |     57|
|2488  |    mul_7ns_6s_13_1_1_U365                                               |hls_sparse_mul_7ns_6s_13_1_1_727                                                                                      |     59|
|2489  |    mul_7ns_6s_13_1_1_U366                                               |hls_sparse_mul_7ns_6s_13_1_1_728                                                                                      |     60|
|2490  |    mul_7ns_6s_13_1_1_U367                                               |hls_sparse_mul_7ns_6s_13_1_1_729                                                                                      |     59|
|2491  |    mul_7ns_6s_13_1_1_U368                                               |hls_sparse_mul_7ns_6s_13_1_1_730                                                                                      |     59|
|2492  |    mul_7ns_6s_13_1_1_U369                                               |hls_sparse_mul_7ns_6s_13_1_1_731                                                                                      |     59|
|2493  |    mul_7ns_6s_13_1_1_U370                                               |hls_sparse_mul_7ns_6s_13_1_1_732                                                                                      |     59|
|2494  |    mul_7ns_6s_13_1_1_U371                                               |hls_sparse_mul_7ns_6s_13_1_1_733                                                                                      |     57|
|2495  |    mul_7ns_6s_13_1_1_U372                                               |hls_sparse_mul_7ns_6s_13_1_1_734                                                                                      |     57|
|2496  |    mul_7ns_6s_13_1_1_U373                                               |hls_sparse_mul_7ns_6s_13_1_1_735                                                                                      |     57|
|2497  |    mul_7ns_6s_13_1_1_U374                                               |hls_sparse_mul_7ns_6s_13_1_1_736                                                                                      |     56|
|2498  |    mul_7ns_6s_13_1_1_U375                                               |hls_sparse_mul_7ns_6s_13_1_1_737                                                                                      |     56|
|2499  |    mul_7ns_6s_13_1_1_U376                                               |hls_sparse_mul_7ns_6s_13_1_1_738                                                                                      |     56|
|2500  |    mul_7ns_6s_13_1_1_U377                                               |hls_sparse_mul_7ns_6s_13_1_1_739                                                                                      |     56|
|2501  |    mul_7ns_6s_13_1_1_U378                                               |hls_sparse_mul_7ns_6s_13_1_1_740                                                                                      |     57|
|2502  |    mul_7ns_6s_13_1_1_U379                                               |hls_sparse_mul_7ns_6s_13_1_1_741                                                                                      |     55|
|2503  |    mul_7ns_6s_13_1_1_U380                                               |hls_sparse_mul_7ns_6s_13_1_1_742                                                                                      |     57|
|2504  |    mul_7ns_6s_13_1_1_U381                                               |hls_sparse_mul_7ns_6s_13_1_1_743                                                                                      |     59|
|2505  |    mul_7ns_6s_13_1_1_U382                                               |hls_sparse_mul_7ns_6s_13_1_1_744                                                                                      |     58|
|2506  |    mul_7ns_6s_13_1_1_U383                                               |hls_sparse_mul_7ns_6s_13_1_1_745                                                                                      |     56|
|2507  |    mul_7ns_6s_13_1_1_U384                                               |hls_sparse_mul_7ns_6s_13_1_1_746                                                                                      |     58|
|2508  |    mul_7ns_6s_13_1_1_U385                                               |hls_sparse_mul_7ns_6s_13_1_1_747                                                                                      |     56|
|2509  |    mul_7ns_6s_13_1_1_U386                                               |hls_sparse_mul_7ns_6s_13_1_1_748                                                                                      |     58|
|2510  |    mul_7ns_6s_13_1_1_U387                                               |hls_sparse_mul_7ns_6s_13_1_1_749                                                                                      |     59|
|2511  |    mul_7ns_6s_13_1_1_U388                                               |hls_sparse_mul_7ns_6s_13_1_1_750                                                                                      |     62|
|2512  |    mul_7ns_6s_13_1_1_U389                                               |hls_sparse_mul_7ns_6s_13_1_1_751                                                                                      |     58|
|2513  |    mul_7ns_6s_13_1_1_U390                                               |hls_sparse_mul_7ns_6s_13_1_1_752                                                                                      |     58|
|2514  |    mul_7ns_6s_13_1_1_U391                                               |hls_sparse_mul_7ns_6s_13_1_1_753                                                                                      |     63|
|2515  |    mul_7ns_6s_13_1_1_U392                                               |hls_sparse_mul_7ns_6s_13_1_1_754                                                                                      |     58|
|2516  |    mul_7ns_6s_13_1_1_U393                                               |hls_sparse_mul_7ns_6s_13_1_1_755                                                                                      |     56|
|2517  |    mul_7ns_6s_13_1_1_U394                                               |hls_sparse_mul_7ns_6s_13_1_1_756                                                                                      |     63|
|2518  |    mul_7ns_6s_13_1_1_U395                                               |hls_sparse_mul_7ns_6s_13_1_1_757                                                                                      |     56|
|2519  |    mul_7ns_6s_13_1_1_U396                                               |hls_sparse_mul_7ns_6s_13_1_1_758                                                                                      |     58|
|2520  |    mul_7ns_6s_13_1_1_U397                                               |hls_sparse_mul_7ns_6s_13_1_1_759                                                                                      |     59|
|2521  |    mul_7ns_6s_13_1_1_U398                                               |hls_sparse_mul_7ns_6s_13_1_1_760                                                                                      |     57|
|2522  |    mul_7ns_6s_13_1_1_U399                                               |hls_sparse_mul_7ns_6s_13_1_1_761                                                                                      |     57|
|2523  |    mul_7ns_6s_13_1_1_U400                                               |hls_sparse_mul_7ns_6s_13_1_1_762                                                                                      |     64|
|2524  |    mul_7ns_6s_13_1_1_U401                                               |hls_sparse_mul_7ns_6s_13_1_1_763                                                                                      |     56|
|2525  |    mul_7ns_6s_13_1_1_U402                                               |hls_sparse_mul_7ns_6s_13_1_1_764                                                                                      |     57|
|2526  |    mul_7ns_6s_13_1_1_U403                                               |hls_sparse_mul_7ns_6s_13_1_1_765                                                                                      |     60|
|2527  |    mul_7ns_6s_13_1_1_U404                                               |hls_sparse_mul_7ns_6s_13_1_1_766                                                                                      |     55|
|2528  |    mul_7ns_6s_13_1_1_U405                                               |hls_sparse_mul_7ns_6s_13_1_1_767                                                                                      |     57|
|2529  |    mul_7ns_6s_13_1_1_U406                                               |hls_sparse_mul_7ns_6s_13_1_1_768                                                                                      |     56|
|2530  |    mul_7ns_6s_13_1_1_U407                                               |hls_sparse_mul_7ns_6s_13_1_1_769                                                                                      |     57|
|2531  |    mul_7ns_6s_13_1_1_U408                                               |hls_sparse_mul_7ns_6s_13_1_1_770                                                                                      |     60|
|2532  |    mul_7ns_6s_13_1_1_U409                                               |hls_sparse_mul_7ns_6s_13_1_1_771                                                                                      |     60|
|2533  |    mul_7ns_6s_13_1_1_U410                                               |hls_sparse_mul_7ns_6s_13_1_1_772                                                                                      |     58|
|2534  |    mul_7ns_6s_13_1_1_U411                                               |hls_sparse_mul_7ns_6s_13_1_1_773                                                                                      |     56|
|2535  |    mul_7ns_6s_13_1_1_U412                                               |hls_sparse_mul_7ns_6s_13_1_1_774                                                                                      |     56|
|2536  |    mul_7ns_6s_13_1_1_U413                                               |hls_sparse_mul_7ns_6s_13_1_1_775                                                                                      |     57|
|2537  |    mul_7ns_6s_13_1_1_U414                                               |hls_sparse_mul_7ns_6s_13_1_1_776                                                                                      |     57|
|2538  |    mul_7ns_6s_13_1_1_U415                                               |hls_sparse_mul_7ns_6s_13_1_1_777                                                                                      |     56|
|2539  |    mul_7ns_6s_13_1_1_U416                                               |hls_sparse_mul_7ns_6s_13_1_1_778                                                                                      |     58|
|2540  |    mul_7ns_6s_13_1_1_U417                                               |hls_sparse_mul_7ns_6s_13_1_1_779                                                                                      |     58|
|2541  |    mul_7ns_6s_13_1_1_U418                                               |hls_sparse_mul_7ns_6s_13_1_1_780                                                                                      |     57|
|2542  |    mul_7ns_6s_13_1_1_U419                                               |hls_sparse_mul_7ns_6s_13_1_1_781                                                                                      |     56|
|2543  |    mul_7ns_6s_13_1_1_U420                                               |hls_sparse_mul_7ns_6s_13_1_1_782                                                                                      |     56|
|2544  |    mul_7ns_6s_13_1_1_U421                                               |hls_sparse_mul_7ns_6s_13_1_1_783                                                                                      |     56|
|2545  |    mul_7ns_6s_13_1_1_U422                                               |hls_sparse_mul_7ns_6s_13_1_1_784                                                                                      |     58|
|2546  |    mul_7ns_6s_13_1_1_U423                                               |hls_sparse_mul_7ns_6s_13_1_1_785                                                                                      |     58|
|2547  |    mul_7ns_6s_13_1_1_U424                                               |hls_sparse_mul_7ns_6s_13_1_1_786                                                                                      |     58|
|2548  |    mul_7ns_6s_13_1_1_U425                                               |hls_sparse_mul_7ns_6s_13_1_1_787                                                                                      |     57|
|2549  |    mul_7ns_6s_13_1_1_U426                                               |hls_sparse_mul_7ns_6s_13_1_1_788                                                                                      |     57|
|2550  |    mul_7ns_6s_13_1_1_U427                                               |hls_sparse_mul_7ns_6s_13_1_1_789                                                                                      |     57|
|2551  |    mul_7ns_6s_13_1_1_U428                                               |hls_sparse_mul_7ns_6s_13_1_1_790                                                                                      |     57|
|2552  |    mul_7ns_6s_13_1_1_U429                                               |hls_sparse_mul_7ns_6s_13_1_1_791                                                                                      |     57|
|2553  |    mul_7ns_6s_13_1_1_U430                                               |hls_sparse_mul_7ns_6s_13_1_1_792                                                                                      |     57|
|2554  |    mul_7ns_6s_13_1_1_U431                                               |hls_sparse_mul_7ns_6s_13_1_1_793                                                                                      |     59|
|2555  |    mul_7ns_6s_13_1_1_U432                                               |hls_sparse_mul_7ns_6s_13_1_1_794                                                                                      |     56|
|2556  |    mul_7ns_6s_13_1_1_U433                                               |hls_sparse_mul_7ns_6s_13_1_1_795                                                                                      |     56|
|2557  |    mul_7ns_6s_13_1_1_U434                                               |hls_sparse_mul_7ns_6s_13_1_1_796                                                                                      |     57|
|2558  |    mul_7ns_6s_13_1_1_U435                                               |hls_sparse_mul_7ns_6s_13_1_1_797                                                                                      |     57|
|2559  |    mul_7ns_6s_13_1_1_U436                                               |hls_sparse_mul_7ns_6s_13_1_1_798                                                                                      |     57|
|2560  |    mul_7ns_6s_13_1_1_U437                                               |hls_sparse_mul_7ns_6s_13_1_1_799                                                                                      |     56|
|2561  |    mul_7ns_6s_13_1_1_U438                                               |hls_sparse_mul_7ns_6s_13_1_1_800                                                                                      |     56|
|2562  |    mul_7ns_6s_13_1_1_U439                                               |hls_sparse_mul_7ns_6s_13_1_1_801                                                                                      |     56|
|2563  |    mul_7ns_6s_13_1_1_U440                                               |hls_sparse_mul_7ns_6s_13_1_1_802                                                                                      |     59|
|2564  |    mul_7ns_6s_13_1_1_U441                                               |hls_sparse_mul_7ns_6s_13_1_1_803                                                                                      |     57|
|2565  |    mul_7ns_6s_13_1_1_U442                                               |hls_sparse_mul_7ns_6s_13_1_1_804                                                                                      |     56|
|2566  |    mul_7ns_6s_13_1_1_U443                                               |hls_sparse_mul_7ns_6s_13_1_1_805                                                                                      |     60|
|2567  |    mul_7ns_6s_13_1_1_U444                                               |hls_sparse_mul_7ns_6s_13_1_1_806                                                                                      |     58|
|2568  |    mul_7ns_6s_13_1_1_U445                                               |hls_sparse_mul_7ns_6s_13_1_1_807                                                                                      |     57|
|2569  |    mul_7ns_6s_13_1_1_U446                                               |hls_sparse_mul_7ns_6s_13_1_1_808                                                                                      |     56|
|2570  |    mul_7ns_6s_13_1_1_U447                                               |hls_sparse_mul_7ns_6s_13_1_1_809                                                                                      |     56|
|2571  |    mul_7ns_6s_13_1_1_U448                                               |hls_sparse_mul_7ns_6s_13_1_1_810                                                                                      |     59|
|2572  |    mul_7ns_6s_13_1_1_U449                                               |hls_sparse_mul_7ns_6s_13_1_1_811                                                                                      |     55|
|2573  |    mul_7ns_6s_13_1_1_U450                                               |hls_sparse_mul_7ns_6s_13_1_1_812                                                                                      |     58|
|2574  |    mul_7ns_6s_13_1_1_U451                                               |hls_sparse_mul_7ns_6s_13_1_1_813                                                                                      |     56|
|2575  |    mul_7ns_6s_13_1_1_U452                                               |hls_sparse_mul_7ns_6s_13_1_1_814                                                                                      |     56|
|2576  |    mul_7ns_6s_13_1_1_U453                                               |hls_sparse_mul_7ns_6s_13_1_1_815                                                                                      |     57|
|2577  |    mul_7ns_6s_13_1_1_U454                                               |hls_sparse_mul_7ns_6s_13_1_1_816                                                                                      |     57|
|2578  |    mul_7ns_6s_13_1_1_U455                                               |hls_sparse_mul_7ns_6s_13_1_1_817                                                                                      |     53|
|2579  |    mul_7ns_6s_13_1_1_U456                                               |hls_sparse_mul_7ns_6s_13_1_1_818                                                                                      |     59|
|2580  |    mul_7ns_6s_13_1_1_U457                                               |hls_sparse_mul_7ns_6s_13_1_1_819                                                                                      |     60|
|2581  |    mul_7ns_6s_13_1_1_U458                                               |hls_sparse_mul_7ns_6s_13_1_1_820                                                                                      |     56|
|2582  |    mul_7ns_6s_13_1_1_U459                                               |hls_sparse_mul_7ns_6s_13_1_1_821                                                                                      |     59|
|2583  |    mul_7ns_6s_13_1_1_U460                                               |hls_sparse_mul_7ns_6s_13_1_1_822                                                                                      |     56|
|2584  |    mul_7ns_6s_13_1_1_U461                                               |hls_sparse_mul_7ns_6s_13_1_1_823                                                                                      |     57|
|2585  |    mul_7ns_6s_13_1_1_U462                                               |hls_sparse_mul_7ns_6s_13_1_1_824                                                                                      |     57|
|2586  |    mul_7ns_6s_13_1_1_U463                                               |hls_sparse_mul_7ns_6s_13_1_1_825                                                                                      |     57|
|2587  |    mul_7ns_6s_13_1_1_U464                                               |hls_sparse_mul_7ns_6s_13_1_1_826                                                                                      |     56|
|2588  |    mul_7ns_6s_13_1_1_U465                                               |hls_sparse_mul_7ns_6s_13_1_1_827                                                                                      |     56|
|2589  |    mul_7ns_6s_13_1_1_U466                                               |hls_sparse_mul_7ns_6s_13_1_1_828                                                                                      |     56|
|2590  |    mul_7ns_6s_13_1_1_U467                                               |hls_sparse_mul_7ns_6s_13_1_1_829                                                                                      |     58|
|2591  |    mul_7ns_6s_13_1_1_U468                                               |hls_sparse_mul_7ns_6s_13_1_1_830                                                                                      |     59|
|2592  |    mul_7ns_6s_13_1_1_U469                                               |hls_sparse_mul_7ns_6s_13_1_1_831                                                                                      |     58|
|2593  |    mul_7ns_6s_13_1_1_U470                                               |hls_sparse_mul_7ns_6s_13_1_1_832                                                                                      |     57|
|2594  |    mul_7ns_6s_13_1_1_U471                                               |hls_sparse_mul_7ns_6s_13_1_1_833                                                                                      |     56|
|2595  |    mul_7ns_6s_13_1_1_U472                                               |hls_sparse_mul_7ns_6s_13_1_1_834                                                                                      |     59|
|2596  |    mul_7ns_6s_13_1_1_U473                                               |hls_sparse_mul_7ns_6s_13_1_1_835                                                                                      |     59|
|2597  |    mul_7ns_6s_13_1_1_U474                                               |hls_sparse_mul_7ns_6s_13_1_1_836                                                                                      |     59|
|2598  |    mul_7ns_6s_13_1_1_U475                                               |hls_sparse_mul_7ns_6s_13_1_1_837                                                                                      |     57|
|2599  |    mul_7ns_6s_13_1_1_U476                                               |hls_sparse_mul_7ns_6s_13_1_1_838                                                                                      |     57|
|2600  |    mul_7ns_6s_13_1_1_U477                                               |hls_sparse_mul_7ns_6s_13_1_1_839                                                                                      |     56|
|2601  |    mul_7ns_6s_13_1_1_U478                                               |hls_sparse_mul_7ns_6s_13_1_1_840                                                                                      |     56|
|2602  |    mul_7ns_6s_13_1_1_U479                                               |hls_sparse_mul_7ns_6s_13_1_1_841                                                                                      |     58|
|2603  |    mul_7ns_6s_13_1_1_U480                                               |hls_sparse_mul_7ns_6s_13_1_1_842                                                                                      |     55|
|2604  |    mul_7ns_6s_13_1_1_U481                                               |hls_sparse_mul_7ns_6s_13_1_1_843                                                                                      |     57|
|2605  |    mul_7ns_6s_13_1_1_U482                                               |hls_sparse_mul_7ns_6s_13_1_1_844                                                                                      |     58|
|2606  |    mul_7ns_6s_13_1_1_U483                                               |hls_sparse_mul_7ns_6s_13_1_1_845                                                                                      |     60|
|2607  |    mul_7ns_6s_13_1_1_U484                                               |hls_sparse_mul_7ns_6s_13_1_1_846                                                                                      |     57|
|2608  |    mul_7ns_6s_13_1_1_U485                                               |hls_sparse_mul_7ns_6s_13_1_1_847                                                                                      |     58|
|2609  |    mul_7ns_6s_13_1_1_U486                                               |hls_sparse_mul_7ns_6s_13_1_1_848                                                                                      |     58|
|2610  |    mul_7ns_6s_13_1_1_U487                                               |hls_sparse_mul_7ns_6s_13_1_1_849                                                                                      |     57|
|2611  |    mul_7ns_6s_13_1_1_U488                                               |hls_sparse_mul_7ns_6s_13_1_1_850                                                                                      |     57|
|2612  |    mul_7ns_6s_13_1_1_U489                                               |hls_sparse_mul_7ns_6s_13_1_1_851                                                                                      |     57|
|2613  |    mul_7ns_6s_13_1_1_U490                                               |hls_sparse_mul_7ns_6s_13_1_1_852                                                                                      |     57|
|2614  |    mul_7ns_6s_13_1_1_U491                                               |hls_sparse_mul_7ns_6s_13_1_1_853                                                                                      |     58|
|2615  |    mul_7ns_6s_13_1_1_U492                                               |hls_sparse_mul_7ns_6s_13_1_1_854                                                                                      |     59|
|2616  |    mul_7ns_6s_13_1_1_U493                                               |hls_sparse_mul_7ns_6s_13_1_1_855                                                                                      |     57|
|2617  |    mul_7ns_6s_13_1_1_U494                                               |hls_sparse_mul_7ns_6s_13_1_1_856                                                                                      |     58|
|2618  |    mul_7ns_6s_13_1_1_U495                                               |hls_sparse_mul_7ns_6s_13_1_1_857                                                                                      |     57|
|2619  |    mul_7ns_6s_13_1_1_U496                                               |hls_sparse_mul_7ns_6s_13_1_1_858                                                                                      |     57|
|2620  |    mul_7ns_6s_13_1_1_U497                                               |hls_sparse_mul_7ns_6s_13_1_1_859                                                                                      |     59|
|2621  |    mul_7ns_6s_13_1_1_U498                                               |hls_sparse_mul_7ns_6s_13_1_1_860                                                                                      |     59|
|2622  |    mul_7ns_6s_13_1_1_U499                                               |hls_sparse_mul_7ns_6s_13_1_1_861                                                                                      |     57|
|2623  |    mul_7ns_6s_13_1_1_U500                                               |hls_sparse_mul_7ns_6s_13_1_1_862                                                                                      |     57|
|2624  |    mul_7ns_6s_13_1_1_U501                                               |hls_sparse_mul_7ns_6s_13_1_1_863                                                                                      |     56|
|2625  |    mul_7ns_6s_13_1_1_U502                                               |hls_sparse_mul_7ns_6s_13_1_1_864                                                                                      |     56|
|2626  |    mul_7ns_6s_13_1_1_U503                                               |hls_sparse_mul_7ns_6s_13_1_1_865                                                                                      |     56|
|2627  |    mul_7ns_6s_13_1_1_U504                                               |hls_sparse_mul_7ns_6s_13_1_1_866                                                                                      |     56|
|2628  |    mul_7ns_6s_13_1_1_U505                                               |hls_sparse_mul_7ns_6s_13_1_1_867                                                                                      |     57|
|2629  |    mul_7ns_6s_13_1_1_U506                                               |hls_sparse_mul_7ns_6s_13_1_1_868                                                                                      |     57|
|2630  |    mul_7ns_6s_13_1_1_U507                                               |hls_sparse_mul_7ns_6s_13_1_1_869                                                                                      |     56|
|2631  |    mul_7ns_6s_13_1_1_U508                                               |hls_sparse_mul_7ns_6s_13_1_1_870                                                                                      |     56|
|2632  |    mul_7ns_6s_13_1_1_U509                                               |hls_sparse_mul_7ns_6s_13_1_1_871                                                                                      |     55|
|2633  |    mul_7ns_6s_13_1_1_U510                                               |hls_sparse_mul_7ns_6s_13_1_1_872                                                                                      |     58|
|2634  |    mul_7ns_6s_13_1_1_U511                                               |hls_sparse_mul_7ns_6s_13_1_1_873                                                                                      |     57|
|2635  |    mul_7ns_6s_13_1_1_U512                                               |hls_sparse_mul_7ns_6s_13_1_1_874                                                                                      |     57|
|2636  |    mul_7ns_6s_13_1_1_U513                                               |hls_sparse_mul_7ns_6s_13_1_1_875                                                                                      |     57|
|2637  |    mul_7ns_6s_13_1_1_U514                                               |hls_sparse_mul_7ns_6s_13_1_1_876                                                                                      |     57|
|2638  |    mul_7ns_6s_13_1_1_U515                                               |hls_sparse_mul_7ns_6s_13_1_1_877                                                                                      |     56|
|2639  |    mul_7ns_6s_13_1_1_U516                                               |hls_sparse_mul_7ns_6s_13_1_1_878                                                                                      |     56|
|2640  |    mul_7ns_6s_13_1_1_U517                                               |hls_sparse_mul_7ns_6s_13_1_1_879                                                                                      |     58|
|2641  |    mul_7ns_6s_13_1_1_U518                                               |hls_sparse_mul_7ns_6s_13_1_1_880                                                                                      |     57|
|2642  |    mul_7ns_6s_13_1_1_U519                                               |hls_sparse_mul_7ns_6s_13_1_1_881                                                                                      |     57|
|2643  |    mul_7ns_6s_13_1_1_U520                                               |hls_sparse_mul_7ns_6s_13_1_1_882                                                                                      |     56|
|2644  |    mul_7ns_6s_13_1_1_U521                                               |hls_sparse_mul_7ns_6s_13_1_1_883                                                                                      |     56|
|2645  |    mul_7ns_6s_13_1_1_U522                                               |hls_sparse_mul_7ns_6s_13_1_1_884                                                                                      |     56|
|2646  |    mul_7ns_6s_13_1_1_U523                                               |hls_sparse_mul_7ns_6s_13_1_1_885                                                                                      |     57|
|2647  |    mul_7ns_6s_13_1_1_U524                                               |hls_sparse_mul_7ns_6s_13_1_1_886                                                                                      |     57|
|2648  |    mul_7ns_6s_13_1_1_U525                                               |hls_sparse_mul_7ns_6s_13_1_1_887                                                                                      |     56|
|2649  |    mul_7ns_6s_13_1_1_U526                                               |hls_sparse_mul_7ns_6s_13_1_1_888                                                                                      |     60|
|2650  |    mul_7ns_6s_13_1_1_U527                                               |hls_sparse_mul_7ns_6s_13_1_1_889                                                                                      |     58|
|2651  |    mul_7ns_6s_13_1_1_U528                                               |hls_sparse_mul_7ns_6s_13_1_1_890                                                                                      |     56|
|2652  |    mul_7ns_6s_13_1_1_U529                                               |hls_sparse_mul_7ns_6s_13_1_1_891                                                                                      |     57|
|2653  |    mul_7ns_6s_13_1_1_U530                                               |hls_sparse_mul_7ns_6s_13_1_1_892                                                                                      |     57|
|2654  |    mul_7ns_6s_13_1_1_U531                                               |hls_sparse_mul_7ns_6s_13_1_1_893                                                                                      |     57|
|2655  |    mul_7ns_6s_13_1_1_U532                                               |hls_sparse_mul_7ns_6s_13_1_1_894                                                                                      |     56|
|2656  |    mul_7ns_6s_13_1_1_U533                                               |hls_sparse_mul_7ns_6s_13_1_1_895                                                                                      |     58|
|2657  |    mul_7ns_6s_13_1_1_U534                                               |hls_sparse_mul_7ns_6s_13_1_1_896                                                                                      |     56|
|2658  |    mul_7ns_6s_13_1_1_U535                                               |hls_sparse_mul_7ns_6s_13_1_1_897                                                                                      |     57|
|2659  |    mul_7ns_6s_13_1_1_U536                                               |hls_sparse_mul_7ns_6s_13_1_1_898                                                                                      |     57|
|2660  |    mul_7ns_6s_13_1_1_U537                                               |hls_sparse_mul_7ns_6s_13_1_1_899                                                                                      |     57|
|2661  |    mul_7ns_6s_13_1_1_U538                                               |hls_sparse_mul_7ns_6s_13_1_1_900                                                                                      |     56|
|2662  |    mul_7ns_6s_13_1_1_U539                                               |hls_sparse_mul_7ns_6s_13_1_1_901                                                                                      |     59|
|2663  |    mul_7ns_6s_13_1_1_U540                                               |hls_sparse_mul_7ns_6s_13_1_1_902                                                                                      |     56|
|2664  |    mul_7ns_6s_13_1_1_U541                                               |hls_sparse_mul_7ns_6s_13_1_1_903                                                                                      |     57|
|2665  |    mul_7ns_6s_13_1_1_U542                                               |hls_sparse_mul_7ns_6s_13_1_1_904                                                                                      |     61|
|2666  |    mul_7ns_6s_13_1_1_U543                                               |hls_sparse_mul_7ns_6s_13_1_1_905                                                                                      |     59|
|2667  |    mul_7ns_6s_13_1_1_U544                                               |hls_sparse_mul_7ns_6s_13_1_1_906                                                                                      |     56|
|2668  |    mul_7ns_6s_13_1_1_U545                                               |hls_sparse_mul_7ns_6s_13_1_1_907                                                                                      |     59|
|2669  |    mul_7ns_6s_13_1_1_U546                                               |hls_sparse_mul_7ns_6s_13_1_1_908                                                                                      |     59|
|2670  |    mul_7ns_6s_13_1_1_U547                                               |hls_sparse_mul_7ns_6s_13_1_1_909                                                                                      |     57|
|2671  |    mul_7ns_6s_13_1_1_U548                                               |hls_sparse_mul_7ns_6s_13_1_1_910                                                                                      |     57|
|2672  |    mul_7ns_6s_13_1_1_U549                                               |hls_sparse_mul_7ns_6s_13_1_1_911                                                                                      |     56|
|2673  |    mul_7ns_6s_13_1_1_U550                                               |hls_sparse_mul_7ns_6s_13_1_1_912                                                                                      |     56|
|2674  |    mul_7ns_6s_13_1_1_U551                                               |hls_sparse_mul_7ns_6s_13_1_1_913                                                                                      |     55|
|2675  |    mul_7ns_6s_13_1_1_U552                                               |hls_sparse_mul_7ns_6s_13_1_1_914                                                                                      |     58|
|2676  |    mul_7ns_6s_13_1_1_U553                                               |hls_sparse_mul_7ns_6s_13_1_1_915                                                                                      |     58|
|2677  |    mul_7ns_6s_13_1_1_U554                                               |hls_sparse_mul_7ns_6s_13_1_1_916                                                                                      |     57|
|2678  |    mul_7ns_6s_13_1_1_U555                                               |hls_sparse_mul_7ns_6s_13_1_1_917                                                                                      |     57|
|2679  |    mul_7ns_6s_13_1_1_U556                                               |hls_sparse_mul_7ns_6s_13_1_1_918                                                                                      |     59|
|2680  |    mul_7ns_6s_13_1_1_U557                                               |hls_sparse_mul_7ns_6s_13_1_1_919                                                                                      |     58|
|2681  |    mul_7ns_6s_13_1_1_U558                                               |hls_sparse_mul_7ns_6s_13_1_1_920                                                                                      |     58|
|2682  |    mul_7ns_6s_13_1_1_U559                                               |hls_sparse_mul_7ns_6s_13_1_1_921                                                                                      |     57|
|2683  |    mul_7ns_6s_13_1_1_U560                                               |hls_sparse_mul_7ns_6s_13_1_1_922                                                                                      |     57|
|2684  |    mul_7ns_6s_13_1_1_U561                                               |hls_sparse_mul_7ns_6s_13_1_1_923                                                                                      |     57|
|2685  |    mul_7ns_6s_13_1_1_U562                                               |hls_sparse_mul_7ns_6s_13_1_1_924                                                                                      |     57|
|2686  |    mul_7ns_6s_13_1_1_U563                                               |hls_sparse_mul_7ns_6s_13_1_1_925                                                                                      |     58|
|2687  |    mul_7ns_6s_13_1_1_U564                                               |hls_sparse_mul_7ns_6s_13_1_1_926                                                                                      |     58|
|2688  |    mul_7ns_6s_13_1_1_U565                                               |hls_sparse_mul_7ns_6s_13_1_1_927                                                                                      |     57|
|2689  |    mul_7ns_6s_13_1_1_U566                                               |hls_sparse_mul_7ns_6s_13_1_1_928                                                                                      |     57|
|2690  |    mul_7ns_6s_13_1_1_U567                                               |hls_sparse_mul_7ns_6s_13_1_1_929                                                                                      |     57|
|2691  |    mul_7ns_6s_13_1_1_U568                                               |hls_sparse_mul_7ns_6s_13_1_1_930                                                                                      |     57|
|2692  |    mul_7ns_6s_13_1_1_U569                                               |hls_sparse_mul_7ns_6s_13_1_1_931                                                                                      |     59|
|2693  |    mul_7ns_6s_13_1_1_U570                                               |hls_sparse_mul_7ns_6s_13_1_1_932                                                                                      |     59|
|2694  |    mul_7ns_6s_13_1_1_U571                                               |hls_sparse_mul_7ns_6s_13_1_1_933                                                                                      |     57|
|2695  |    mul_7ns_6s_13_1_1_U572                                               |hls_sparse_mul_7ns_6s_13_1_1_934                                                                                      |     57|
|2696  |    mul_7ns_6s_13_1_1_U573                                               |hls_sparse_mul_7ns_6s_13_1_1_935                                                                                      |     56|
|2697  |    mul_7ns_6s_13_1_1_U574                                               |hls_sparse_mul_7ns_6s_13_1_1_936                                                                                      |     56|
|2698  |    mul_7ns_6s_13_1_1_U575                                               |hls_sparse_mul_7ns_6s_13_1_1_937                                                                                      |     59|
|2699  |    mul_7ns_6s_13_1_1_U576                                               |hls_sparse_mul_7ns_6s_13_1_1_938                                                                                      |     59|
|2700  |    mul_7ns_6s_13_1_1_U577                                               |hls_sparse_mul_7ns_6s_13_1_1_939                                                                                      |     57|
|2701  |    mul_7ns_6s_13_1_1_U578                                               |hls_sparse_mul_7ns_6s_13_1_1_940                                                                                      |     57|
|2702  |    mul_7ns_6s_13_1_1_U579                                               |hls_sparse_mul_7ns_6s_13_1_1_941                                                                                      |     56|
|2703  |    mul_7ns_6s_13_1_1_U580                                               |hls_sparse_mul_7ns_6s_13_1_1_942                                                                                      |     56|
|2704  |    mul_7ns_6s_13_1_1_U581                                               |hls_sparse_mul_7ns_6s_13_1_1_943                                                                                      |     58|
|2705  |    mul_7ns_6s_13_1_1_U582                                               |hls_sparse_mul_7ns_6s_13_1_1_944                                                                                      |     58|
|2706  |    mul_7ns_6s_13_1_1_U583                                               |hls_sparse_mul_7ns_6s_13_1_1_945                                                                                      |     57|
|2707  |    mul_7ns_6s_13_1_1_U584                                               |hls_sparse_mul_7ns_6s_13_1_1_946                                                                                      |     57|
|2708  |    mul_7ns_6s_13_1_1_U585                                               |hls_sparse_mul_7ns_6s_13_1_1_947                                                                                      |     57|
|2709  |    mul_7ns_6s_13_1_1_U586                                               |hls_sparse_mul_7ns_6s_13_1_1_948                                                                                      |     57|
|2710  |    mul_7ns_6s_13_1_1_U587                                               |hls_sparse_mul_7ns_6s_13_1_1_949                                                                                      |     58|
|2711  |    mul_7ns_6s_13_1_1_U588                                               |hls_sparse_mul_7ns_6s_13_1_1_950                                                                                      |     56|
|2712  |    mul_7ns_6s_13_1_1_U589                                               |hls_sparse_mul_7ns_6s_13_1_1_951                                                                                      |     57|
|2713  |    mul_7ns_6s_13_1_1_U590                                               |hls_sparse_mul_7ns_6s_13_1_1_952                                                                                      |     57|
|2714  |    mul_7ns_6s_13_1_1_U591                                               |hls_sparse_mul_7ns_6s_13_1_1_953                                                                                      |     56|
|2715  |    mul_7ns_6s_13_1_1_U592                                               |hls_sparse_mul_7ns_6s_13_1_1_954                                                                                      |     59|
|2716  |    mul_7ns_6s_13_1_1_U593                                               |hls_sparse_mul_7ns_6s_13_1_1_955                                                                                      |     57|
|2717  |    mul_7ns_6s_13_1_1_U594                                               |hls_sparse_mul_7ns_6s_13_1_1_956                                                                                      |     56|
|2718  |    mul_7ns_6s_13_1_1_U595                                               |hls_sparse_mul_7ns_6s_13_1_1_957                                                                                      |     57|
|2719  |    mul_7ns_6s_13_1_1_U596                                               |hls_sparse_mul_7ns_6s_13_1_1_958                                                                                      |     57|
|2720  |    mul_7ns_6s_13_1_1_U597                                               |hls_sparse_mul_7ns_6s_13_1_1_959                                                                                      |     59|
|2721  |    mul_7ns_6s_13_1_1_U598                                               |hls_sparse_mul_7ns_6s_13_1_1_960                                                                                      |     56|
|2722  |    mul_7ns_6s_13_1_1_U599                                               |hls_sparse_mul_7ns_6s_13_1_1_961                                                                                      |     58|
|2723  |    mul_7ns_6s_13_1_1_U600                                               |hls_sparse_mul_7ns_6s_13_1_1_962                                                                                      |     56|
|2724  |    mul_7ns_6s_13_1_1_U601                                               |hls_sparse_mul_7ns_6s_13_1_1_963                                                                                      |     57|
|2725  |    mul_7ns_6s_13_1_1_U602                                               |hls_sparse_mul_7ns_6s_13_1_1_964                                                                                      |     59|
|2726  |    mul_7ns_6s_13_1_1_U603                                               |hls_sparse_mul_7ns_6s_13_1_1_965                                                                                      |     57|
|2727  |    mul_7ns_6s_13_1_1_U604                                               |hls_sparse_mul_7ns_6s_13_1_1_966                                                                                      |     58|
|2728  |    mul_7ns_6s_13_1_1_U605                                               |hls_sparse_mul_7ns_6s_13_1_1_967                                                                                      |     56|
|2729  |    mul_7ns_6s_13_1_1_U606                                               |hls_sparse_mul_7ns_6s_13_1_1_968                                                                                      |     59|
|2730  |    mul_7ns_6s_13_1_1_U607                                               |hls_sparse_mul_7ns_6s_13_1_1_969                                                                                      |     57|
|2731  |    mul_7ns_6s_13_1_1_U608                                               |hls_sparse_mul_7ns_6s_13_1_1_970                                                                                      |     57|
|2732  |    mul_7ns_6s_13_1_1_U609                                               |hls_sparse_mul_7ns_6s_13_1_1_971                                                                                      |     56|
|2733  |    mul_7ns_6s_13_1_1_U610                                               |hls_sparse_mul_7ns_6s_13_1_1_972                                                                                      |     56|
|2734  |    mul_7ns_6s_13_1_1_U611                                               |hls_sparse_mul_7ns_6s_13_1_1_973                                                                                      |     59|
|2735  |    mul_7ns_6s_13_1_1_U612                                               |hls_sparse_mul_7ns_6s_13_1_1_974                                                                                      |     57|
|2736  |    mul_7ns_6s_13_1_1_U613                                               |hls_sparse_mul_7ns_6s_13_1_1_975                                                                                      |     56|
|2737  |    mul_7ns_6s_13_1_1_U614                                               |hls_sparse_mul_7ns_6s_13_1_1_976                                                                                      |     59|
|2738  |    mul_7ns_6s_13_1_1_U615                                               |hls_sparse_mul_7ns_6s_13_1_1_977                                                                                      |     57|
|2739  |    mul_7ns_6s_13_1_1_U616                                               |hls_sparse_mul_7ns_6s_13_1_1_978                                                                                      |     56|
|2740  |    mul_7ns_6s_13_1_1_U617                                               |hls_sparse_mul_7ns_6s_13_1_1_979                                                                                      |     57|
|2741  |    mul_7ns_6s_13_1_1_U618                                               |hls_sparse_mul_7ns_6s_13_1_1_980                                                                                      |     57|
|2742  |    mul_7ns_6s_13_1_1_U619                                               |hls_sparse_mul_7ns_6s_13_1_1_981                                                                                      |     56|
|2743  |    mul_7ns_6s_13_1_1_U620                                               |hls_sparse_mul_7ns_6s_13_1_1_982                                                                                      |     59|
|2744  |    mul_7ns_6s_13_1_1_U621                                               |hls_sparse_mul_7ns_6s_13_1_1_983                                                                                      |     58|
|2745  |    mul_7ns_6s_13_1_1_U622                                               |hls_sparse_mul_7ns_6s_13_1_1_984                                                                                      |     56|
|2746  |    mul_7ns_6s_13_1_1_U623                                               |hls_sparse_mul_7ns_6s_13_1_1_985                                                                                      |     58|
|2747  |    mul_7ns_6s_13_1_1_U624                                               |hls_sparse_mul_7ns_6s_13_1_1_986                                                                                      |     57|
|2748  |    mul_7ns_6s_13_1_1_U625                                               |hls_sparse_mul_7ns_6s_13_1_1_987                                                                                      |     57|
|2749  |    mul_7ns_6s_13_1_1_U626                                               |hls_sparse_mul_7ns_6s_13_1_1_988                                                                                      |     55|
|2750  |    mul_7ns_6s_13_1_1_U627                                               |hls_sparse_mul_7ns_6s_13_1_1_989                                                                                      |     57|
|2751  |    mul_7ns_6s_13_1_1_U628                                               |hls_sparse_mul_7ns_6s_13_1_1_990                                                                                      |     57|
|2752  |    mul_7ns_6s_13_1_1_U629                                               |hls_sparse_mul_7ns_6s_13_1_1_991                                                                                      |     59|
|2753  |    mul_7ns_6s_13_1_1_U630                                               |hls_sparse_mul_7ns_6s_13_1_1_992                                                                                      |     57|
|2754  |    mul_7ns_6s_13_1_1_U631                                               |hls_sparse_mul_7ns_6s_13_1_1_993                                                                                      |     56|
|2755  |    mul_7ns_6s_13_1_1_U632                                               |hls_sparse_mul_7ns_6s_13_1_1_994                                                                                      |     58|
|2756  |    mul_7ns_6s_13_1_1_U633                                               |hls_sparse_mul_7ns_6s_13_1_1_995                                                                                      |     57|
|2757  |    mul_7ns_6s_13_1_1_U634                                               |hls_sparse_mul_7ns_6s_13_1_1_996                                                                                      |     57|
|2758  |    mul_7ns_6s_13_1_1_U635                                               |hls_sparse_mul_7ns_6s_13_1_1_997                                                                                      |     56|
|2759  |    mul_7ns_6s_13_1_1_U636                                               |hls_sparse_mul_7ns_6s_13_1_1_998                                                                                      |     59|
|2760  |    mul_7ns_6s_13_1_1_U637                                               |hls_sparse_mul_7ns_6s_13_1_1_999                                                                                      |     57|
|2761  |    mul_7ns_6s_13_1_1_U638                                               |hls_sparse_mul_7ns_6s_13_1_1_1000                                                                                     |     59|
|2762  |    mul_7ns_6s_13_1_1_U639                                               |hls_sparse_mul_7ns_6s_13_1_1_1001                                                                                     |     57|
|2763  |    mul_7ns_6s_13_1_1_U640                                               |hls_sparse_mul_7ns_6s_13_1_1_1002                                                                                     |     56|
|2764  |    mul_7ns_6s_13_1_1_U641                                               |hls_sparse_mul_7ns_6s_13_1_1_1003                                                                                     |     59|
|2765  |    mul_7ns_6s_13_1_1_U642                                               |hls_sparse_mul_7ns_6s_13_1_1_1004                                                                                     |     58|
|2766  |    mul_7ns_6s_13_1_1_U643                                               |hls_sparse_mul_7ns_6s_13_1_1_1005                                                                                     |     56|
|2767  |    mul_7ns_6s_13_1_1_U644                                               |hls_sparse_mul_7ns_6s_13_1_1_1006                                                                                     |     56|
|2768  |    mul_7ns_6s_13_1_1_U645                                               |hls_sparse_mul_7ns_6s_13_1_1_1007                                                                                     |     57|
|2769  |    mul_7ns_6s_13_1_1_U646                                               |hls_sparse_mul_7ns_6s_13_1_1_1008                                                                                     |     56|
|2770  |  sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_12_U0             |hls_sparse_sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_12_s                                                  |   5638|
|2771  |    flow_control_loop_pipe_U                                             |hls_sparse_flow_control_loop_pipe                                                                                     |      3|
|2772  |    mux_9_4_7_1_1_U804                                                   |hls_sparse_mux_9_4_7_1_1                                                                                              |      9|
|2773  |    mux_9_4_7_1_1_U805                                                   |hls_sparse_mux_9_4_7_1_1_596                                                                                          |      9|
|2774  |    mux_9_4_7_1_1_U809                                                   |hls_sparse_mux_9_4_7_1_1_597                                                                                          |     14|
|2775  |    mux_9_4_7_1_1_U810                                                   |hls_sparse_mux_9_4_7_1_1_598                                                                                          |     12|
|2776  |    mux_9_4_7_1_1_U814                                                   |hls_sparse_mux_9_4_7_1_1_599                                                                                          |     14|
|2777  |    mux_9_4_7_1_1_U815                                                   |hls_sparse_mux_9_4_7_1_1_600                                                                                          |     12|
|2778  |    mux_9_4_7_1_1_U819                                                   |hls_sparse_mux_9_4_7_1_1_601                                                                                          |     14|
|2779  |    mux_9_4_7_1_1_U820                                                   |hls_sparse_mux_9_4_7_1_1_602                                                                                          |     12|
|2780  |    mux_9_4_9_1_1_U806                                                   |hls_sparse_mux_9_4_9_1_1                                                                                              |     18|
|2781  |    mux_9_4_9_1_1_U807                                                   |hls_sparse_mux_9_4_9_1_1_603                                                                                          |     18|
|2782  |    mux_9_4_9_1_1_U808                                                   |hls_sparse_mux_9_4_9_1_1_604                                                                                          |     18|
|2783  |    mux_9_4_9_1_1_U811                                                   |hls_sparse_mux_9_4_9_1_1_605                                                                                          |     18|
|2784  |    mux_9_4_9_1_1_U812                                                   |hls_sparse_mux_9_4_9_1_1_606                                                                                          |     18|
|2785  |    mux_9_4_9_1_1_U813                                                   |hls_sparse_mux_9_4_9_1_1_607                                                                                          |     18|
|2786  |    mux_9_4_9_1_1_U816                                                   |hls_sparse_mux_9_4_9_1_1_608                                                                                          |     18|
|2787  |    mux_9_4_9_1_1_U817                                                   |hls_sparse_mux_9_4_9_1_1_609                                                                                          |     18|
|2788  |    mux_9_4_9_1_1_U818                                                   |hls_sparse_mux_9_4_9_1_1_610                                                                                          |     18|
|2789  |    mux_9_4_9_1_1_U821                                                   |hls_sparse_mux_9_4_9_1_1_611                                                                                          |     18|
|2790  |    mux_9_4_9_1_1_U822                                                   |hls_sparse_mux_9_4_9_1_1_612                                                                                          |     18|
|2791  |    mux_9_4_9_1_1_U823                                                   |hls_sparse_mux_9_4_9_1_1_613                                                                                          |     18|
|2792  |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_12_10_U0    |hls_sparse_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_12_10                                           | 132099|
|2793  |    call_ret1267_operator_s_fu_29662                                     |hls_sparse_operator_s_486                                                                                             |      2|
|2794  |    call_ret1268_operator_s_fu_29672                                     |hls_sparse_operator_s_487                                                                                             |      2|
|2795  |    call_ret1269_operator_s_fu_29682                                     |hls_sparse_operator_s_488                                                                                             |      2|
|2796  |    call_ret1270_operator_s_fu_29690                                     |hls_sparse_operator_s_489                                                                                             |      2|
|2797  |    call_ret1271_operator_s_fu_29700                                     |hls_sparse_operator_s_490                                                                                             |      2|
|2798  |    call_ret1272_operator_s_fu_29710                                     |hls_sparse_operator_s_491                                                                                             |      2|
|2799  |    call_ret1273_operator_s_fu_29718                                     |hls_sparse_operator_s_492                                                                                             |      2|
|2800  |    call_ret798_operator_s_fu_25886                                      |hls_sparse_operator_s_564                                                                                             |      2|
|2801  |    call_ret799_operator_s_fu_25896                                      |hls_sparse_operator_s_565                                                                                             |      2|
|2802  |    call_ret800_operator_s_fu_25906                                      |hls_sparse_operator_s_566                                                                                             |      2|
|2803  |    call_ret801_operator_s_fu_25914                                      |hls_sparse_operator_s_567                                                                                             |      2|
|2804  |    call_ret802_operator_s_fu_25924                                      |hls_sparse_operator_s_568                                                                                             |      2|
|2805  |    call_ret803_operator_s_fu_25934                                      |hls_sparse_operator_s_569                                                                                             |      2|
|2806  |    call_ret804_operator_s_fu_25942                                      |hls_sparse_operator_s_570                                                                                             |      2|
|2807  |    call_ret805_operator_s_fu_25950                                      |hls_sparse_operator_s_571                                                                                             |      2|
|2808  |    call_ret806_operator_s_fu_25960                                      |hls_sparse_operator_s_572                                                                                             |      2|
|2809  |    call_ret807_operator_s_fu_25970                                      |hls_sparse_operator_s_573                                                                                             |      2|
|2810  |    call_ret808_operator_s_fu_25978                                      |hls_sparse_operator_s_574                                                                                             |      2|
|2811  |    call_ret809_operator_s_fu_25988                                      |hls_sparse_operator_s_575                                                                                             |      2|
|2812  |    call_ret810_operator_s_fu_25998                                      |hls_sparse_operator_s_576                                                                                             |      2|
|2813  |    call_ret811_operator_s_fu_26006                                      |hls_sparse_operator_s_577                                                                                             |      2|
|2814  |    grp_operator_s_fu_21150                                              |hls_sparse_operator_s_582                                                                                             |      2|
|2815  |    grp_operator_s_fu_21160                                              |hls_sparse_operator_s_583                                                                                             |      2|
|2816  |    grp_operator_s_fu_21170                                              |hls_sparse_operator_s_584                                                                                             |      2|
|2817  |    grp_operator_s_fu_21178                                              |hls_sparse_operator_s_585                                                                                             |      2|
|2818  |    grp_operator_s_fu_21188                                              |hls_sparse_operator_s_586                                                                                             |      2|
|2819  |    grp_operator_s_fu_21198                                              |hls_sparse_operator_s_587                                                                                             |      2|
|2820  |    grp_operator_s_fu_21206                                              |hls_sparse_operator_s_588                                                                                             |      2|
|2821  |    call_ret1364_operator_s_fu_30430                                     |hls_sparse_operator_s_493                                                                                             |      2|
|2822  |    call_ret1365_operator_s_fu_30440                                     |hls_sparse_operator_s_494                                                                                             |      2|
|2823  |    call_ret1366_operator_s_fu_30450                                     |hls_sparse_operator_s_495                                                                                             |      2|
|2824  |    call_ret1367_operator_s_fu_30458                                     |hls_sparse_operator_s_496                                                                                             |      2|
|2825  |    call_ret1368_operator_s_fu_30468                                     |hls_sparse_operator_s_497                                                                                             |      2|
|2826  |    call_ret1369_operator_s_fu_30478                                     |hls_sparse_operator_s_498                                                                                             |      2|
|2827  |    call_ret1370_operator_s_fu_30486                                     |hls_sparse_operator_s_499                                                                                             |      2|
|2828  |    call_ret1413_operator_s_fu_30814                                     |hls_sparse_operator_s_500                                                                                             |      2|
|2829  |    call_ret1414_operator_s_fu_30824                                     |hls_sparse_operator_s_501                                                                                             |      2|
|2830  |    call_ret1415_operator_s_fu_30834                                     |hls_sparse_operator_s_502                                                                                             |      2|
|2831  |    call_ret1416_operator_s_fu_30842                                     |hls_sparse_operator_s_503                                                                                             |      2|
|2832  |    call_ret1417_operator_s_fu_30852                                     |hls_sparse_operator_s_504                                                                                             |      2|
|2833  |    call_ret1418_operator_s_fu_30862                                     |hls_sparse_operator_s_505                                                                                             |      2|
|2834  |    call_ret1419_operator_s_fu_30870                                     |hls_sparse_operator_s_506                                                                                             |      2|
|2835  |    call_ret256_operator_s_fu_21534                                      |hls_sparse_operator_s_517                                                                                             |      2|
|2836  |    call_ret257_operator_s_fu_21544                                      |hls_sparse_operator_s_518                                                                                             |      2|
|2837  |    call_ret258_operator_s_fu_21554                                      |hls_sparse_operator_s_519                                                                                             |      2|
|2838  |    call_ret259_operator_s_fu_21562                                      |hls_sparse_operator_s_520                                                                                             |      2|
|2839  |    call_ret260_operator_s_fu_21572                                      |hls_sparse_operator_s_521                                                                                             |      2|
|2840  |    call_ret261_operator_s_fu_21582                                      |hls_sparse_operator_s_522                                                                                             |      2|
|2841  |    call_ret262_operator_s_fu_21590                                      |hls_sparse_operator_s_523                                                                                             |      2|
|2842  |    call_ret266_operator_s_fu_21626                                      |hls_sparse_operator_s_524                                                                                             |      2|
|2843  |    grp_operator_s_fu_21214                                              |hls_sparse_operator_s_589                                                                                             |      2|
|2844  |    grp_operator_s_fu_21224                                              |hls_sparse_operator_s_590                                                                                             |      2|
|2845  |    grp_operator_s_fu_21234                                              |hls_sparse_operator_s_591                                                                                             |      2|
|2846  |    grp_operator_s_fu_21242                                              |hls_sparse_operator_s_592                                                                                             |      2|
|2847  |    grp_operator_s_fu_21252                                              |hls_sparse_operator_s_593                                                                                             |      2|
|2848  |    grp_operator_s_fu_21262                                              |hls_sparse_operator_s_594                                                                                             |      2|
|2849  |    grp_operator_s_fu_21270                                              |hls_sparse_operator_s_595                                                                                             |      2|
|2850  |    call_ret1151_operator_s_fu_28702                                     |hls_sparse_operator_s                                                                                                 |      2|
|2851  |    call_ret1152_operator_s_fu_28712                                     |hls_sparse_operator_s_480                                                                                             |      2|
|2852  |    call_ret1153_operator_s_fu_28722                                     |hls_sparse_operator_s_481                                                                                             |      2|
|2853  |    call_ret1154_operator_s_fu_28730                                     |hls_sparse_operator_s_482                                                                                             |      2|
|2854  |    call_ret1155_operator_s_fu_28740                                     |hls_sparse_operator_s_483                                                                                             |      2|
|2855  |    call_ret1156_operator_s_fu_28750                                     |hls_sparse_operator_s_484                                                                                             |      2|
|2856  |    call_ret1157_operator_s_fu_28758                                     |hls_sparse_operator_s_485                                                                                             |      2|
|2857  |    call_ret499_operator_s_fu_23518                                      |hls_sparse_operator_s_525                                                                                             |      2|
|2858  |    call_ret500_operator_s_fu_23528                                      |hls_sparse_operator_s_526                                                                                             |      2|
|2859  |    call_ret501_operator_s_fu_23538                                      |hls_sparse_operator_s_527                                                                                             |      2|
|2860  |    call_ret502_operator_s_fu_23546                                      |hls_sparse_operator_s_528                                                                                             |      2|
|2861  |    call_ret503_operator_s_fu_23556                                      |hls_sparse_operator_s_529                                                                                             |      2|
|2862  |    call_ret504_operator_s_fu_23566                                      |hls_sparse_operator_s_530                                                                                             |      2|
|2863  |    call_ret505_operator_s_fu_23574                                      |hls_sparse_operator_s_531                                                                                             |      2|
|2864  |    call_ret582_operator_s_fu_24158                                      |hls_sparse_operator_s_532                                                                                             |      2|
|2865  |    call_ret583_operator_s_fu_24168                                      |hls_sparse_operator_s_533                                                                                             |      2|
|2866  |    call_ret584_operator_s_fu_24178                                      |hls_sparse_operator_s_534                                                                                             |      2|
|2867  |    call_ret585_operator_s_fu_24186                                      |hls_sparse_operator_s_535                                                                                             |      2|
|2868  |    call_ret586_operator_s_fu_24196                                      |hls_sparse_operator_s_536                                                                                             |      2|
|2869  |    call_ret587_operator_s_fu_24206                                      |hls_sparse_operator_s_537                                                                                             |      2|
|2870  |    call_ret588_operator_s_fu_24214                                      |hls_sparse_operator_s_538                                                                                             |      2|
|2871  |    call_ret613_operator_s_fu_24414                                      |hls_sparse_operator_s_539                                                                                             |      2|
|2872  |    call_ret614_operator_s_fu_24424                                      |hls_sparse_operator_s_540                                                                                             |      2|
|2873  |    call_ret615_operator_s_fu_24434                                      |hls_sparse_operator_s_541                                                                                             |      2|
|2874  |    call_ret616_operator_s_fu_24442                                      |hls_sparse_operator_s_542                                                                                             |      2|
|2875  |    call_ret617_operator_s_fu_24452                                      |hls_sparse_operator_s_543                                                                                             |      2|
|2876  |    call_ret618_operator_s_fu_24462                                      |hls_sparse_operator_s_544                                                                                             |      2|
|2877  |    call_ret619_operator_s_fu_24470                                      |hls_sparse_operator_s_545                                                                                             |      2|
|2878  |    grp_operator_s_fu_19972                                              |hls_sparse_operator_s_578                                                                                             |      2|
|2879  |    call_ret1507_operator_s_fu_31582                                     |hls_sparse_operator_s_507                                                                                             |      2|
|2880  |    call_ret1508_operator_s_fu_31592                                     |hls_sparse_operator_s_508                                                                                             |      2|
|2881  |    call_ret1509_operator_s_fu_31602                                     |hls_sparse_operator_s_509                                                                                             |      2|
|2882  |    call_ret1510_operator_s_fu_31610                                     |hls_sparse_operator_s_510                                                                                             |      2|
|2883  |    call_ret1511_operator_s_fu_31620                                     |hls_sparse_operator_s_511                                                                                             |      2|
|2884  |    call_ret1512_operator_s_fu_31630                                     |hls_sparse_operator_s_512                                                                                             |      2|
|2885  |    call_ret1513_operator_s_fu_31638                                     |hls_sparse_operator_s_513                                                                                             |      2|
|2886  |    call_ret1515_operator_s_fu_31646                                     |hls_sparse_operator_s_514                                                                                             |      2|
|2887  |    call_ret1516_operator_s_fu_31656                                     |hls_sparse_operator_s_515                                                                                             |      2|
|2888  |    call_ret1517_operator_s_fu_31666                                     |hls_sparse_operator_s_516                                                                                             |      2|
|2889  |    call_ret724_operator_s_fu_25310                                      |hls_sparse_operator_s_546                                                                                             |      2|
|2890  |    call_ret725_operator_s_fu_25320                                      |hls_sparse_operator_s_547                                                                                             |      2|
|2891  |    call_ret726_operator_s_fu_25330                                      |hls_sparse_operator_s_548                                                                                             |      2|
|2892  |    call_ret727_operator_s_fu_25338                                      |hls_sparse_operator_s_549                                                                                             |      2|
|2893  |    call_ret728_operator_s_fu_25348                                      |hls_sparse_operator_s_550                                                                                             |      2|
|2894  |    call_ret729_operator_s_fu_25358                                      |hls_sparse_operator_s_551                                                                                             |      2|
|2895  |    call_ret730_operator_s_fu_25366                                      |hls_sparse_operator_s_552                                                                                             |      2|
|2896  |    call_ret774_operator_s_fu_25694                                      |hls_sparse_operator_s_553                                                                                             |      2|
|2897  |    call_ret775_operator_s_fu_25704                                      |hls_sparse_operator_s_554                                                                                             |      2|
|2898  |    call_ret776_operator_s_fu_25714                                      |hls_sparse_operator_s_555                                                                                             |      2|
|2899  |    call_ret780_operator_s_fu_25750                                      |hls_sparse_operator_s_556                                                                                             |      2|
|2900  |    call_ret782_operator_s_fu_25758                                      |hls_sparse_operator_s_557                                                                                             |      2|
|2901  |    call_ret783_operator_s_fu_25768                                      |hls_sparse_operator_s_558                                                                                             |      2|
|2902  |    call_ret784_operator_s_fu_25778                                      |hls_sparse_operator_s_559                                                                                             |      2|
|2903  |    call_ret785_operator_s_fu_25786                                      |hls_sparse_operator_s_560                                                                                             |      2|
|2904  |    call_ret786_operator_s_fu_25796                                      |hls_sparse_operator_s_561                                                                                             |      2|
|2905  |    call_ret787_operator_s_fu_25806                                      |hls_sparse_operator_s_562                                                                                             |      2|
|2906  |    call_ret788_operator_s_fu_25814                                      |hls_sparse_operator_s_563                                                                                             |      2|
|2907  |    grp_operator_s_fu_20254                                              |hls_sparse_operator_s_579                                                                                             |      2|
|2908  |    grp_operator_s_fu_20264                                              |hls_sparse_operator_s_580                                                                                             |      2|
|2909  |    grp_operator_s_fu_20274                                              |hls_sparse_operator_s_581                                                                                             |      2|
|2910  |  sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_1_4_U0 |hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_1_4_s                                      |   3934|
|2911  |  sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_U0 |hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_12_3_2_s                                      |  11084|
|2912  |  sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_1_U0          |hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_1_s                                               |    137|
|2913  |  sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_3_U0          |hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_12_3_s                                               |    458|
+------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:15 ; elapsed = 00:10:14 . Memory (MB): peak = 5341.523 ; gain = 2901.047 ; free physical = 416904 ; free virtual = 824456
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 841 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:18 ; elapsed = 00:10:16 . Memory (MB): peak = 5345.434 ; gain = 2904.957 ; free physical = 430952 ; free virtual = 838505
Synthesis Optimization Complete : Time (s): cpu = 00:08:18 ; elapsed = 00:10:16 . Memory (MB): peak = 5345.434 ; gain = 2904.957 ; free physical = 430998 ; free virtual = 838505
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5357.523 ; gain = 0.000 ; free physical = 430917 ; free virtual = 838464
INFO: [Netlist 29-17] Analyzing 47157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 9 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q3_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q5_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q7_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q9_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/tmp_160_reg_1675_pp0_iter2_reg_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5811.242 ; gain = 0.000 ; free physical = 430428 ; free virtual = 838107
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26300 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 695 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 25604 instances

Synth Design complete | Checksum: e93a9775
INFO: [Common 17-83] Releasing license: Synthesis
342 Infos, 209 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:57 ; elapsed = 00:11:54 . Memory (MB): peak = 5811.242 ; gain = 3394.840 ; free physical = 430424 ; free virtual = 838103
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18723.147; main = 5079.982; forked = 14284.653
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23780.508; main = 5811.246; forked = 18438.980
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5875.273 ; gain = 64.031 ; free physical = 430310 ; free virtual = 838113

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 108fd781b

Time (s): cpu = 00:02:09 ; elapsed = 00:00:36 . Memory (MB): peak = 6470.758 ; gain = 595.484 ; free physical = 429172 ; free virtual = 837531

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 520 inverters resulting in an inversion of 3802 pins
INFO: [Opt 31-138] Pushed 21 inverter(s) to 50 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 77072d71

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 6473.727 ; gain = 0.000 ; free physical = 429197 ; free virtual = 837564
INFO: [Opt 31-389] Phase Retarget created 3053 cells and removed 4000 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 148f7733c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 6473.727 ; gain = 0.000 ; free physical = 429221 ; free virtual = 837588
INFO: [Opt 31-389] Phase Constant propagation created 675 cells and removed 1820 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13714619f

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 6473.727 ; gain = 0.000 ; free physical = 429203 ; free virtual = 837570
INFO: [Opt 31-389] Phase Sweep created 12 cells and removed 85 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 9fedb039

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 6473.727 ; gain = 0.000 ; free physical = 429188 ; free virtual = 837556
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 9 inverters resulting in an inversion of 25 pins
Phase 5 Post Processing Netlist | Checksum: d54db805

Time (s): cpu = 00:01:28 ; elapsed = 00:01:05 . Memory (MB): peak = 6473.727 ; gain = 0.000 ; free physical = 429164 ; free virtual = 837531
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 9 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            3053  |            4000  |                                              0  |
|  Constant propagation         |             675  |            1820  |                                              0  |
|  Sweep                        |              12  |              85  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               9  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d7e442dc

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 6473.727 ; gain = 0.000 ; free physical = 429161 ; free virtual = 837528

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: d7e442dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7976.703 ; gain = 0.000 ; free physical = 427610 ; free virtual = 836234
Ending Power Optimization Task | Checksum: d7e442dc

Time (s): cpu = 00:04:37 ; elapsed = 00:01:42 . Memory (MB): peak = 7976.703 ; gain = 1502.977 ; free physical = 427673 ; free virtual = 836296

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d7e442dc

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7976.703 ; gain = 0.000 ; free physical = 427673 ; free virtual = 836296

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 7976.703 ; gain = 0.000 ; free physical = 427672 ; free virtual = 836295
Ending Netlist Obfuscation Task | Checksum: d7e442dc

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.2 . Memory (MB): peak = 7976.703 ; gain = 0.000 ; free physical = 427670 ; free virtual = 836294
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:08:26 ; elapsed = 00:03:33 . Memory (MB): peak = 7976.703 ; gain = 2165.461 ; free physical = 427668 ; free virtual = 836292
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7976.703 ; gain = 0.000 ; free physical = 427609 ; free virtual = 836233
INFO: [Common 17-206] Exiting Vivado at Sun Jul 13 09:07:27 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h16m50s *****
INFO: [HLS 200-112] Total CPU user time: 4179.96 seconds. Total CPU system time: 92.71 seconds. Total elapsed time: 4033.28 seconds; peak allocated memory: 7.320 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Jul 13 09:07:40 2025...
