\hypertarget{stm32f101xb_8h}{}\doxysection{Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F1xx/\+Include/stm32f101xb.h File Reference}
\label{stm32f101xb_8h}\index{Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f101xb.h@{Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f101xb.h}}


CMSIS Cortex-\/\+M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for STM32\+F1xx devices. ~\newline
  


{\ttfamily \#include \char`\"{}core\+\_\+cm3.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}system\+\_\+stm32f1xx.\+h\char`\"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
Include dependency graph for stm32f101xb.\+h\+:
% FIG 0
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_b_k_p___type_def}{BKP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Backup Registers ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_o_b___type_def}{OB\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Option Bytes Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_f_i_o___type_def}{AFIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Alternate Function I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter Integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Timers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac6a3f185c4640e06443c18b3c8d93f53}{\+\_\+\+\_\+\+CM3\+\_\+\+REV}}~0x0200U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M3 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~0U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0U
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~0x08000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga443a2786535d83e32dfdc2b29e379332}{FLASH\+\_\+\+BANK1\+\_\+\+END}}~0x0801\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~0x20000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~0x22000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~0x42000000\+UL
\item 
\#define {\bfseries APB1\+PERIPH\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\#define {\bfseries APB2\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000\+UL)
\item 
\#define {\bfseries AHBPERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)
\item 
\#define {\bfseries TIM2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00000000\+UL)
\item 
\#define {\bfseries TIM3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00000400\+UL)
\item 
\#define {\bfseries TIM4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00000800\+UL)
\item 
\#define {\bfseries RTC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00002800\+UL)
\item 
\#define {\bfseries WWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00002\+C00\+UL)
\item 
\#define {\bfseries IWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00003000\+UL)
\item 
\#define {\bfseries SPI2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00003800\+UL)
\item 
\#define {\bfseries USART2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00004400\+UL)
\item 
\#define {\bfseries USART3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00004800\+UL)
\item 
\#define {\bfseries I2\+C1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00005400\+UL)
\item 
\#define {\bfseries I2\+C2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00005800\+UL)
\item 
\#define {\bfseries BKP\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00006\+C00\+UL)
\item 
\#define {\bfseries PWR\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00007000\+UL)
\item 
\#define {\bfseries AFIO\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00000000\+UL)
\item 
\#define {\bfseries EXTI\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00000400\+UL)
\item 
\#define {\bfseries GPIOA\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00000800\+UL)
\item 
\#define {\bfseries GPIOB\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00000\+C00\+UL)
\item 
\#define {\bfseries GPIOC\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00001000\+UL)
\item 
\#define {\bfseries GPIOD\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00001400\+UL)
\item 
\#define {\bfseries GPIOE\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00001800\+UL)
\item 
\#define {\bfseries ADC1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00002400\+UL)
\item 
\#define {\bfseries SPI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00003000\+UL)
\item 
\#define {\bfseries USART1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00003800\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000000\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel1\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000008\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel2\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0000001\+CUL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel3\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000030\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel4\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000044\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel5\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000058\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel6\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0000006\+CUL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel7\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000080\+UL)
\item 
\#define {\bfseries RCC\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00001000\+UL)
\item 
\#define {\bfseries CRC\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00003000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHBPERIPH\+\_\+\+BASE + 0x00002000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}~0x1\+FFFF7\+E0\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}~0x1\+FFFF7\+E8\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~0x1\+FFFF800\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~0x\+E0042000\+UL
\item 
\#define {\bfseries TIM2}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$)TIM2\+\_\+\+BASE)
\item 
\#define {\bfseries TIM3}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$)TIM3\+\_\+\+BASE)
\item 
\#define {\bfseries TIM4}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$)TIM4\+\_\+\+BASE)
\item 
\#define {\bfseries RTC}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$)RTC\+\_\+\+BASE)
\item 
\#define {\bfseries WWDG}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$)WWDG\+\_\+\+BASE)
\item 
\#define {\bfseries IWDG}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$)IWDG\+\_\+\+BASE)
\item 
\#define {\bfseries SPI2}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$)SPI2\+\_\+\+BASE)
\item 
\#define {\bfseries USART2}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$)USART2\+\_\+\+BASE)
\item 
\#define {\bfseries USART3}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$)USART3\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C1}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$)I2\+C1\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C2}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$)I2\+C2\+\_\+\+BASE)
\item 
\#define {\bfseries BKP}~((\mbox{\hyperlink{struct_b_k_p___type_def}{BKP\+\_\+\+Type\+Def}} $\ast$)BKP\+\_\+\+BASE)
\item 
\#define {\bfseries PWR}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$)PWR\+\_\+\+BASE)
\item 
\#define {\bfseries AFIO}~((\mbox{\hyperlink{struct_a_f_i_o___type_def}{AFIO\+\_\+\+Type\+Def}} $\ast$)AFIO\+\_\+\+BASE)
\item 
\#define {\bfseries EXTI}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$)EXTI\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOA}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$)GPIOA\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOB}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$)GPIOB\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOC}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$)GPIOC\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOD}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$)GPIOD\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOE}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$)GPIOE\+\_\+\+BASE)
\item 
\#define {\bfseries ADC1}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$)ADC1\+\_\+\+BASE)
\item 
\#define {\bfseries ADC1\+\_\+\+COMMON}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$)ADC1\+\_\+\+BASE)
\item 
\#define {\bfseries SPI1}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$)SPI1\+\_\+\+BASE)
\item 
\#define {\bfseries USART1}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$)USART1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel1}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel2}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel3}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel4}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel5}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel6}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel7}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define {\bfseries RCC}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$)RCC\+\_\+\+BASE)
\item 
\#define {\bfseries CRC}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$)CRC\+\_\+\+BASE)
\item 
\#define {\bfseries FLASH}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define {\bfseries OB}~((\mbox{\hyperlink{struct_o_b___type_def}{OB\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}})
\item 
\#define {\bfseries DBGMCU}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___hardware___constant___definition_gab9ea77371b070034ca2a56381a7e9de7}{LSI\+\_\+\+STARTUP\+\_\+\+TIME}}~85U
\item 
\#define {\bfseries CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{CRC\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{CRC\+\_\+\+IDR\+\_\+\+IDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{CRC\+\_\+\+CR\+\_\+\+RESET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a3e5d29f5816a97918b938fe9882d8}{PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\+\_\+\+CR\+\_\+\+LPDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a3e5d29f5816a97918b938fe9882d8}{PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8e1dc6252707c24412500e6695fd05}{PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\+\_\+\+CR\+\_\+\+PDDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8e1dc6252707c24412500e6695fd05}{PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3f54b99913b0d6413df2b3d2e4790a}{PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{PWR\+\_\+\+CR\+\_\+\+CWUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3f54b99913b0d6413df2b3d2e4790a}{PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25040e042ac06128a8cd5f858d8912}{PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{PWR\+\_\+\+CR\+\_\+\+CSBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25040e042ac06128a8cd5f858d8912}{PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f556d56181a41dc59ba75be574155ad}{PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\+\_\+\+CR\+\_\+\+PVDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f556d56181a41dc59ba75be574155ad}{PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4e8550b3c0d62156604ce5cdb659a7}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{PWR\+\_\+\+CR\+\_\+\+PLS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4e8550b3c0d62156604ce5cdb659a7}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+0}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+1}}~(0x2\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2}}~(0x4\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}}~0x00000040U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}}~0x00000060U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}}~0x00000080U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}}~0x000000\+A0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}}~0x000000\+C0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7}}~0x000000\+E0U
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dc0f910dd014d87bdb0259f89de5f8}{PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\+\_\+\+CR\+\_\+\+DBP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dc0f910dd014d87bdb0259f89de5f8}{PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506641083e85de1202465b9be1712c24}{PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{PWR\+\_\+\+CSR\+\_\+\+WUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506641083e85de1202465b9be1712c24}{PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46cab51c4455b5ab8264684e0ca5783}{PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{PWR\+\_\+\+CSR\+\_\+\+SBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46cab51c4455b5ab8264684e0ca5783}{PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27c44a96fdf582f2b25d00666a9548}{PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{PWR\+\_\+\+CSR\+\_\+\+PVDO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27c44a96fdf582f2b25d00666a9548}{PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b862445449f084acf74d1105f687da}{PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}{PWR\+\_\+\+CSR\+\_\+\+EWUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b862445449f084acf74d1105f687da}{PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR1\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd7ecf44c301889d805c0bbd3ba9364}{BKP\+\_\+\+DR1\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR1\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93fe6fb7fdba26550964903c65e6a76}{BKP\+\_\+\+DR1\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd7ecf44c301889d805c0bbd3ba9364}{BKP\+\_\+\+DR1\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR2\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9761ad76eb2bc954dc18a8c20881801c}{BKP\+\_\+\+DR2\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR2\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5bf0698730c611befa365d9af1e9d69}{BKP\+\_\+\+DR2\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9761ad76eb2bc954dc18a8c20881801c}{BKP\+\_\+\+DR2\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR3\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ec01ea6870a76e8787cfbed5b3d4bfd}{BKP\+\_\+\+DR3\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR3\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20eceb252f64fe20e458e998935d1aa8}{BKP\+\_\+\+DR3\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ec01ea6870a76e8787cfbed5b3d4bfd}{BKP\+\_\+\+DR3\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR4\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0431a06c570c4cdf1d183c1f6e87879d}{BKP\+\_\+\+DR4\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR4\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d8d13d7e78c9963fbd4efbfc176c55}{BKP\+\_\+\+DR4\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0431a06c570c4cdf1d183c1f6e87879d}{BKP\+\_\+\+DR4\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR5\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a3d38da792db9528f374fcccd34ad19}{BKP\+\_\+\+DR5\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR5\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb21f36a74563bffacf9a47ec0b6cf3}{BKP\+\_\+\+DR5\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a3d38da792db9528f374fcccd34ad19}{BKP\+\_\+\+DR5\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR6\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04530c9a24f1c434284ad722e6502cdc}{BKP\+\_\+\+DR6\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR6\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38085c3926abbf483ba60ef9495eb8db}{BKP\+\_\+\+DR6\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04530c9a24f1c434284ad722e6502cdc}{BKP\+\_\+\+DR6\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR7\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6576bb517f250085d3287168fd1df8}{BKP\+\_\+\+DR7\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR7\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e99b1b85bf33bf9f6ce79c3a30ae03b}{BKP\+\_\+\+DR7\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6576bb517f250085d3287168fd1df8}{BKP\+\_\+\+DR7\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR8\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad219b20783e4883262d64470dfa6f0ea}{BKP\+\_\+\+DR8\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR8\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95495c00cbbaf0495fb42be0ca7ce633}{BKP\+\_\+\+DR8\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad219b20783e4883262d64470dfa6f0ea}{BKP\+\_\+\+DR8\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR9\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7296183435aef8135348f9c8f042ab}{BKP\+\_\+\+DR9\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR9\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f5a18517f79bedaa6576a295285c0ad}{BKP\+\_\+\+DR9\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7296183435aef8135348f9c8f042ab}{BKP\+\_\+\+DR9\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR10\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa758a621b6453814df4e8e9d3b4466b1}{BKP\+\_\+\+DR10\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR10\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2feea44d20bbb9e0f20a3b774c8935c2}{BKP\+\_\+\+DR10\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa758a621b6453814df4e8e9d3b4466b1}{BKP\+\_\+\+DR10\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP\+\_\+\+NUMBER}~10
\item 
\#define {\bfseries BKP\+\_\+\+RTCCR\+\_\+\+CAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecee89779a7eb707ce00cadabe4cced}{BKP\+\_\+\+RTCCR\+\_\+\+CAL\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ BKP\+\_\+\+RTCCR\+\_\+\+CAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f2eeeef42c2f7a59d28a9d5eb4c6857}{BKP\+\_\+\+RTCCR\+\_\+\+CAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecee89779a7eb707ce00cadabe4cced}{BKP\+\_\+\+RTCCR\+\_\+\+CAL\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+RTCCR\+\_\+\+CCO\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad630fd985ef8822ceaab7b830b58e773}{BKP\+\_\+\+RTCCR\+\_\+\+CCO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+RTCCR\+\_\+\+CCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639d569ffd9211519b910c1e6304f7b3}{BKP\+\_\+\+RTCCR\+\_\+\+CCO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad630fd985ef8822ceaab7b830b58e773}{BKP\+\_\+\+RTCCR\+\_\+\+CCO\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+RTCCR\+\_\+\+ASOE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad0803b61c7dd9f7b298a5898a6b5d}{BKP\+\_\+\+RTCCR\+\_\+\+ASOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+RTCCR\+\_\+\+ASOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga924692225ba4db945660687fe47f50b4}{BKP\+\_\+\+RTCCR\+\_\+\+ASOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad0803b61c7dd9f7b298a5898a6b5d}{BKP\+\_\+\+RTCCR\+\_\+\+ASOE\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+RTCCR\+\_\+\+ASOS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8b4b67ab4f083cd783ec8da328c544}{BKP\+\_\+\+RTCCR\+\_\+\+ASOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+RTCCR\+\_\+\+ASOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d017e8f3c09696cd74e170a95966be4}{BKP\+\_\+\+RTCCR\+\_\+\+ASOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8b4b67ab4f083cd783ec8da328c544}{BKP\+\_\+\+RTCCR\+\_\+\+ASOS\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CR\+\_\+\+TPE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602bbd214a7de36b79a5b8cb3ac73b20}{BKP\+\_\+\+CR\+\_\+\+TPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CR\+\_\+\+TPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb835fd9fbe4d74e598d15de3c12e63}{BKP\+\_\+\+CR\+\_\+\+TPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602bbd214a7de36b79a5b8cb3ac73b20}{BKP\+\_\+\+CR\+\_\+\+TPE\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CR\+\_\+\+TPAL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2133a32b202737c7e10d5b406e2ad68e}{BKP\+\_\+\+CR\+\_\+\+TPAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CR\+\_\+\+TPAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28cd1469212463d8a772b0b67543d320}{BKP\+\_\+\+CR\+\_\+\+TPAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2133a32b202737c7e10d5b406e2ad68e}{BKP\+\_\+\+CR\+\_\+\+TPAL\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CSR\+\_\+\+CTE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4849eaefa0e7d739ab17c88479037a5}{BKP\+\_\+\+CSR\+\_\+\+CTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CSR\+\_\+\+CTE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8cec91d3c30db07961227bcea5c5452}{BKP\+\_\+\+CSR\+\_\+\+CTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4849eaefa0e7d739ab17c88479037a5}{BKP\+\_\+\+CSR\+\_\+\+CTE\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CSR\+\_\+\+CTI\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a87b045ce11df1218eedfe8d0d0ca02}{BKP\+\_\+\+CSR\+\_\+\+CTI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CSR\+\_\+\+CTI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7dc97ae504ef58fb2137c1fdd02fc4e}{BKP\+\_\+\+CSR\+\_\+\+CTI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a87b045ce11df1218eedfe8d0d0ca02}{BKP\+\_\+\+CSR\+\_\+\+CTI\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CSR\+\_\+\+TPIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga580ab6245136d5092a75de43a9a44956}{BKP\+\_\+\+CSR\+\_\+\+TPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CSR\+\_\+\+TPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38baaf48576f4b3ab209369e04d468ad}{BKP\+\_\+\+CSR\+\_\+\+TPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga580ab6245136d5092a75de43a9a44956}{BKP\+\_\+\+CSR\+\_\+\+TPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CSR\+\_\+\+TEF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cb6d0b713c1d4cfc362e8ad05847c4}{BKP\+\_\+\+CSR\+\_\+\+TEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CSR\+\_\+\+TEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a05fe4e45b0dc0b1f970e51085678d}{BKP\+\_\+\+CSR\+\_\+\+TEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cb6d0b713c1d4cfc362e8ad05847c4}{BKP\+\_\+\+CSR\+\_\+\+TEF\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CSR\+\_\+\+TIF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16719e39d941977d4e16370059e7a858}{BKP\+\_\+\+CSR\+\_\+\+TIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CSR\+\_\+\+TIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8317e460ec3e18c78869beacd0bac8}{BKP\+\_\+\+CSR\+\_\+\+TIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16719e39d941977d4e16370059e7a858}{BKP\+\_\+\+CSR\+\_\+\+TIF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\+\_\+\+CR\+\_\+\+HSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c875ded980268c8d87803fde1d3add}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}{RCC\+\_\+\+CR\+\_\+\+HSITRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c875ded980268c8d87803fde1d3add}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cd0084e6349428abdb91755f0a3d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cd0084e6349428abdb91755f0a3d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\+\_\+\+CR\+\_\+\+HSERDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\+\_\+\+CR\+\_\+\+HSEBYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{RCC\+\_\+\+CR\+\_\+\+CSSON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\+\_\+\+CR\+\_\+\+PLLRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}}~0x00000002U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}}~0x00000008U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}}~0x00000080U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}}~0x00000090U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}}~0x000000\+A0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}}~0x000000\+B0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}}~0x000000\+C0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}}~0x000000\+D0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}}~0x000000\+E0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}}~0x000000\+F0U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}~0x00000500U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}}~0x00000600U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}}~0x00000700U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}}~0x00002000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}}~0x00002800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}}~0x00003000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}}~0x00003800U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcb43af90ef56b4020935071a5d82a64}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcb43af90ef56b4020935071a5d82a64}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c74a8025b95975be34bee12dc470c48}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81b5aa588027e12ad1483885db4db3a8}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9514a85f55de77d1c7d7be1f2f1f9665}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV2}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748ba0a0bbb1ad1fe7e4e00f40695402}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV4}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8337d95f8480d74072e817540a333b6c}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV6}}~0x00008000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7898d2e86664877dc43fbc2421a16347}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV8}}~0x0000\+C000U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga084925eb0aca8d042bbd80e71c73246b}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga084925eb0aca8d042bbd80e71c73246b}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d2aec39e3d96338c036054a7f8e55a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d2aec39e3d96338c036054a7f8e55a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8e486249d37ffec565a1db2bd4f488}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9735c088436b547fff3baae2bbaa0426}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8e486249d37ffec565a1db2bd4f488}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb6ca064b9e67d2b5b9b432e34784af5}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c7cc1ebda470255592844cbd05ee1c}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab26410b868aa7b07921560f91852a791}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacce99349c21265ea13b8fe3c9bcda130}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b5fd80bf935fe93794603e8ce0236c}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+HSE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga180cde8fba603992d102c51cc415073e}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+HSE\+\_\+\+DIV2}}~0x00020000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa19a3c7d27836012150a86fd9c950cdf}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL2}}~0x00000000U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL3\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61376db32a9bb6b4607b4081113ebf45}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4c410e818f5a68d58a723e7355e6e8}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61376db32a9bb6b4607b4081113ebf45}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL3\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff05ab077b58db3c1b9018b26d970ec}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066f758a13c7686d1dc709ac0a7d976}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff05ab077b58db3c1b9018b26d970ec}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf69c19c2b47d698eaef0016dc86f5805}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2290e27c9c1b64d2dd076652db40a68}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf69c19c2b47d698eaef0016dc86f5805}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4572366ac2c658b59a26361877ebe5a6}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea3b717fd226bc6ff5a78b711c051eb}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4572366ac2c658b59a26361877ebe5a6}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65a3a76eb1487a9c45160f07673543f}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff8d8dcf3876d1c85657680a64c1696}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65a3a76eb1487a9c45160f07673543f}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae822110b7f4ddbe677315e1d9047c65}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d6580b1595ff2d5c3383218370cfca}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae822110b7f4ddbe677315e1d9047c65}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f708c16ec7bf00892c0df1c85cb437b}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga384c396ec051b958c9a5781c13faf7e5}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f708c16ec7bf00892c0df1c85cb437b}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL10\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45dfab8c0caf6ab1945a7f742cc449c2}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07bb87d09d30874a5eebb32510f647f}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45dfab8c0caf6ab1945a7f742cc449c2}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL10\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL11\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0646b4c63e2dfb41096410e8e2c8cab8}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL11\+\_\+\+Msk}}~(0x9\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad338c178459b97d617398dca92b2a699}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0646b4c63e2dfb41096410e8e2c8cab8}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL11\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL12\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5fcc07d6725594c750c967669c424c0}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL12\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79000f4e48edc56ee6ff315b64dcbfa5}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5fcc07d6725594c750c967669c424c0}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL12\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL13\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ffa03bc154699144543110d46d6a322}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL13\+\_\+\+Msk}}~(0x\+BUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647a6f3d6de31737ca95de9db3925274}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ffa03bc154699144543110d46d6a322}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL13\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL14\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47b43d519f3194836b96434e26cc0d2}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffe33153aa4ffd2fe43439a6d2eaf5c}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47b43d519f3194836b96434e26cc0d2}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL14\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL15\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4811a283a2a26f6929ecd9f86f51b93}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL15\+\_\+\+Msk}}~(0x\+DUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9afaf1b82cb9c1e9c8b34c5b77b3f17}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4811a283a2a26f6929ecd9f86f51b93}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL15\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL16\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21fc8ce2709718db2300481439e1de93}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL16\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd78b92c36f3a3aafc6cc8fbf90a7e7}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21fc8ce2709718db2300481439e1de93}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL16\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga094e2368e960d1ce0d46a76a0d4cf736}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d7212d83114d355736613e6dc1dbde}{RCC\+\_\+\+CFGR\+\_\+\+MCO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga094e2368e960d1ce0d46a76a0d4cf736}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7147402d137ccaa1c8608fcb1d3d2e01}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec148346aa17c67aafebcb616dd57b}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad02d5012ff73e9c839b909887ffde7f}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab345908eef02b3029dd78be58baa0c8d}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+NOCLOCK}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf3b078108fdaf7e66d15ae71ec4181}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+SYSCLK}}~0x04000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f0ac507b8c4e5d443c107d934cfdb1}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSI}}~0x05000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183179f1b1763f38ae88f2d8d90acd70}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSE}}~0x06000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf501b78192ef13a7016e1f2089c9f8a3}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLLCLK\+\_\+\+DIV2}}~0x07000000U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d7212d83114d355736613e6dc1dbde}{RCC\+\_\+\+CFGR\+\_\+\+MCO}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7147402d137ccaa1c8608fcb1d3d2e01}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+0}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec148346aa17c67aafebcb616dd57b}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+1}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad02d5012ff73e9c839b909887ffde7f}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+2}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+NOCLOCK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab345908eef02b3029dd78be58baa0c8d}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+NOCLOCK}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+SYSCLK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf3b078108fdaf7e66d15ae71ec4181}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+SYSCLK}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+HSI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f0ac507b8c4e5d443c107d934cfdb1}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSI}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+HSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183179f1b1763f38ae88f2d8d90acd70}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSE}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65442d202aed917e45ca56bf2e85809}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+PLL\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf501b78192ef13a7016e1f2089c9f8a3}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLLCLK\+\_\+\+DIV2}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2542dd9dbe634971278d2f4e24c3091}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2542dd9dbe634971278d2f4e24c3091}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e246b3d87483bf3ca4a55d470acf4f}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e246b3d87483bf3ca4a55d470acf4f}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72d692b99c4539982fea718b2ba8a6}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72d692b99c4539982fea718b2ba8a6}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbcd4b04177bd2420126b0de418de2e}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbcd4b04177bd2420126b0de418de2e}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d53f154b50703f3ab18f017b7ace1c}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d53f154b50703f3ab18f017b7ace1c}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb3ec455be7a5e4ffbe0abc9e2a77eb}{RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}{RCC\+\_\+\+CIR\+\_\+\+CSSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb3ec455be7a5e4ffbe0abc9e2a77eb}{RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1782e2e14efd1bd9feabf1608fd5a}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1782e2e14efd1bd9feabf1608fd5a}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24446323cbae3ab353f248d23655b822}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24446323cbae3ab353f248d23655b822}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7aeb42d0a5ef8e7bac1876e0689814e}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7aeb42d0a5ef8e7bac1876e0689814e}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6db5519f1bbb1d42ee0f43367e7fd9}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6db5519f1bbb1d42ee0f43367e7fd9}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdb478ae8c7d99d780c78bb68830dd5}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdb478ae8c7d99d780c78bb68830dd5}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11edf191b118ca860e0eca011f113ad9}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11edf191b118ca860e0eca011f113ad9}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1367e36a992aae85f9e8f9921e9426}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1367e36a992aae85f9e8f9921e9426}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657cffa4be41e26f7b5383719dd7781a}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657cffa4be41e26f7b5383719dd7781a}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211dd40005f6152d0e8258d380a6713}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211dd40005f6152d0e8258d380a6713}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee90d2a5649fe386ba87eeead64ada1}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee90d2a5649fe386ba87eeead64ada1}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a9cf76bbf90f432815527965cb5c3e}{RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}{RCC\+\_\+\+CIR\+\_\+\+CSSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a9cf76bbf90f432815527965cb5c3e}{RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d246e99064bac1df1715a67191f7fb0}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54c01f7eac4d00d2011162116931a165}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d246e99064bac1df1715a67191f7fb0}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f8cbb8d7bbfe50c5de3726139120da}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364c5d4966543fe7fa3ef02e1d6c9bde}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f8cbb8d7bbfe50c5de3726139120da}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbccd3b480c9ce3dc03199fbdfd5dac}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b613f6af828f006926a59d2000c4d8}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbccd3b480c9ce3dc03199fbdfd5dac}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4182faecc4093aea136be8c0ac4dc9d0}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db2325306703e2f20b6ea2658b79ae9}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4182faecc4093aea136be8c0ac4dc9d0}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a1e07f654c34e6ad07c18a84ac4f24b}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206daa5c302d774247f217d6eec788df}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a1e07f654c34e6ad07c18a84ac4f24b}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34292524fae537377642201a554849ac}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b818d0d9747621c936ad16c93a4956a}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34292524fae537377642201a554849ac}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPERST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d5b8fe1bd62d4f8878c55c546d56f2}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPERST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPERST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881a72d9654ea036eabb104279b8d5e8}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPERST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d5b8fe1bd62d4f8878c55c546d56f2}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPERST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b0f4bc33ed5d6d5806e5074349bedb}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b0f4bc33ed5d6d5806e5074349bedb}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1a098d575d81ac443b3d6f837a09e1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1a098d575d81ac443b3d6f837a09e1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919c04abb655aa94b244dcebbf647748}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919c04abb655aa94b244dcebbf647748}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beb24842078f8a070ba7f96ca579f43}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beb24842078f8a070ba7f96ca579f43}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fda0adab6e9d4daa6417c17d905214}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fda0adab6e9d4daa6417c17d905214}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc874892d9a40fe90a10ba587a2d103}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d90a520513e93163dd96058874ba7b0}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc874892d9a40fe90a10ba587a2d103}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9ed6c6cee6df40b16793fe7479ea7a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9ed6c6cee6df40b16793fe7479ea7a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1adc26ee7ca9aeb6316ca372633c95e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a720364de988965b6d2f91ed6519570}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1adc26ee7ca9aeb6316ca372633c95e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae378c28cf590c56f5487bd92705d6d54}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae378c28cf590c56f5487bd92705d6d54}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe9da843ef3eb19c556b8eeed4e56bf}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766478ebdcbb647eb3f32962543bd194}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe9da843ef3eb19c556b8eeed4e56bf}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914a46fcb3b028610d9badb471c82bd3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914a46fcb3b028610d9badb471c82bd3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f0587aa806e1f7f144d8e89390ca5b7}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f0587aa806e1f7f144d8e89390ca5b7}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd256e51209c342f43825eb102c4eff}{RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd256e51209c342f43825eb102c4eff}{RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0265ba319e11b43218c1c676d5ad51b9}{RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0265ba319e11b43218c1c676d5ad51b9}{RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82a037ec42681f23b2d2e5148e6c3e0}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82a037ec42681f23b2d2e5148e6c3e0}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866c1a2db1438e1e11ae01b8fbe91998}{RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67d9fc402ce254dd914525bee7361a6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866c1a2db1438e1e11ae01b8fbe91998}{RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd52815fa4f8e5be60988edbd8dc816}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7b860fbeb386425bd7d4ef00ce17c27}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd52815fa4f8e5be60988edbd8dc816}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5ec66ddf581682e54701e94cc64447}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ba85777143e752841c2e6a6977deb9}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5ec66ddf581682e54701e94cc64447}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41a481831c91b281408f5ffb1ea432b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443ef1518a62fa7ecee3f1386b545d8c}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41a481831c91b281408f5ffb1ea432b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c63cc515e4e510c23bd0b4a00b0d12}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778a0ac70714122cf143a6b7b275cc83}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c63cc515e4e510c23bd0b4a00b0d12}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c50e2378b7a8d15c9a2eb89f561efe}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c50e2378b7a8d15c9a2eb89f561efe}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPEEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ce36682f13ae9ff00113cb586b9df3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPEEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPEEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6193d7181f2f19656f08d40182b6f9d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPEEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ce36682f13ae9ff00113cb586b9df3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPEEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed542e8a186c731ad3221c61b4aa81a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed542e8a186c731ad3221c61b4aa81a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39d58d377cd38e5685344b7d9a88ce1c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39d58d377cd38e5685344b7d9a88ce1c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ad274a2f953fdb7c7ce0e6d69e8798}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ad274a2f953fdb7c7ce0e6d69e8798}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510e179108a8914b0830b1ff30951caf}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510e179108a8914b0830b1ff30951caf}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2a4e92cb0eba09a147ee9770195eee}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2a4e92cb0eba09a147ee9770195eee}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db52cc6e4f6e01f5811dec9847dfc95}{RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32a0efcb7062b8ffbf77865951d2a54}{RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db52cc6e4f6e01f5811dec9847dfc95}{RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba08580eae539419497cdd62c530bad}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba08580eae539419497cdd62c530bad}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef489da1fe7bd776d2fc27eb689fd9c4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef489da1fe7bd776d2fc27eb689fd9c4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd0ff191b4b6253b499258e4625cc65}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd0ff191b4b6253b499258e4625cc65}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f52fa1ae42a405334a2cc84f993b2}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f52fa1ae42a405334a2cc84f993b2}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb344f4fbe0d1286860e8c47f73339ce}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb344f4fbe0d1286860e8c47f73339ce}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c65ae31ae9175346857b1ace10645c}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+NOCLOCK}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f6cd2e581dabf6d442145603033205}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSE}}~0x00000100U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66773d3ffb98fb0c7a72e39a224f1cfd}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSI}}~0x00000200U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9db61bfa161573b4225c147d4ea0c3e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+HSE}}~0x00000300U
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\+\_\+\+BDCR\+\_\+\+BDRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{RCC\+\_\+\+CSR\+\_\+\+RMVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea00bd02372ecbc60c5fa71a37dc8dd}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea00bd02372ecbc60c5fa71a37dc8dd}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa2e5bf263c8b736f8b35321646d82d}{GPIO\+\_\+\+CRL\+\_\+\+MODE\+\_\+\+Msk}}~(0x33333333\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423aaaebb1846603eaf2b91f7d2b9fa1}{GPIO\+\_\+\+CRL\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa2e5bf263c8b736f8b35321646d82d}{GPIO\+\_\+\+CRL\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga132fabfaea805979edf71f385110b718}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdd3f5cad389fbe7c96458fb115035b}{GPIO\+\_\+\+CRL\+\_\+\+MODE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga132fabfaea805979edf71f385110b718}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1facefbe58e0198f424d1e4487af72f6}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e03107c8dbdeb512d612bb52d88014e}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff7c74b810f2500360f05aa54bcf0e4c}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ba5b9f5ed5a0ed429893f9cf0425328}{GPIO\+\_\+\+CRL\+\_\+\+MODE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff7c74b810f2500360f05aa54bcf0e4c}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae58972b411ad8d1f9ac4de980bde84d6}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga321825c44a1d436fa483fdf363791ebc}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c8c11d16ac55d957734990a53658a1}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a6c37c1f5fc8e89ae2cb017c4f545b}{GPIO\+\_\+\+CRL\+\_\+\+MODE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c8c11d16ac55d957734990a53658a1}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1acdc817f1d3a0ceedbe13f4ce625a2d}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed274efc4fbcb5a6b9e733fc23f6343}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4428b5434fb5348cadd1f1fa4cc8dd2}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f6e7d1dcc681e79e3ec70f3c13dff7}{GPIO\+\_\+\+CRL\+\_\+\+MODE3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4428b5434fb5348cadd1f1fa4cc8dd2}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7894b794fc3568954dcd0bf4ce97f291}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e0d4d691512704d52c9a4d94921a37}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0072858a88bdc67d3fdfc1997191f080}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c0d876b6305cbf60ec6b3add96658b}{GPIO\+\_\+\+CRL\+\_\+\+MODE4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0072858a88bdc67d3fdfc1997191f080}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae110cd4ac6cc9ad00eec9089ab08a43e}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78534f019846a3c2a541c346798a480b}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d1dee3e39614ca647c80bf553fa706}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6baa7197a06e539323e0d551a19500d9}{GPIO\+\_\+\+CRL\+\_\+\+MODE5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d1dee3e39614ca647c80bf553fa706}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4264ac5999e94bb3807ea2078fa2b7a6}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13de7f1f4a2b6db8afc28785e30d32c7}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e952d61b2edd4145727ad12dcb86d5}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b353c5507b6cc8575a89a4f445dafd6}{GPIO\+\_\+\+CRL\+\_\+\+MODE6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e952d61b2edd4145727ad12dcb86d5}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda9df54fcfbcb8ee978785b08b0b0e6}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c5ba2cfc5febb76210d8cc10a815cd0}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ec386c59ac0fec4c1a1ba4baab76f7}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9050a4d57b9ed8190d730a98bdf4d3f1}{GPIO\+\_\+\+CRL\+\_\+\+MODE7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ec386c59ac0fec4c1a1ba4baab76f7}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441dd58c2652fdd2787c827165a7f052}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae043168c37d4a1c133a9da8cdd94080e}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc88618f3328133e78e317e4db4313c9}{GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Msk}}~(0x33333333\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b71e50e58307256aad81040c855f66c}{GPIO\+\_\+\+CRL\+\_\+\+CNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc88618f3328133e78e317e4db4313c9}{GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9cbd19c91a1068a1f74c2540e71eb7}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c66290c450d7078597125c0e127903}{GPIO\+\_\+\+CRL\+\_\+\+CNF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9cbd19c91a1068a1f74c2540e71eb7}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf8a6e162d564a0f69b580d417acae8}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5291190c37de6ae57e06e8586a393a59}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad251c6d089c1d071debb47c6cdc26fe1}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9ca2d3a0f7587608aba569acde3317b}{GPIO\+\_\+\+CRL\+\_\+\+CNF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad251c6d089c1d071debb47c6cdc26fe1}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3173c39ee01b0389024f8612469cf2}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d35220984bf84c5eaae064e3defc3a}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e6bf2530a5ae3624f31c26014cad8ac}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63db6056280880a85b6103195d6d43ac}{GPIO\+\_\+\+CRL\+\_\+\+CNF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e6bf2530a5ae3624f31c26014cad8ac}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5a2a2770e852c94f4b75c4ca0e6a89e}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7c1604bc9d187e8d339385b6be7c05}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b9064fc9213ebb914f6834f7e07486}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b201ed339a417f4a6b16c75ad473ff2}{GPIO\+\_\+\+CRL\+\_\+\+CNF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b9064fc9213ebb914f6834f7e07486}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ee38d349593c64ca11c3b901289fd6}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc2aa63cf9d1e41e90e83686efac0be}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c2061f18c8cc445431cd9acd930e64}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ae25542ecc928b5be2efa02cb65a7d}{GPIO\+\_\+\+CRL\+\_\+\+CNF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c2061f18c8cc445431cd9acd930e64}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8e19f954197c54c587df29aad5047e}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cabe5a2a5ee896d7abf4471d48b4591}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9de481861cc382ed41ccd508ed2f7f2}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bc3cc93deb6d6223f5868e73b70115}{GPIO\+\_\+\+CRL\+\_\+\+CNF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9de481861cc382ed41ccd508ed2f7f2}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5aa19ce2af8682762cccaa141ec2949}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae9d028c9c08feab521de69344ef2bb}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf07c89b8ef1ad0a1425f2718be658186}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14aa5957aba048d58b8eecf7afd331a}{GPIO\+\_\+\+CRL\+\_\+\+CNF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf07c89b8ef1ad0a1425f2718be658186}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363316a6d179a6b19f7742e6e976f30c}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b03c0d4a3e05113f0e9315bffd522f6}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2e936450936c4ee9b528447e8dc55d}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce116816638e3ef36b5a94e2fad38dd}{GPIO\+\_\+\+CRL\+\_\+\+CNF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2e936450936c4ee9b528447e8dc55d}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a0556440a284e54f5d6f94e4fabed6}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb42794f5eb4dfef4df5bb9e73275347}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1599423c6a60c3f5c6995f8a753e8d}{GPIO\+\_\+\+CRH\+\_\+\+MODE\+\_\+\+Msk}}~(0x33333333\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac114257ba9f8d812b8a18da30e4b9e07}{GPIO\+\_\+\+CRH\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1599423c6a60c3f5c6995f8a753e8d}{GPIO\+\_\+\+CRH\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b60cef78d0e834f4d7c2a599a098d23}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989e5974697fe08359d1bcd9f76624a1}{GPIO\+\_\+\+CRH\+\_\+\+MODE8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b60cef78d0e834f4d7c2a599a098d23}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b1bd12a10cafb51a9e4090f2826b78}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3756f19dcfb0be9f377d1335b716d8b6}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a24cf280346fb4973ddaece098cb1fa}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga950066b5b6fc68f7373bbcdd70ed28e1}{GPIO\+\_\+\+CRH\+\_\+\+MODE9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a24cf280346fb4973ddaece098cb1fa}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd8c2c6db28e9905cb7a9b8798e7b56}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea120b509cb127a36ccd5658b1f88b1}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6f7aa6467359cc8b3623c14094000c}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac3791e8f42fa3d53d9d0f122feb76b}{GPIO\+\_\+\+CRH\+\_\+\+MODE10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6f7aa6467359cc8b3623c14094000c}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ffaef25716156e25dc268af778969a}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331c724df71676215d0090c9123628cd}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f84ab16e815b1a3714a136a2459ebf}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99de91066740ee08d4a1f1e5bd3ee69}{GPIO\+\_\+\+CRH\+\_\+\+MODE11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f84ab16e815b1a3714a136a2459ebf}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5933c89958d25223e8b88b00a4dc522a}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a6803a7c23e649416cb25942e0d113}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecd2c2ef115659f898991b98baa4616}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9282af7b7fa56285cc805784ba0126dd}{GPIO\+\_\+\+CRH\+\_\+\+MODE12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecd2c2ef115659f898991b98baa4616}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20adb71ffdd8dad9f2ae2b1e42b4809c}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd15ab3ae38aa1ad96c6361c5c24531}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf901581d2167f43d915499b73710510e}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b20c047a004488b23e24d581935146c}{GPIO\+\_\+\+CRH\+\_\+\+MODE13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf901581d2167f43d915499b73710510e}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd514c53d9095c26b47e5206b734c24}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a07c5b52a5caa565c8eb8988c2f5b9c}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0368c081247da0e3a02cc9cc125b0c6c}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167bc46193971870fa4f3717f04e8299}{GPIO\+\_\+\+CRH\+\_\+\+MODE14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0368c081247da0e3a02cc9cc125b0c6c}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac343dc334e140a60b4e46332c733336b}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15154111d901547358f87c767958e3a2}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3b037913676040dd9157a9c36ec07c}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7713e0cfe0e94c8435e4a537e77f14}{GPIO\+\_\+\+CRH\+\_\+\+MODE15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3b037913676040dd9157a9c36ec07c}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f79bf2c41499678dcba5a72eb4183e1}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebad3a6ac2874e7cd38cba27369da7d8}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05e15957a91d6c54b7c8e6d92b80c0d}{GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+Msk}}~(0x33333333\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59019c41cf8244eab80bb023686c68a2}{GPIO\+\_\+\+CRH\+\_\+\+CNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05e15957a91d6c54b7c8e6d92b80c0d}{GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8e0d0b5cfcde1dad4e273064817a12}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace87ab29a8ba8aa75ed31f2482d93a16}{GPIO\+\_\+\+CRH\+\_\+\+CNF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8e0d0b5cfcde1dad4e273064817a12}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f35602ac8a9be36425faf6d68ecafb}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e200a5a3b500ef22782e2a6267a2a63}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae278a9ce06ae29dc98a2b3900f95f9b5}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1884160084a2e83912cdd1ef9ee8378}{GPIO\+\_\+\+CRH\+\_\+\+CNF9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae278a9ce06ae29dc98a2b3900f95f9b5}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8152db5db71a40d79ae2a01cc826f9d}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4db7c6d54edcef8a714417c426966ad0}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ad1816e395fa0f8f768da657b58dfa}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd9d14adc37b5e47c9c62f2ad7f5d800}{GPIO\+\_\+\+CRH\+\_\+\+CNF10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ad1816e395fa0f8f768da657b58dfa}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36572f76f92f081a7353689019c560fb}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1878a0c7076953418f89ef3986eefa4a}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac58bb8bc1d900adb6de7a6bd0a7d3d4e}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdda3fcbd9a508bdfc2133bca746a563}{GPIO\+\_\+\+CRH\+\_\+\+CNF11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac58bb8bc1d900adb6de7a6bd0a7d3d4e}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b4db43bf530fbc40071bc55afdb8a12}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga611063f86356e4bb141166e9714d09a6}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a1d0c066b3a72410dbd6c3c884bf7a}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df966bbe464e265539646deca04f936}{GPIO\+\_\+\+CRH\+\_\+\+CNF12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a1d0c066b3a72410dbd6c3c884bf7a}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa088520031f81f5d31377a438154160b}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96f2bdaf714b96bb2ff0fca5828ad328}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac31b390c4f5eb8e02f2140ea21166167}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaf717ae90411d43f184214af6ba48c1}{GPIO\+\_\+\+CRH\+\_\+\+CNF13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac31b390c4f5eb8e02f2140ea21166167}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4f7c84833863dc528f4ebfdf2033ee}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4087c56a3b179f61cb2bb207236bbc0e}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c896de2a0cd1869c72358e5d2443ba1}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675b06b78f03c59517257ed709d0714a}{GPIO\+\_\+\+CRH\+\_\+\+CNF14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c896de2a0cd1869c72358e5d2443ba1}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c3bc0232af0e0ae1e4146320048109}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b7deb9a6f017ac1f554dae003c3d6b}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260d1ea031d666d3c1bc468341cde94e}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778bedf9e530d780496a427f3f7239a9}{GPIO\+\_\+\+CRH\+\_\+\+CNF15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260d1ea031d666d3c1bc468341cde94e}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f6ebf102a5788df027573b13a6438c}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd696e9e854d83886aa713bcad9fcf8d}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c6126890b5aeab8cbbd2eef3ed02d2b}{GPIO\+\_\+\+IDR\+\_\+\+IDR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7a850e3aa5c1543380ef3ac4136cc11}{GPIO\+\_\+\+IDR\+\_\+\+IDR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c6126890b5aeab8cbbd2eef3ed02d2b}{GPIO\+\_\+\+IDR\+\_\+\+IDR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb44a930b5d50f7997cffd82bab2cefd}{GPIO\+\_\+\+IDR\+\_\+\+IDR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba8fd128cd05bfd794c8cdcde0881019}{GPIO\+\_\+\+IDR\+\_\+\+IDR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb44a930b5d50f7997cffd82bab2cefd}{GPIO\+\_\+\+IDR\+\_\+\+IDR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f1d49ead39291678771a4728a90c87}{GPIO\+\_\+\+IDR\+\_\+\+IDR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9784fabf7bbd2ebdb5f7e2630234fb4}{GPIO\+\_\+\+IDR\+\_\+\+IDR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f1d49ead39291678771a4728a90c87}{GPIO\+\_\+\+IDR\+\_\+\+IDR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7990d25f3c1fe3794a656f3e79f912}{GPIO\+\_\+\+IDR\+\_\+\+IDR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6d373ac7af05410cfbc4d35d996ca8}{GPIO\+\_\+\+IDR\+\_\+\+IDR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7990d25f3c1fe3794a656f3e79f912}{GPIO\+\_\+\+IDR\+\_\+\+IDR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b79c9f6762dd52a8bbca66922eb467}{GPIO\+\_\+\+IDR\+\_\+\+IDR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478dccec7de2abcbd927ed6923ef32c7}{GPIO\+\_\+\+IDR\+\_\+\+IDR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b79c9f6762dd52a8bbca66922eb467}{GPIO\+\_\+\+IDR\+\_\+\+IDR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998a7e17867940e973831507a2354d20}{GPIO\+\_\+\+IDR\+\_\+\+IDR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac20a373bc5a5869e3ce5c87a26cc5c26}{GPIO\+\_\+\+IDR\+\_\+\+IDR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998a7e17867940e973831507a2354d20}{GPIO\+\_\+\+IDR\+\_\+\+IDR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb240233ede91721760e31577fd1720}{GPIO\+\_\+\+IDR\+\_\+\+IDR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c647c0fa98de3db7abe16149e56b912}{GPIO\+\_\+\+IDR\+\_\+\+IDR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb240233ede91721760e31577fd1720}{GPIO\+\_\+\+IDR\+\_\+\+IDR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0f666318cd340a247610bed05ae4d9}{GPIO\+\_\+\+IDR\+\_\+\+IDR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21781c5e4e74462c4d48b0619f3735f2}{GPIO\+\_\+\+IDR\+\_\+\+IDR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0f666318cd340a247610bed05ae4d9}{GPIO\+\_\+\+IDR\+\_\+\+IDR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac96f8870df831c7e52214579960d2e76}{GPIO\+\_\+\+IDR\+\_\+\+IDR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6cd32d3b32f70f4d0e7a7635fb22969}{GPIO\+\_\+\+IDR\+\_\+\+IDR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac96f8870df831c7e52214579960d2e76}{GPIO\+\_\+\+IDR\+\_\+\+IDR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5811b3901a07d5c0dd82eba9d77a4776}{GPIO\+\_\+\+IDR\+\_\+\+IDR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c804c5fca2b891e63c691872c440253}{GPIO\+\_\+\+IDR\+\_\+\+IDR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5811b3901a07d5c0dd82eba9d77a4776}{GPIO\+\_\+\+IDR\+\_\+\+IDR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c9d55aebfe3018e4a1e2de436288cc}{GPIO\+\_\+\+IDR\+\_\+\+IDR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d58438899588f2a4eeeb7d1f9607d9}{GPIO\+\_\+\+IDR\+\_\+\+IDR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c9d55aebfe3018e4a1e2de436288cc}{GPIO\+\_\+\+IDR\+\_\+\+IDR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433546dec84034ba065ac52d74bb6fbd}{GPIO\+\_\+\+IDR\+\_\+\+IDR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8c6e2fcd0bf5b5284008e1b4d72fb8}{GPIO\+\_\+\+IDR\+\_\+\+IDR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433546dec84034ba065ac52d74bb6fbd}{GPIO\+\_\+\+IDR\+\_\+\+IDR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16949cae6f855c65a5e04c7216d3444}{GPIO\+\_\+\+IDR\+\_\+\+IDR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56777a4d0c73a16970b2b7d7ca7dda18}{GPIO\+\_\+\+IDR\+\_\+\+IDR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16949cae6f855c65a5e04c7216d3444}{GPIO\+\_\+\+IDR\+\_\+\+IDR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cbffeef66cdaae344155eaeca70320a}{GPIO\+\_\+\+IDR\+\_\+\+IDR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45d488afaf42e3a447b274f73486ad00}{GPIO\+\_\+\+IDR\+\_\+\+IDR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cbffeef66cdaae344155eaeca70320a}{GPIO\+\_\+\+IDR\+\_\+\+IDR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1564a630ba876dd42e7c2fee4bc966b5}{GPIO\+\_\+\+IDR\+\_\+\+IDR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga811118b05ed3aff70264813823a69851}{GPIO\+\_\+\+IDR\+\_\+\+IDR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1564a630ba876dd42e7c2fee4bc966b5}{GPIO\+\_\+\+IDR\+\_\+\+IDR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccfc347ff1a3d4e3cc02aa998c4808c2}{GPIO\+\_\+\+IDR\+\_\+\+IDR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabccccbeaa1672daedf0837b60dfd5b45}{GPIO\+\_\+\+IDR\+\_\+\+IDR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccfc347ff1a3d4e3cc02aa998c4808c2}{GPIO\+\_\+\+IDR\+\_\+\+IDR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86832854a0820703fc8453d01251a7e9}{GPIO\+\_\+\+ODR\+\_\+\+ODR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fdb4b0764d21e748916ea683a9c2d51}{GPIO\+\_\+\+ODR\+\_\+\+ODR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86832854a0820703fc8453d01251a7e9}{GPIO\+\_\+\+ODR\+\_\+\+ODR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56e28fdd05c04844d619ced2811eab9c}{GPIO\+\_\+\+ODR\+\_\+\+ODR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410ccbcd45e0c2a52f4785bf931f447e}{GPIO\+\_\+\+ODR\+\_\+\+ODR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56e28fdd05c04844d619ced2811eab9c}{GPIO\+\_\+\+ODR\+\_\+\+ODR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab557c6ed90e11ad9d8e22581fca7b2fa}{GPIO\+\_\+\+ODR\+\_\+\+ODR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7065029983e1d4b3e5d29c39c806fcb}{GPIO\+\_\+\+ODR\+\_\+\+ODR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab557c6ed90e11ad9d8e22581fca7b2fa}{GPIO\+\_\+\+ODR\+\_\+\+ODR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552ca3821965f6b84b2d7cc30bfd5c6e}{GPIO\+\_\+\+ODR\+\_\+\+ODR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae76bac33647c09342ce6aa992546f7a2}{GPIO\+\_\+\+ODR\+\_\+\+ODR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552ca3821965f6b84b2d7cc30bfd5c6e}{GPIO\+\_\+\+ODR\+\_\+\+ODR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ffcbaebd619ee9544caeeb53a10cf5}{GPIO\+\_\+\+ODR\+\_\+\+ODR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa23bde84b70b480e5348394cee5d8f2}{GPIO\+\_\+\+ODR\+\_\+\+ODR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ffcbaebd619ee9544caeeb53a10cf5}{GPIO\+\_\+\+ODR\+\_\+\+ODR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88baea9566892905b1e7d6a8fc56d72b}{GPIO\+\_\+\+ODR\+\_\+\+ODR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a874859723b3e8fe7ce1a68afa9afd}{GPIO\+\_\+\+ODR\+\_\+\+ODR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88baea9566892905b1e7d6a8fc56d72b}{GPIO\+\_\+\+ODR\+\_\+\+ODR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7969bba3f76136a4eb36b93c3c57a2ac}{GPIO\+\_\+\+ODR\+\_\+\+ODR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ae0b0c4bc32f9b21b1bc1cea174230}{GPIO\+\_\+\+ODR\+\_\+\+ODR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7969bba3f76136a4eb36b93c3c57a2ac}{GPIO\+\_\+\+ODR\+\_\+\+ODR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae15455f87ddc270adf3a4c78a86914a9}{GPIO\+\_\+\+ODR\+\_\+\+ODR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b634cee6d6e10f6cf464e28e164b3c}{GPIO\+\_\+\+ODR\+\_\+\+ODR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae15455f87ddc270adf3a4c78a86914a9}{GPIO\+\_\+\+ODR\+\_\+\+ODR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d88e5b90d62123c58c7f6184333dbb}{GPIO\+\_\+\+ODR\+\_\+\+ODR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9280b6d2fc7b12bd6fe91e82b9feb377}{GPIO\+\_\+\+ODR\+\_\+\+ODR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d88e5b90d62123c58c7f6184333dbb}{GPIO\+\_\+\+ODR\+\_\+\+ODR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca64313254328a88f0a939729a157da}{GPIO\+\_\+\+ODR\+\_\+\+ODR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ec739eff617930cb7c60ef7aab6ba58}{GPIO\+\_\+\+ODR\+\_\+\+ODR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca64313254328a88f0a939729a157da}{GPIO\+\_\+\+ODR\+\_\+\+ODR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fa96d774e0fee675cdf4a5e1dba053}{GPIO\+\_\+\+ODR\+\_\+\+ODR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab32f8a517f25bcae7b60330523ff878a}{GPIO\+\_\+\+ODR\+\_\+\+ODR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fa96d774e0fee675cdf4a5e1dba053}{GPIO\+\_\+\+ODR\+\_\+\+ODR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e00ad1fd7023f5da6d9f45f463ddde}{GPIO\+\_\+\+ODR\+\_\+\+ODR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3133087355e6c2f73db21065f74b8254}{GPIO\+\_\+\+ODR\+\_\+\+ODR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e00ad1fd7023f5da6d9f45f463ddde}{GPIO\+\_\+\+ODR\+\_\+\+ODR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3616189c6f0cdfe32c697f1214f50374}{GPIO\+\_\+\+ODR\+\_\+\+ODR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf62ec1e54fb8b76bd2f31aa4c32852f0}{GPIO\+\_\+\+ODR\+\_\+\+ODR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3616189c6f0cdfe32c697f1214f50374}{GPIO\+\_\+\+ODR\+\_\+\+ODR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f2a74b034ad616b93d5047532b6252}{GPIO\+\_\+\+ODR\+\_\+\+ODR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae15416db0d5f54d03e101d7a84bafd0d}{GPIO\+\_\+\+ODR\+\_\+\+ODR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f2a74b034ad616b93d5047532b6252}{GPIO\+\_\+\+ODR\+\_\+\+ODR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d89c4fa2adcfc544b3774527e1d929f}{GPIO\+\_\+\+ODR\+\_\+\+ODR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c550f614a85b6f7889559010c4f0b3}{GPIO\+\_\+\+ODR\+\_\+\+ODR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d89c4fa2adcfc544b3774527e1d929f}{GPIO\+\_\+\+ODR\+\_\+\+ODR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbe6b159f923428c70d4ae0c28999b0}{GPIO\+\_\+\+ODR\+\_\+\+ODR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf788434fb27537f1a3f508b1cedbfbab}{GPIO\+\_\+\+ODR\+\_\+\+ODR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbe6b159f923428c70d4ae0c28999b0}{GPIO\+\_\+\+ODR\+\_\+\+ODR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bdfbe2a618de42c420de923b2f8507d}{GPIO\+\_\+\+BSRR\+\_\+\+BS0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316604d9223fee0c0591b58bd42b5f51}{GPIO\+\_\+\+BSRR\+\_\+\+BS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc89617a25217236b94eec1fd93891cb}{GPIO\+\_\+\+BSRR\+\_\+\+BS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e5ac9ace2d797ecfcc3d633c7ca52f}{GPIO\+\_\+\+BSRR\+\_\+\+BS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f3966c5260fd55f3bb09829f69e75}{GPIO\+\_\+\+BSRR\+\_\+\+BS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea824455e136eee60ec17f42dabab0b}{GPIO\+\_\+\+BSRR\+\_\+\+BS5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b3333e39824fde00bc36b181de3929}{GPIO\+\_\+\+BSRR\+\_\+\+BS6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9836771d1c021b9b7350fd3c3d544b0}{GPIO\+\_\+\+BSRR\+\_\+\+BS7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c295b6482aa91ef51198e570166f60f}{GPIO\+\_\+\+BSRR\+\_\+\+BS8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49258fbb201ec8e332b248bbd0370b07}{GPIO\+\_\+\+BSRR\+\_\+\+BS9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe42933da56edaa62f89d6fb5093b32}{GPIO\+\_\+\+BSRR\+\_\+\+BS10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b06aba868da67827335c823cde772c}{GPIO\+\_\+\+BSRR\+\_\+\+BS11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34dec3bc91096fccb3339f2d6d181846}{GPIO\+\_\+\+BSRR\+\_\+\+BS12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea853befe5a2a238f0e0fe5d6c41b9c}{GPIO\+\_\+\+BSRR\+\_\+\+BS13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e32d8f8af43a171ed1a4c7eb202d17}{GPIO\+\_\+\+BSRR\+\_\+\+BS14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8427fb5c9074e51fbf27480a6a65a80}{GPIO\+\_\+\+BSRR\+\_\+\+BS15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44316fb208a551d63550ab435a65faaf}{GPIO\+\_\+\+BSRR\+\_\+\+BR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga855ce6a1019d453bd1fbe9f61b5531b8}{GPIO\+\_\+\+BSRR\+\_\+\+BR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac2103861a8ab0c8c8fed5e3bf7db0a}{GPIO\+\_\+\+BSRR\+\_\+\+BR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf256a26094e33026f7f575f04d0e05c9}{GPIO\+\_\+\+BSRR\+\_\+\+BR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84f66118397bb661ad9edfdd50432f0}{GPIO\+\_\+\+BSRR\+\_\+\+BR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a777f006ef68641e80110f20117a8d}{GPIO\+\_\+\+BSRR\+\_\+\+BR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8695c8bfcc32bda2806805339db1e8ce}{GPIO\+\_\+\+BSRR\+\_\+\+BR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba577e8f2650976f219ad7ad93244f8a}{GPIO\+\_\+\+BSRR\+\_\+\+BR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedbc146cc7659d51bc5f472d3a405ee}{GPIO\+\_\+\+BSRR\+\_\+\+BR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e0c779115c59cb98e021ede5605df3}{GPIO\+\_\+\+BSRR\+\_\+\+BR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98581ac23be9f4fa003686d2ea523a81}{GPIO\+\_\+\+BSRR\+\_\+\+BR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacedacd6c3e840a8172269cac3dbb550b}{GPIO\+\_\+\+BSRR\+\_\+\+BR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4622e78de418b59cd4199928801b6958}{GPIO\+\_\+\+BSRR\+\_\+\+BR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292c1d0172620e0454ccc36f91f0c6ea}{GPIO\+\_\+\+BSRR\+\_\+\+BR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32477ac5ab4f5c7257ca332bb691b7cf}{GPIO\+\_\+\+BSRR\+\_\+\+BR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c6d612adeaae9b26d0ea4af74ffe1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8094099cbec15df24976405da11376f}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8acd11feb4223a7ca438effb3d926fc}{GPIO\+\_\+\+BRR\+\_\+\+BR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8094099cbec15df24976405da11376f}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad742debac1d7e18afd61fda41eda1454}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f94e96c502467ad528983494cb6645}{GPIO\+\_\+\+BRR\+\_\+\+BR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad742debac1d7e18afd61fda41eda1454}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d9b343fe4038316557b5665ad90895}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebe4dddede0f14e00885b70c09bbd09}{GPIO\+\_\+\+BRR\+\_\+\+BR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d9b343fe4038316557b5665ad90895}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b86cdd805087a6aa27886a1c8f3f64}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b3047fcdfe9269f5a94b6412ec6a3c}{GPIO\+\_\+\+BRR\+\_\+\+BR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b86cdd805087a6aa27886a1c8f3f64}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84709afb9f2b311db9916987f5b62803}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc7d79f0103f892f8c3a87d8038525a}{GPIO\+\_\+\+BRR\+\_\+\+BR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84709afb9f2b311db9916987f5b62803}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fd21ca329283e8f79675f8195d6a7e}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc7663eaa1496185041af93b4ff808b}{GPIO\+\_\+\+BRR\+\_\+\+BR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fd21ca329283e8f79675f8195d6a7e}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29f8525d511f39db8b6ac9efbae9ecc}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa84d5cb9d0a0a945389ad0fef07eb2a}{GPIO\+\_\+\+BRR\+\_\+\+BR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29f8525d511f39db8b6ac9efbae9ecc}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40c636136e51fffad265559938cb9f0}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5110afe1f5bda4fde7983b447ce162c4}{GPIO\+\_\+\+BRR\+\_\+\+BR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40c636136e51fffad265559938cb9f0}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cd1191844e03a1aa271bd08e608e77}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1560a3457fcec47c6f1871cf225557e}{GPIO\+\_\+\+BRR\+\_\+\+BR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cd1191844e03a1aa271bd08e608e77}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0621db455e4164529a8e632bb413055d}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga248ac798aa8fdd42573fa6ff4762ba58}{GPIO\+\_\+\+BRR\+\_\+\+BR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0621db455e4164529a8e632bb413055d}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079add3e90617726dd8748c74abaf023}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe20398333e9f7e5c247e0bcfcd1d31}{GPIO\+\_\+\+BRR\+\_\+\+BR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079add3e90617726dd8748c74abaf023}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2be9a16fb6670ebb3492795bf6866a}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65c4bf495800254168edce220f12294}{GPIO\+\_\+\+BRR\+\_\+\+BR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2be9a16fb6670ebb3492795bf6866a}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3507b082d551500536f8c0c3929dca}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443c4943581f7590d706b183fb47250e}{GPIO\+\_\+\+BRR\+\_\+\+BR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3507b082d551500536f8c0c3929dca}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f1e586a459fe54089921daed6b99cc}{GPIO\+\_\+\+BRR\+\_\+\+BR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239abb28695da394a23f119ddd5aa724}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a77aa07922b7541f1e1c936a6651713}{GPIO\+\_\+\+BRR\+\_\+\+BR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239abb28695da394a23f119ddd5aa724}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032413396d570a1f3041385e84ab009e}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ab1e0d0902e871836ae13d70c566df}{GPIO\+\_\+\+BRR\+\_\+\+BR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032413396d570a1f3041385e84ab009e}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ae6b6d787a6af758bfde54b6ae934f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627d088ded79e6da761eaa880582372a}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a17a7348d45dbe2b2ea41a0908d7de}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1597c1b50d32ed0229c38811656ba402}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723577475747d2405d86b1ab28767cb5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2446bfe50cbd04617496c30eda6c18}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606249f4cc3ac14cf8133b76f3c7edd7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf998da536594af780718084cee0d22a4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00a81afcf4d92f6f5644724803b7404}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9aa0442c88bc17eaf07c55dd84910ea}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae055f5848967c7929f47e848b2ed812}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de971426a1248621733a9b78ef552ab}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e8685790aea3fb09194683d1f58508}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0279fa554731160a9115c21d95312a5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf290cecb54b6b68ac42a544b87dcee}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3114c8cd603d8aee022d0b426bf04}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2447cf7b2096e2446fbe762c4b1eb39}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5154879c54283130c286f53ba7ba676}{AFIO\+\_\+\+EVCR\+\_\+\+PIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2447cf7b2096e2446fbe762c4b1eb39}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9277107f232c9726e5e16080610916b8}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7bdaf9c0f54e75fc88a4c8cc4cfb005}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a7db6ae50a43056fe97a1b3b2cc163}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+2}}~(0x4\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga007202fece2abe8e0d458fd989c9729c}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+3}}~(0x8\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc55b0764100c312652f8439c76ead93}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX0}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4efba804a166a7871ded2fa361de0705}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1837985898c39579fb8e2d08a536abc9}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4efba804a166a7871ded2fa361de0705}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da20ed2500f903a2793077470b432ad}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefeb8141d1a950490ba1546475a800f7}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da20ed2500f903a2793077470b432ad}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98707f0e4ec7020355d90ba601c11967}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f9ed9c7b281ab90977e12567642227}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98707f0e4ec7020355d90ba601c11967}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed1d9395036c39c3ed89a275b1831703}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga581b5d39100696da09b2ff97a99972da}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed1d9395036c39c3ed89a275b1831703}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e9925700950ceb0f71576ed950f657}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad484dafff8764ce9ce9d594dd5a013}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e9925700950ceb0f71576ed950f657}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fc53ba87a002b41e769ff38cc3d0cf}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3145a544acb1f90a7282ec5a29c157}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fc53ba87a002b41e769ff38cc3d0cf}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15158799ae6d5c6686538c670684103f}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a96447627679aea8f50ae5c69ad8cf4}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15158799ae6d5c6686538c670684103f}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175f58aa5b129732c4b232cf1af15a40}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e94e6d3f024d5cb985c77c726ffc2b}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175f58aa5b129732c4b232cf1af15a40}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9ae270a522f47444e2a158783ae856d}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9\+\_\+\+Msk}}~(0x9\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d0b8d6c4a728bb5149eae7f21bb1df}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9ae270a522f47444e2a158783ae856d}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91fa3a912a890bdc789aba974457060}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b6f2cc7e47f2a227bab6776f6e56744}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91fa3a912a890bdc789aba974457060}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdb82237c00ca3a0f51a08132395974}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11\+\_\+\+Msk}}~(0x\+BUL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bbd72a869b61e23731639501e73102e}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdb82237c00ca3a0f51a08132395974}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0fabadfcb6aaecf827f585b919887c}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f9a1344125a2fad10cf831cafcb6dd8}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0fabadfcb6aaecf827f585b919887c}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed278d0c1bf15d4050a8df8a56574aea}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13\+\_\+\+Msk}}~(0x\+DUL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62196f78a13b996b3bcd998ce80998b6}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed278d0c1bf15d4050a8df8a56574aea}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b1cb9a44d5d9a005845c6c72fdfbea}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14\+\_\+\+Msk}}~(0x7\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb3233497ca8b69f9ee6be98ac1a5643}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b1cb9a44d5d9a005845c6c72fdfbea}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ee2febbc0232ed118588a8c688db62}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02338e562caabecfd265882afbccfe9}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ee2febbc0232ed118588a8c688db62}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc9ebeb12f639cdcc693b8ed55c6ea2}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ba7af1c959102bbff96b902d3f58a6}{AFIO\+\_\+\+EVCR\+\_\+\+PORT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc9ebeb12f639cdcc693b8ed55c6ea2}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7cf20c0b2f74b4fd76f906a3a364c6}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ae24882fae05bd41cf2511ce60c5fb}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8bfa404b43ccf576e906a81f7421684}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+2}}~(0x4\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a85c353b94b1e9d22dd67088b1ac4d3}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PA}}~0x00000000
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffcc3d273babf9adaa6975a960f03b7}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d0d2c1f1c046bdf055bb99465592ef}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffcc3d273babf9adaa6975a960f03b7}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e430bc7c93ef22c78023dc75de883c3}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15241a60ec90040d0bb2d1b8c4c6b77f}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e430bc7c93ef22c78023dc75de883c3}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607c6dc209285a381ce22b80e7fe61fc}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b10610230c14d7cc6a7fe15dabfc7d}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607c6dc209285a381ce22b80e7fe61fc}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a855076e541e4f56208213358ff308}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4931a15c9784e7b7d0e678271cba75a}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a855076e541e4f56208213358ff308}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+EVOE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2361f79ea5153f75d344d7b922eaca80}{AFIO\+\_\+\+EVCR\+\_\+\+EVOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+EVOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a24af5abfbcc69a979fe2d4410dad79}{AFIO\+\_\+\+EVCR\+\_\+\+EVOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2361f79ea5153f75d344d7b922eaca80}{AFIO\+\_\+\+EVCR\+\_\+\+EVOE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d5307df613c32315ac905e4c05cf94}{AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ffdcd52f5810284a6306fc57daa8f1d}{AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d5307df613c32315ac905e4c05cf94}{AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c31d50a52448754c984b4119ccd0ae3}{AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede0612a4efdce1e60bc23f6ec00d29a}{AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c31d50a52448754c984b4119ccd0ae3}{AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e65c976aae6984bfdefb09cb3e50b0a}{AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87539744f607522422b3d5db6d94bd41}{AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e65c976aae6984bfdefb09cb3e50b0a}{AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4081216af2dc82a2bb4a3fabc322b6e6}{AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439c8d7670cfef18450ff624d19ec525}{AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4081216af2dc82a2bb4a3fabc322b6e6}{AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522ece5adc07e8c876834d1d93ee1aff}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc80459b8258134a4691f6e9462d4a4}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522ece5adc07e8c876834d1d93ee1aff}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4a18ac076aecb5aabb1a1baeda9eed}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781b790e3aa34b9eb6d3f074247bd605}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3073257d802e1b73df5185ea8d463151}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+NOREMAP}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaca8d2e026eb3493c3a046a0b47ebc7}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6210874efbd3f2b6a56993ecbf6a28}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaca8d2e026eb3493c3a046a0b47ebc7}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d83da9435998f48ec69edb226df17cc}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c76f3731fc0fc0004c4d294bc3db3dd}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d83da9435998f48ec69edb226df17cc}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21867c27e706b3233d6c13ccf859d092}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1527de28449dc06823fc55f6f1d6e61a}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21867c27e706b3233d6c13ccf859d092}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56d3ea77b2c5be3c0d672471413a1a2b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ca0d06046364087ee6df50a7031979}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be8a2b8fa5d1c3c77709c888ce496fa}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+NOREMAP}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bac7bb0efcfc99b7ee93285212d442f}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3ca4f106bd35297b1d760b6cbd2408}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bac7bb0efcfc99b7ee93285212d442f}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f065b2652a023c940bbc3cf94c963b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa097f744cd0b50f5c89f41d05ae36592}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f065b2652a023c940bbc3cf94c963b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac09d1449c9ea1ca487c0ee049ec7fe1d}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb47d9a129138a6f5c7fe5a213c52e8b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac09d1449c9ea1ca487c0ee049ec7fe1d}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f21bc99a43b999cd3f8c639f13ab1c5}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a712a528988a5b0f5bff444a407553b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1037409791928fe7dcd1e683901edc}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+NOREMAP}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72d4b3df638c5d8fe16b951a557742c}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67298a8506ff100041c5a2a8e4d6658a}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72d4b3df638c5d8fe16b951a557742c}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0a3d85f0485ca7cad2ceff5c658d87}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e2ec28f1d1a368540c5c94515663df}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0a3d85f0485ca7cad2ceff5c658d87}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf90903e2ee8a1704cb5c6204a614455e}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a4088220b588dea4f70aae5211d6691}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf90903e2ee8a1704cb5c6204a614455e}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f0541a2a74d4fdecb903eddb5089a1}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad0b1bfc0ee21ba6cc32116da16368c}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f0541a2a74d4fdecb903eddb5089a1}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0501b9b6b85406a025c404747a1067f8}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e3eb1d1173f390df521b427d0c54be2}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ef4aa05c5514947de224ca62a438e38}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+NOREMAP}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedcf32ec8559e3541ba8bf5929e4d3ef}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf86fec6b88d4db406144faa3eef76c}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedcf32ec8559e3541ba8bf5929e4d3ef}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca6c29b91a0553cb725989bfb963b9ad}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236354751e4aaa674e87c886e6bbc71}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca6c29b91a0553cb725989bfb963b9ad}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e755b0d467ea3393e1fa15b918a5d1}{AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d7ee2e14938f50f559a79fc514f277}{AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e755b0d467ea3393e1fa15b918a5d1}{AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a8f5c745fc42e6df5c49594eca11b4e}{AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b8e420451eba867183a37b1e0f82112}{AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a8f5c745fc42e6df5c49594eca11b4e}{AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c997a67567a035937dc9e5ce6ad9424}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Msk}}~(0x7\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab89d25a214b239fd90eb466776d4ec}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c997a67567a035937dc9e5ce6ad9424}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac25c0cecfaaabfb66fd2b3cf0d1d172}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16a858449fec652f1d7ed83494e7361}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga824bd6de9f5032f1f1e3d22ce63e3b68}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+2}}~(0x4\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25695b91d03cf103d3025d959f466d8}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+RESET}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b92f64a649bc03f5dd38daa52dc065}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff8c11cc7f50c04dc5f5f4913030d67b}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b92f64a649bc03f5dd38daa52dc065}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315246856a9975d1bf9478c1650d8e2d}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40f243c5ded60dbba9853f5e3c32e04}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315246856a9975d1bf9478c1650d8e2d}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d144d092ea5555e4be7d12b29822e90}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23584e8819d890dc3de4ffa54146898e}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d144d092ea5555e4be7d12b29822e90}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b23cf676a6b8f351242be80ffc9a2e3}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a76d7ae8d4926338a6be22ef31b311d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b23cf676a6b8f351242be80ffc9a2e3}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742cb1800b4485a6cbbb55b0f317d3ff}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccbb32b96a712c94b42bce4e6a4ddfcf}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742cb1800b4485a6cbbb55b0f317d3ff}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd5f4093c9939b867eee45ea7b39690}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ebc91bd269ac45cb6391187bcf7539}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd5f4093c9939b867eee45ea7b39690}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa635878b391b1f764bf0895584e885a9}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfd03f564c8f57caf98c316539fc0417}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa635878b391b1f764bf0895584e885a9}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadabd0f90ffee34a14d6a1f000ae2eaa4}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad298bf64d016cf9a6853d55f06891fa5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad298bf64d016cf9a6853d55f06891fa5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a901798ec29954997816994c71b1b75}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdcac7c0d6ef7acd5f32467fa018568}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a901798ec29954997816994c71b1b75}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc7c26ff63bfbaf304de2ee9d0b901d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92350544b7f821599e31dc8aa559af40}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc7c26ff63bfbaf304de2ee9d0b901d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae59735b5d1e87fd23d740d6ea1089c1c}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05586b1f5c510dd5a49b84d1826582dc}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae59735b5d1e87fd23d740d6ea1089c1c}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca6c35ea5a551aee1c9d6712bbf910d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d9081b7bdfa6201f4325f9378816f0}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca6c35ea5a551aee1c9d6712bbf910d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5de01a2a5ef809fd6425960dc5bce4b2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f2eb1d39f2eabb3d6f0f7eaec1645f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5de01a2a5ef809fd6425960dc5bce4b2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a7d9c289eaf89afa117634e212cfc4}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0875047113c271fa919a1a6a655e3259}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcca06b23b4ec1fdb91a45cc873becc6}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0875047113c271fa919a1a6a655e3259}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf758f31066fb7c89404dd476e676f9c0}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65af4023576cc741299122a64ae1b383}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf758f31066fb7c89404dd476e676f9c0}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d2f3e5f3f29b151e6cf182d927e688}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf0d1d0725edac1ad4eb396e6175bb}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d2f3e5f3f29b151e6cf182d927e688}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8037b9f0944349ab66effe81e7334f2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe1509dc09a6f87fb35b4373749a98f}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8037b9f0944349ab66effe81e7334f2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e1f3b334667b9672569ef1258e0941}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga011af6e4d078b341cf9e0a449a363a50}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e1f3b334667b9672569ef1258e0941}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa9b0e2bd7db52fb393fbd768506126}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84f332aaa2762958523d2bfa143692f}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa9b0e2bd7db52fb393fbd768506126}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d7b7b9307dea62bace42fe51133ca7e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eaf691e472e48f707da6680fc54aa44}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad510aa89b9819d17e63b7573fc4aa646}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eaf691e472e48f707da6680fc54aa44}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c092e717aa3a2933ea0755bb0d871e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf344e3fb3d2317acb4605eb26fc01a86}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c092e717aa3a2933ea0755bb0d871e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad923f79daaceb442228f3195bc6b32f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80da160b943d018c9dc1116d372ebce}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad923f79daaceb442228f3195bc6b32f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e4c72503f5cb966329d8e78a76f492}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15e0e6550f443ec1bbd9692626635880}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e4c72503f5cb966329d8e78a76f492}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108aa71de3d88d8635b68dda490eae35}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae082912de2c081a8c32324b2ef4658d8}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108aa71de3d88d8635b68dda490eae35}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3b0f2dd7ed1e578f47a15a4a9e04f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b87e4b3280d7a7d4c462adafedfcd6}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3b0f2dd7ed1e578f47a15a4a9e04f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997512c89370ea344a2bcd5c93bd58f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffa9f8f90cefb843aa9ff30c4357b7d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29af6af53fe4ef204e27297b01f67c2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffa9f8f90cefb843aa9ff30c4357b7d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc218e6c1e2d3fc9811ed8207908be9}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4debafaa8694c4065cd9e24a248cb52e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc218e6c1e2d3fc9811ed8207908be9}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2c9b8150b2fead53944141db9b8f0c}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9452bca38bfe641a4fc2050b617671eb}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2c9b8150b2fead53944141db9b8f0c}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e80f710c97c576345e314d74e3f2031}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e651df29896772fe9f3853489ee6f2a}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e80f710c97c576345e314d74e3f2031}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga249503810d76a4b81d9a4094382b9eec}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54b3ead5fdcdfaa75a70ddd75de76ad}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga249503810d76a4b81d9a4094382b9eec}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ef1c17918a05efacfb1f95c6bebf520}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga238ec09330b1f3f3413cd94799fe01c2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ef1c17918a05efacfb1f95c6bebf520}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace5bcfaa995e08d1d540483d0abc7f90}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b4ac98df898c047cf7f7bba7345c2c}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace5bcfaa995e08d1d540483d0abc7f90}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0426889a62f79f7debe250dbdbae0902}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9377dc8598bf60ee3380119c290434a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0426889a62f79f7debe250dbdbae0902}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2a7b2cadda6a000797fd7f3dd8d57e2}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7317f7e229e75fef4e83e4c22c43909b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2a7b2cadda6a000797fd7f3dd8d57e2}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243f3289554f032bcc00baf2708cf753}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga212e4d4cfe884b2c8ccffb6078252cf0}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243f3289554f032bcc00baf2708cf753}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09cf2c0e2b506bdd041f55bdb40b21e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa789c68ab8141920a65dfcbba471a75e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5389cf9203b09f15d3b849d722285172}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa789c68ab8141920a65dfcbba471a75e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga466ab3668f2527ee772be15ff604e947}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6865341c5319938ce60eac3333799f6a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga466ab3668f2527ee772be15ff604e947}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f721c2f8199e3c2c481ddd5efa31ad2}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad10a38a25ea2f1c66a620faf5c1a838d}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f721c2f8199e3c2c481ddd5efa31ad2}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad714dd15bf467db9d75e2c0778c21cb5}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f754184b299727c682ebee9f1fbe1e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad714dd15bf467db9d75e2c0778c21cb5}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82cc0ee606164cc0cc5a95a95ebcda03}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga060cdc770e394f184301ce634a8f640d}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82cc0ee606164cc0cc5a95a95ebcda03}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc41f95050dcbf5736f4913ad11effd}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be03ef7c34728481526524399c98b1a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc41f95050dcbf5736f4913ad11effd}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc989656f3311661f081e3b64ce97300}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6940fefde7e096cfd2180f4fc8a256}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga413820e35ed4ee872607877ad95677cb}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6940fefde7e096cfd2180f4fc8a256}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77c39e874901a606dbe325952187266}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf7865926d5956e9475cc0c066b04422}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77c39e874901a606dbe325952187266}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b2d57234616b6b2c411e7ac439a6343}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6c7510dab484cee8fbff2706b1f71e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b2d57234616b6b2c411e7ac439a6343}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83975441bb5b69ebb02684452321723a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadefc651261fc971d87182091bafd6e58}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83975441bb5b69ebb02684452321723a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a503bcf2c83eae2b46d501190f15ee5}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac64326ef24af7db6c187ac94c42815a9}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a503bcf2c83eae2b46d501190f15ee5}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d75774f8e0ed76cac3b7247b87336c}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f0f00e4481514764ac4184c60cea0c}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d75774f8e0ed76cac3b7247b87336c}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972dc06c372f38c996d93ef7a1c1f85e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e0c9b5dd1f448427334fd21e1e573b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2995275d7c77d46e8bd137aa82ef716}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e0c9b5dd1f448427334fd21e1e573b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fb736c6d048c77c3a6759a129f3dde}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8ed5d0e9e0fcc0338df5a67917b63b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fb736c6d048c77c3a6759a129f3dde}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ee87aa08173333ca959a76c5a48e94}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7821358b1f796f98cbbe50a65bca0f72}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ee87aa08173333ca959a76c5a48e94}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae45db80e5d448abf2d75c5ab629b53}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a5b1e7d9deec1a54595a66f7af3669}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae45db80e5d448abf2d75c5ab629b53}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ea50d33aaeb29f6f04d15c61ac6455d}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75490e845a33ab81645bc1806e3c68d9}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ea50d33aaeb29f6f04d15c61ac6455d}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36ce1a1620ad8b8e5e4660f1ca0e7636}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3f90dbce0f5d20e2649a1cbdab95ec7}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36ce1a1620ad8b8e5e4660f1ca0e7636}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d447f7884e518e9d7799ad2d6d55405}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7944c7056aef0213f8f31bf7350e5e11}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1080e69a26838459bb949862d4ae79}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7944c7056aef0213f8f31bf7350e5e11}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga097abe481073659e473c1d2e8b4403fd}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae15ae0750d0d996c309c2c5e25dd6f9e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga097abe481073659e473c1d2e8b4403fd}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga509aa47669322c61511e97b703c00c71}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38c86aa9bd6e7c670e691a6ca43da769}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga509aa47669322c61511e97b703c00c71}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf424a0ecbb1e87f2a4da18ccfbb2044b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e713516450ef91615f044070000cc5}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf424a0ecbb1e87f2a4da18ccfbb2044b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96540cf78c8342b8aa7bf8243b31feb8}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02247fbb913c2011b640615fbd40aa02}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96540cf78c8342b8aa7bf8243b31feb8}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fb916e48a9a398c98f04b0716741a0}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac85a8ce70fcfb95396b4c9b073588dea}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fb916e48a9a398c98f04b0716741a0}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a5d046954f07913fff80f7f91250fa}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad884eb6b39aeaf19ff10cc2a9b797f42}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a5d046954f07913fff80f7f91250fa}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c85179a344af89f56d52cc073b4417}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c0d0d9202bb87d664f03fbe6c3c4fee}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c85179a344af89f56d52cc073b4417}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15d068b7ec76eaa58f2024d2015a9970}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92257f1951dcd4c3788e060151fc0f9a}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15d068b7ec76eaa58f2024d2015a9970}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b37e19c74fe376e13096bdc7f6d1d9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a093114602f8b27cf3a8ad641d1c7a2}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b37e19c74fe376e13096bdc7f6d1d9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga526d9d45feb9aac4b24f1d59fa4c5ee8}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9644fb8e8288bc9b645f86c36364fc6b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c438d1e706eb5b3ae511bea340be86}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9644fb8e8288bc9b645f86c36364fc6b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eeff72f50651968d5b49af9f3b91e45}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac883bc8858f41cb30b4f3e21e7a57365}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eeff72f50651968d5b49af9f3b91e45}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a1ba3fb99aab161d0994a04e986e74d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9309b5f34e93238a0e581dbfdca8e48}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a1ba3fb99aab161d0994a04e986e74d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32317e9dd7dbf35b486600f7a8128a5}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5f4de9204eef03aaf55b51fbdb0b208}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32317e9dd7dbf35b486600f7a8128a5}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3df71df88790842fd2a9aee447b74e8}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e38476095ce5f28c2915d6b9094dd9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3df71df88790842fd2a9aee447b74e8}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab341cdd456a29c4806d961d309a1289b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17aca2794a6b4e5de3d611c1fa56f607}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab341cdd456a29c4806d961d309a1289b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb41e2364549947ff3cc5dbabbb44b8b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0544a02084fe4784a48267405717a071}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca9f3a38dac41c2f33267f1e7d4c6464}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0544a02084fe4784a48267405717a071}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bf199dd61405446480dcdfe264404d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b24f72385c49b4660b8ace02ed1ebb6}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bf199dd61405446480dcdfe264404d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bd12dbba5d23c8498c0f2299a391c3}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3171a6649fd87f8b69a7d322862458}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bd12dbba5d23c8498c0f2299a391c3}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17b792d1a3ef191ad9d5830521a83109}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcff98c1a74db03ae59b55ac23b1f3f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17b792d1a3ef191ad9d5830521a83109}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad13e43fec050e79a56b1c645e9062e65}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0bc2fed193eedf53ae10679366bc0a7}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad13e43fec050e79a56b1c645e9062e65}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f081223a081dc94eafe4599bdc4dde}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192508b7d86b6811f53f19a536c2d12c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f081223a081dc94eafe4599bdc4dde}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a139540b2db607b4fd61bcba167b1d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a94f94bd9df8ed5e0d08a07a1bef36b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaccb0d21cdfac29d44e044f80bfd551}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a94f94bd9df8ed5e0d08a07a1bef36b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c8fcf47a7de876a46d875fc0d3dcc9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82d32aa776a2a0610d06ea925f083f3c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c8fcf47a7de876a46d875fc0d3dcc9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574820c1cb07324b7a16fcd550661754}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793a4b7d1f5ca55e1cc58385c6dc6e24}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574820c1cb07324b7a16fcd550661754}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5e4811f1bf60a41badf8ee43c7df7d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ff27d348b606c08277c7ac8f382fb5}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5e4811f1bf60a41badf8ee43c7df7d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90108019822d08f65c939f9017b56a0c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab734158e98246df055e1a5dbaffe7059}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90108019822d08f65c939f9017b56a0c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e48e7834bd876e1dc1b2f986178151}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858b106b9e67f1c59c96259a5973f70f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e48e7834bd876e1dc1b2f986178151}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga113fe92dc8f073fc04f6ba13fcccc435}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0180d73b4d054b4ece4c6d40b48685df}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ced8ddefa2584cb540197a681ae3aa}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0180d73b4d054b4ece4c6d40b48685df}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15101581868c3d4ca67ca3e53bc1dc30}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0b957f573e9058d46707823f76544b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15101581868c3d4ca67ca3e53bc1dc30}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5532e5961d53180c65ecc70e80b6397c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2efedaa9393277d5bc9b0819081089f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5532e5961d53180c65ecc70e80b6397c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03714bafd92f04c89e6fc03a6511684f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac39cba62bb1789a26357c9f2a8ced07}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03714bafd92f04c89e6fc03a6511684f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978ee755f6c32c7fa58e3716f34da2e9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c64cb7d1d35ed9cca38017c22f11b74}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978ee755f6c32c7fa58e3716f34da2e9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61f9246abdcec1161d1286d68158a01d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f8ae9550ea87d19f0a079e97781ede6}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61f9246abdcec1161d1286d68158a01d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a174623c5939a460537efc47c984cd1}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf4c6bc347fbcfe165f77022e8f62de}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a174623c5939a460537efc47c984cd1}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga365e2b7c518c8ae95cbae9a2591f4c62}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c3212d1a9bac9406b3f551d1ae11e2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga365e2b7c518c8ae95cbae9a2591f4c62}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57625bb6df4f4fa41035bc24966fbe1c}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118a1c525ee97874729cf90d6c24bd88}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57625bb6df4f4fa41035bc24966fbe1c}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8629da9086b8d439e84335964dd2167}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9915ab8c0c791aa21024509fa2c4dcae}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8629da9086b8d439e84335964dd2167}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14150cfe378ed40761843c901b55424}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e2c9ca8c2b3c8679749b7fd5edde3b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0372dff2ea38e52dc120abae0a9f614b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e2c9ca8c2b3c8679749b7fd5edde3b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e19bea430c420293bd2c4282087881d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2751b2064faf2a8486dc8ebc3df06b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e19bea430c420293bd2c4282087881d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52db843f810202092f1b098b1a22de13}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49a8808676089ab81b76917fbdb83e2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52db843f810202092f1b098b1a22de13}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089ccc09a7c8f9f560218c84e3745dad}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c1dc0c5b0511a08df176e59ac54c62}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089ccc09a7c8f9f560218c84e3745dad}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288062b9cee149390649a65aaf8099dd}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2dcade1e8a16f4f56d24efa0fd9c266}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288062b9cee149390649a65aaf8099dd}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d484f5c6c789c15d3ffc03c848fa246}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga350b1cf171fa08e0d2e9b01f4e81b3d2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d484f5c6c789c15d3ffc03c848fa246}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef099d495c88bf713d4f1df6d1e757f8}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243ebfdf74c491303b2719e9aef5b90f}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27c1cded5adf9c8d86937cfcba79772}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243ebfdf74c491303b2719e9aef5b90f}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e457031bd832249bc547a5a701b6a2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725c50feb4fd0a4e88ac48966ece7ec8}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e457031bd832249bc547a5a701b6a2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f4ae07bd13493a5ac6acc1b05b4083}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96adabf5909e205280cb845d1e4a9be3}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f4ae07bd13493a5ac6acc1b05b4083}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351f82f8ba3e9d34b552e2be39e50d53}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932d092952f72aa7d12021ccfa0aa124}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351f82f8ba3e9d34b552e2be39e50d53}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab673bf0a13362fdbd4b16ece6e0af19d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964eb37a1deb6e7270b5a758c5178962}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab673bf0a13362fdbd4b16ece6e0af19d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01dabe4482450f90410ee020910c3496}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c520aabf853685d41ed2cb803ea74}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01dabe4482450f90410ee020910c3496}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a0b67834bf0f920169b07dacb4ea275}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b06e1bf5cfeb94b132ca24eaec8741c}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0722a6e78dec2d4feb9e30e9e1d209b2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b06e1bf5cfeb94b132ca24eaec8741c}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3575c49e4dcc0df4c2299ec8a8578ee}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e046a51a11685706f585ea9fcb28aae}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3575c49e4dcc0df4c2299ec8a8578ee}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0db73f61470e64c2cb454f7c7242d1}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9afe1bae8ab7d5309b0c0ceb45d5ec1b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0db73f61470e64c2cb454f7c7242d1}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf15a8b6dd6eeb014c99e4576e2883a7d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71f26e3edb8046ead49160a37c4bf80}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf15a8b6dd6eeb014c99e4576e2883a7d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf28a29f35899e3ad9ada7d113ba3f6}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20127ce8264ecd09815d25d48e813d41}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf28a29f35899e3ad9ada7d113ba3f6}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182f83205d70baa9f65be443faa2b390}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5f36f1af63d61f11841db5dda73348f}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182f83205d70baa9f65be443faa2b390}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1523da936a40d9d9ef6aba6d47154c5}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga774216bd25ef9575f85129f68f11505d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade31635e0f311f643cf6ad8a6920a7a8}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga774216bd25ef9575f85129f68f11505d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6ffdd5f6dd17dda67132e3aa29d383}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73739a4bd90e11b9c24110728fd703c1}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6ffdd5f6dd17dda67132e3aa29d383}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga792b3c55a956f3cc65a4267f42b555ef}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga003d045f398ab5a524140ff7faf79bdd}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga792b3c55a956f3cc65a4267f42b555ef}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b115eeb86f9f9313cdab732a4c9ed}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c536a6071be05fa17f6b543cc67fd15}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b115eeb86f9f9313cdab732a4c9ed}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0385ba7080dc7fa1e78646d30f26cbe6}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5dfd5b21357b531d31a5009bce6422d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0385ba7080dc7fa1e78646d30f26cbe6}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f03a345fd2ead54a856fd5059e9f75}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf568bebe87be1e8a7e1206658a50b3}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f03a345fd2ead54a856fd5059e9f75}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1117a400c80d740d3dbb7fbea0f8ce}{EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{EXTI\+\_\+\+IMR\+\_\+\+MR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1117a400c80d740d3dbb7fbea0f8ce}{EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadc6566dd71406d2d516785c4b776bd}{EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{EXTI\+\_\+\+IMR\+\_\+\+MR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadc6566dd71406d2d516785c4b776bd}{EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183b9b9663a6aeec66f0238abbbf282f}{EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{EXTI\+\_\+\+IMR\+\_\+\+MR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183b9b9663a6aeec66f0238abbbf282f}{EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6badc25c27d6185c0e560454384a90}{EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{EXTI\+\_\+\+IMR\+\_\+\+MR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6badc25c27d6185c0e560454384a90}{EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64dbc3def48abe258dd1e1ecce481086}{EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{EXTI\+\_\+\+IMR\+\_\+\+MR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64dbc3def48abe258dd1e1ecce481086}{EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ca0d16b43ed78d36f52dd5ab0c21c2}{EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{EXTI\+\_\+\+IMR\+\_\+\+MR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ca0d16b43ed78d36f52dd5ab0c21c2}{EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcc5b70b0a599e944d99f53ac071e1a}{EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{EXTI\+\_\+\+IMR\+\_\+\+MR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcc5b70b0a599e944d99f53ac071e1a}{EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41e117f93d5e426758ee40bd7d45755}{EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{EXTI\+\_\+\+IMR\+\_\+\+MR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41e117f93d5e426758ee40bd7d45755}{EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a618dd052d47d30cadf578ee58e416}{EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{EXTI\+\_\+\+IMR\+\_\+\+MR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a618dd052d47d30cadf578ee58e416}{EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7433c8c28acd006d4a71e803f6d95de3}{EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{EXTI\+\_\+\+IMR\+\_\+\+MR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7433c8c28acd006d4a71e803f6d95de3}{EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c1c2659363a1edaba4af52c7e6a7d}{EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{EXTI\+\_\+\+IMR\+\_\+\+MR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c1c2659363a1edaba4af52c7e6a7d}{EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a00372781fec24bbabb7d2aeca82bd}{EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{EXTI\+\_\+\+IMR\+\_\+\+MR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a00372781fec24bbabb7d2aeca82bd}{EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c26fd0b40d6d66aec7cc5fff86f6720}{EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{EXTI\+\_\+\+IMR\+\_\+\+MR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c26fd0b40d6d66aec7cc5fff86f6720}{EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4095ebf9c75696a62d7bead70cc5cc}{EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{EXTI\+\_\+\+IMR\+\_\+\+MR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4095ebf9c75696a62d7bead70cc5cc}{EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052609a42da3b6c6895f006e50c12ab6}{EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{EXTI\+\_\+\+IMR\+\_\+\+MR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052609a42da3b6c6895f006e50c12ab6}{EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27011a5c7488ed0273c821804ef6a27b}{EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{EXTI\+\_\+\+IMR\+\_\+\+MR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27011a5c7488ed0273c821804ef6a27b}{EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155179198c3735dd1e35baf733f1542e}{EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{EXTI\+\_\+\+IMR\+\_\+\+MR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155179198c3735dd1e35baf733f1542e}{EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6eb3bf08d4a51133e62dd719f2e48b8}{EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{EXTI\+\_\+\+IMR\+\_\+\+MR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6eb3bf08d4a51133e62dd719f2e48b8}{EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a2709f4f9d2ccb8d63c36958517b26}{EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{EXTI\+\_\+\+IMR\+\_\+\+MR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a2709f4f9d2ccb8d63c36958517b26}{EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{EXTI\+\_\+\+IMR\+\_\+\+MR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{EXTI\+\_\+\+IMR\+\_\+\+MR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{EXTI\+\_\+\+IMR\+\_\+\+MR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{EXTI\+\_\+\+IMR\+\_\+\+MR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{EXTI\+\_\+\+IMR\+\_\+\+MR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{EXTI\+\_\+\+IMR\+\_\+\+MR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{EXTI\+\_\+\+IMR\+\_\+\+MR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{EXTI\+\_\+\+IMR\+\_\+\+MR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{EXTI\+\_\+\+IMR\+\_\+\+MR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{EXTI\+\_\+\+IMR\+\_\+\+MR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{EXTI\+\_\+\+IMR\+\_\+\+MR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{EXTI\+\_\+\+IMR\+\_\+\+MR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{EXTI\+\_\+\+IMR\+\_\+\+MR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{EXTI\+\_\+\+IMR\+\_\+\+MR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{EXTI\+\_\+\+IMR\+\_\+\+MR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{EXTI\+\_\+\+IMR\+\_\+\+MR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{EXTI\+\_\+\+IMR\+\_\+\+MR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{EXTI\+\_\+\+IMR\+\_\+\+MR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{EXTI\+\_\+\+IMR\+\_\+\+MR18}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f23236f2d0bb9ed886556064714c50}{EXTI\+\_\+\+IMR\+\_\+\+IM}}~0x0007\+FFFFU
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016c23b6c1164758878753e14201fdbc}{EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{EXTI\+\_\+\+EMR\+\_\+\+MR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016c23b6c1164758878753e14201fdbc}{EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa419f81a443fd7eac16ac340c971dc63}{EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{EXTI\+\_\+\+EMR\+\_\+\+MR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa419f81a443fd7eac16ac340c971dc63}{EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546cba14a3e8a8172d5652e670ac9ed3}{EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{EXTI\+\_\+\+EMR\+\_\+\+MR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546cba14a3e8a8172d5652e670ac9ed3}{EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14290334e49a34a93a3ce229bd5ecf74}{EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{EXTI\+\_\+\+EMR\+\_\+\+MR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14290334e49a34a93a3ce229bd5ecf74}{EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ee1f30cf0d4ef71d512507fcb9cb7}{EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{EXTI\+\_\+\+EMR\+\_\+\+MR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ee1f30cf0d4ef71d512507fcb9cb7}{EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e60a767b0307626c3cd4cbd01d10304}{EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{EXTI\+\_\+\+EMR\+\_\+\+MR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e60a767b0307626c3cd4cbd01d10304}{EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca40f93d86d921adecd19479b7ab5c6}{EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{EXTI\+\_\+\+EMR\+\_\+\+MR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca40f93d86d921adecd19479b7ab5c6}{EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6755a5d4b361648f0b2c76a0b32282}{EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{EXTI\+\_\+\+EMR\+\_\+\+MR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6755a5d4b361648f0b2c76a0b32282}{EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00700896523030015c081b6caa3b72b5}{EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{EXTI\+\_\+\+EMR\+\_\+\+MR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00700896523030015c081b6caa3b72b5}{EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c54d6a078dcc8b9aec22e327785fdd}{EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{EXTI\+\_\+\+EMR\+\_\+\+MR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c54d6a078dcc8b9aec22e327785fdd}{EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ef7af204b6807cb09f10a11f774889e}{EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{EXTI\+\_\+\+EMR\+\_\+\+MR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ef7af204b6807cb09f10a11f774889e}{EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb1a0c32eb56c845232f07d6e1498633}{EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{EXTI\+\_\+\+EMR\+\_\+\+MR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb1a0c32eb56c845232f07d6e1498633}{EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ba6ff638ee9d2bc8a2dec8ef8ea32}{EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{EXTI\+\_\+\+EMR\+\_\+\+MR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ba6ff638ee9d2bc8a2dec8ef8ea32}{EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06991d09dc3fd7373da2375b7e196452}{EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{EXTI\+\_\+\+EMR\+\_\+\+MR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06991d09dc3fd7373da2375b7e196452}{EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cd35406916f89cc00f5c4c153f7f3b}{EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{EXTI\+\_\+\+EMR\+\_\+\+MR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cd35406916f89cc00f5c4c153f7f3b}{EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1778406979e6566a10b085f1146a28}{EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{EXTI\+\_\+\+EMR\+\_\+\+MR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1778406979e6566a10b085f1146a28}{EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb43eaaa268ddc9d407c5edcfb05ff4}{EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{EXTI\+\_\+\+EMR\+\_\+\+MR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb43eaaa268ddc9d407c5edcfb05ff4}{EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga889175528233c464f6c0a5f8a901a06d}{EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{EXTI\+\_\+\+EMR\+\_\+\+MR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga889175528233c464f6c0a5f8a901a06d}{EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6e89686fa4e8fe58365b684331f398}{EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{EXTI\+\_\+\+EMR\+\_\+\+MR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6e89686fa4e8fe58365b684331f398}{EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{EXTI\+\_\+\+EMR\+\_\+\+MR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{EXTI\+\_\+\+EMR\+\_\+\+MR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{EXTI\+\_\+\+EMR\+\_\+\+MR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{EXTI\+\_\+\+EMR\+\_\+\+MR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{EXTI\+\_\+\+EMR\+\_\+\+MR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{EXTI\+\_\+\+EMR\+\_\+\+MR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{EXTI\+\_\+\+EMR\+\_\+\+MR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{EXTI\+\_\+\+EMR\+\_\+\+MR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{EXTI\+\_\+\+EMR\+\_\+\+MR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{EXTI\+\_\+\+EMR\+\_\+\+MR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{EXTI\+\_\+\+EMR\+\_\+\+MR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{EXTI\+\_\+\+EMR\+\_\+\+MR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{EXTI\+\_\+\+EMR\+\_\+\+MR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{EXTI\+\_\+\+EMR\+\_\+\+MR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{EXTI\+\_\+\+EMR\+\_\+\+MR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{EXTI\+\_\+\+EMR\+\_\+\+MR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{EXTI\+\_\+\+EMR\+\_\+\+MR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{EXTI\+\_\+\+EMR\+\_\+\+MR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{EXTI\+\_\+\+EMR\+\_\+\+MR18}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3f74a67ed2871290e5cee5ec27e487}{EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{EXTI\+\_\+\+RTSR\+\_\+\+TR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3f74a67ed2871290e5cee5ec27e487}{EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ba4871b93492e5e8c846f2833f9da1}{EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{EXTI\+\_\+\+RTSR\+\_\+\+TR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ba4871b93492e5e8c846f2833f9da1}{EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbecd9a805326155030f357bc2d70046}{EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{EXTI\+\_\+\+RTSR\+\_\+\+TR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbecd9a805326155030f357bc2d70046}{EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560d856b177ddb7b90e101caf3ce66be}{EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{EXTI\+\_\+\+RTSR\+\_\+\+TR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560d856b177ddb7b90e101caf3ce66be}{EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga795eff3140a1d0c0e1fcfc03b2fa5860}{EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{EXTI\+\_\+\+RTSR\+\_\+\+TR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga795eff3140a1d0c0e1fcfc03b2fa5860}{EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a7c4c35c85b3e922e1df8447dd8e6d}{EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{EXTI\+\_\+\+RTSR\+\_\+\+TR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a7c4c35c85b3e922e1df8447dd8e6d}{EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d1a629b7cde96375b82803c46cfcb4}{EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{EXTI\+\_\+\+RTSR\+\_\+\+TR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d1a629b7cde96375b82803c46cfcb4}{EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc9d6a9f75fdff045e4806edad97b47}{EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc9d6a9f75fdff045e4806edad97b47}{EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3b77b33079caf74151ade9fbc3b82}{EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{EXTI\+\_\+\+RTSR\+\_\+\+TR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3b77b33079caf74151ade9fbc3b82}{EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b28a010f7937178112dd11c7edf7b}{EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{EXTI\+\_\+\+RTSR\+\_\+\+TR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b28a010f7937178112dd11c7edf7b}{EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12717df4fef207dd689f240bbb23cedf}{EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{EXTI\+\_\+\+RTSR\+\_\+\+TR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12717df4fef207dd689f240bbb23cedf}{EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3f679be0d89926b127c4b293111e2}{EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{EXTI\+\_\+\+RTSR\+\_\+\+TR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3f679be0d89926b127c4b293111e2}{EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4507125ae8a435b97fe643f73e6492e}{EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{EXTI\+\_\+\+RTSR\+\_\+\+TR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4507125ae8a435b97fe643f73e6492e}{EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799f99b4edc9604b38ab1f12e0cf9cae}{EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{EXTI\+\_\+\+RTSR\+\_\+\+TR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799f99b4edc9604b38ab1f12e0cf9cae}{EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42533490cce0d8d3ff55a2d6ad8c24ee}{EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{EXTI\+\_\+\+RTSR\+\_\+\+TR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42533490cce0d8d3ff55a2d6ad8c24ee}{EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffbcdf64f7de2427560316706ddc8c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{EXTI\+\_\+\+RTSR\+\_\+\+TR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffbcdf64f7de2427560316706ddc8c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad883a3a53902664492c684a6dd435d33}{EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{EXTI\+\_\+\+RTSR\+\_\+\+TR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad883a3a53902664492c684a6dd435d33}{EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42283a804716a4de1910afd032b87681}{EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{EXTI\+\_\+\+RTSR\+\_\+\+TR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42283a804716a4de1910afd032b87681}{EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708076360f04650ae4bfdd6695caa617}{EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{EXTI\+\_\+\+RTSR\+\_\+\+TR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708076360f04650ae4bfdd6695caa617}{EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{EXTI\+\_\+\+RTSR\+\_\+\+TR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{EXTI\+\_\+\+RTSR\+\_\+\+TR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{EXTI\+\_\+\+RTSR\+\_\+\+TR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{EXTI\+\_\+\+RTSR\+\_\+\+TR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{EXTI\+\_\+\+RTSR\+\_\+\+TR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{EXTI\+\_\+\+RTSR\+\_\+\+TR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{EXTI\+\_\+\+RTSR\+\_\+\+TR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{EXTI\+\_\+\+RTSR\+\_\+\+TR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{EXTI\+\_\+\+RTSR\+\_\+\+TR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{EXTI\+\_\+\+RTSR\+\_\+\+TR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{EXTI\+\_\+\+RTSR\+\_\+\+TR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{EXTI\+\_\+\+RTSR\+\_\+\+TR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{EXTI\+\_\+\+RTSR\+\_\+\+TR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{EXTI\+\_\+\+RTSR\+\_\+\+TR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{EXTI\+\_\+\+RTSR\+\_\+\+TR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{EXTI\+\_\+\+RTSR\+\_\+\+TR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{EXTI\+\_\+\+RTSR\+\_\+\+TR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{EXTI\+\_\+\+RTSR\+\_\+\+TR18}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd5afa140faff4e562142dc289387cc}{EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{EXTI\+\_\+\+FTSR\+\_\+\+TR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd5afa140faff4e562142dc289387cc}{EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01090491a062f3b8b4a80b0b66690ce8}{EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{EXTI\+\_\+\+FTSR\+\_\+\+TR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01090491a062f3b8b4a80b0b66690ce8}{EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bfd75475e3d65a3bee0a4ccd41e0e3}{EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{EXTI\+\_\+\+FTSR\+\_\+\+TR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bfd75475e3d65a3bee0a4ccd41e0e3}{EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b35fe3af253035fe6c7a8702ef8e5e}{EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{EXTI\+\_\+\+FTSR\+\_\+\+TR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b35fe3af253035fe6c7a8702ef8e5e}{EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecb16c1706cb6cad8ec0a8e06ac2475}{EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{EXTI\+\_\+\+FTSR\+\_\+\+TR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecb16c1706cb6cad8ec0a8e06ac2475}{EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeffba32b6b0854a232493dc2e2634d4}{EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{EXTI\+\_\+\+FTSR\+\_\+\+TR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeffba32b6b0854a232493dc2e2634d4}{EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6590e0e011792337a19831a0ea2df2c}{EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{EXTI\+\_\+\+FTSR\+\_\+\+TR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6590e0e011792337a19831a0ea2df2c}{EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1347ed594a5d5bb5e0a69f31cbfb20}{EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{EXTI\+\_\+\+FTSR\+\_\+\+TR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1347ed594a5d5bb5e0a69f31cbfb20}{EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b6b9ab34a5724cebedd0ccbf1ad65e}{EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{EXTI\+\_\+\+FTSR\+\_\+\+TR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b6b9ab34a5724cebedd0ccbf1ad65e}{EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898047db88343aeac8c05f39c4bc63e0}{EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898047db88343aeac8c05f39c4bc63e0}{EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6991a6c2f7e8fd99992d7623a31093}{EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{EXTI\+\_\+\+FTSR\+\_\+\+TR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6991a6c2f7e8fd99992d7623a31093}{EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac985e7db4d6a853c4411544878fd0551}{EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac985e7db4d6a853c4411544878fd0551}{EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1c99fa4436d7a5fad4632366db4462}{EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{EXTI\+\_\+\+FTSR\+\_\+\+TR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1c99fa4436d7a5fad4632366db4462}{EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89275d329ff466aee9a8b226376eb9b7}{EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{EXTI\+\_\+\+FTSR\+\_\+\+TR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89275d329ff466aee9a8b226376eb9b7}{EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2e56c2bfea3a94e5bc8905b5008dd0}{EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{EXTI\+\_\+\+FTSR\+\_\+\+TR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2e56c2bfea3a94e5bc8905b5008dd0}{EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b78c01259464833376dbc4755fefc21}{EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{EXTI\+\_\+\+FTSR\+\_\+\+TR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b78c01259464833376dbc4755fefc21}{EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43c9167b3d4af750254db5efaf97aa4}{EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{EXTI\+\_\+\+FTSR\+\_\+\+TR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43c9167b3d4af750254db5efaf97aa4}{EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3170e25ad439045d2372d1e052cea88c}{EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{EXTI\+\_\+\+FTSR\+\_\+\+TR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3170e25ad439045d2372d1e052cea88c}{EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac793e138d33f0b8106662bb5783b0eaf}{EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{EXTI\+\_\+\+FTSR\+\_\+\+TR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac793e138d33f0b8106662bb5783b0eaf}{EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{EXTI\+\_\+\+FTSR\+\_\+\+TR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{EXTI\+\_\+\+FTSR\+\_\+\+TR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{EXTI\+\_\+\+FTSR\+\_\+\+TR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{EXTI\+\_\+\+FTSR\+\_\+\+TR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{EXTI\+\_\+\+FTSR\+\_\+\+TR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{EXTI\+\_\+\+FTSR\+\_\+\+TR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{EXTI\+\_\+\+FTSR\+\_\+\+TR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{EXTI\+\_\+\+FTSR\+\_\+\+TR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{EXTI\+\_\+\+FTSR\+\_\+\+TR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{EXTI\+\_\+\+FTSR\+\_\+\+TR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{EXTI\+\_\+\+FTSR\+\_\+\+TR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{EXTI\+\_\+\+FTSR\+\_\+\+TR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{EXTI\+\_\+\+FTSR\+\_\+\+TR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{EXTI\+\_\+\+FTSR\+\_\+\+TR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{EXTI\+\_\+\+FTSR\+\_\+\+TR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{EXTI\+\_\+\+FTSR\+\_\+\+TR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{EXTI\+\_\+\+FTSR\+\_\+\+TR18}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded47468bc0aade2a8c36333d64a3fc7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded47468bc0aade2a8c36333d64a3fc7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b28416d9efdd9464c175f594ff0490}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b28416d9efdd9464c175f594ff0490}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701fc135a83a7a43ca6a977fa51087e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701fc135a83a7a43ca6a977fa51087e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1adab50a513d2ffc1c7ec8c245bb4ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1adab50a513d2ffc1c7ec8c245bb4ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb85edd29e2bbdbb0ec3021c8f80e72}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb85edd29e2bbdbb0ec3021c8f80e72}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bb6ac1da4531f229770893e8803226}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bb6ac1da4531f229770893e8803226}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820d4fc8485a8c681dd9deddccf85c64}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820d4fc8485a8c681dd9deddccf85c64}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444748417965f0a263e4a3f99c81c22}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444748417965f0a263e4a3f99c81c22}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584d2b8877c26e45231b2194baba055a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584d2b8877c26e45231b2194baba055a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b275083074cfd7a32fc9af85b56509b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b275083074cfd7a32fc9af85b56509b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64deb2466771c956d1e912ea09166925}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64deb2466771c956d1e912ea09166925}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace4933cca50b04988d34d48c7b659c3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace4933cca50b04988d34d48c7b659c3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4daf940040b81b93f70afed1ec62e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4daf940040b81b93f70afed1ec62e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa747f781753f3db0d1731ce24ad4ddd}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa747f781753f3db0d1731ce24ad4ddd}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405d264956ba9e06788545e2ad87413e}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405d264956ba9e06788545e2ad87413e}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677582734fb712a69ae2d6fb3a3329b6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677582734fb712a69ae2d6fb3a3329b6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c201ce487fab3e1b835a718ee9f11bf}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c201ce487fab3e1b835a718ee9f11bf}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bf902143efb4e89c7e20de1ed4f108}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bf902143efb4e89c7e20de1ed4f108}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db116e94a090f461d8551591f829002}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db116e94a090f461d8551591f829002}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e52c51a9d888231a788288e42bb8596}{EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{EXTI\+\_\+\+PR\+\_\+\+PR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e52c51a9d888231a788288e42bb8596}{EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ea95730ba8514076cc76945a01d850}{EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{EXTI\+\_\+\+PR\+\_\+\+PR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ea95730ba8514076cc76945a01d850}{EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa105697635cbab9ccf5f96efc9feec0d}{EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{EXTI\+\_\+\+PR\+\_\+\+PR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa105697635cbab9ccf5f96efc9feec0d}{EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe8a3ee648b4cf47f51e435b8644cee}{EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{EXTI\+\_\+\+PR\+\_\+\+PR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe8a3ee648b4cf47f51e435b8644cee}{EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465307df267001826deb47a946dab61}{EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{EXTI\+\_\+\+PR\+\_\+\+PR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465307df267001826deb47a946dab61}{EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b096f7d09eed26b05531f8b0dbe239c}{EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{EXTI\+\_\+\+PR\+\_\+\+PR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b096f7d09eed26b05531f8b0dbe239c}{EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae216f090307338513e0c48b792ff4380}{EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{EXTI\+\_\+\+PR\+\_\+\+PR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae216f090307338513e0c48b792ff4380}{EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bf1c350de28d01e9d252a2a7907a1c}{EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{EXTI\+\_\+\+PR\+\_\+\+PR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bf1c350de28d01e9d252a2a7907a1c}{EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf15f6df00912ea82ed99154c1824543}{EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{EXTI\+\_\+\+PR\+\_\+\+PR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf15f6df00912ea82ed99154c1824543}{EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c48dd0cba2bfc3f1cbae965d145019}{EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{EXTI\+\_\+\+PR\+\_\+\+PR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c48dd0cba2bfc3f1cbae965d145019}{EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19900075592fba3fc4a6641c5a44a4b4}{EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{EXTI\+\_\+\+PR\+\_\+\+PR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19900075592fba3fc4a6641c5a44a4b4}{EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e7dba5b45bb3fa090607a33ea4b4b7}{EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{EXTI\+\_\+\+PR\+\_\+\+PR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e7dba5b45bb3fa090607a33ea4b4b7}{EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a607029be3ca6159090afbf66b84d88}{EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{EXTI\+\_\+\+PR\+\_\+\+PR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a607029be3ca6159090afbf66b84d88}{EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b3cd3e008be5d766a085378dbde61e}{EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{EXTI\+\_\+\+PR\+\_\+\+PR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b3cd3e008be5d766a085378dbde61e}{EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845983f32b8eccfafede2ece6a9371a1}{EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{EXTI\+\_\+\+PR\+\_\+\+PR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845983f32b8eccfafede2ece6a9371a1}{EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac665a7df31dbb829ee5e8c92b35d1e94}{EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{EXTI\+\_\+\+PR\+\_\+\+PR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac665a7df31dbb829ee5e8c92b35d1e94}{EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1577079526c7f1959e2e0c6c3dd8a4e4}{EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{EXTI\+\_\+\+PR\+\_\+\+PR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1577079526c7f1959e2e0c6c3dd8a4e4}{EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b0021b076cb2e50a546abdc74ff497}{EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{EXTI\+\_\+\+PR\+\_\+\+PR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b0021b076cb2e50a546abdc74ff497}{EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09184330e3d3e7839d58dec6b07c284a}{EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{EXTI\+\_\+\+PR\+\_\+\+PR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09184330e3d3e7839d58dec6b07c284a}{EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{EXTI\+\_\+\+PR\+\_\+\+PR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{EXTI\+\_\+\+PR\+\_\+\+PR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{EXTI\+\_\+\+PR\+\_\+\+PR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{EXTI\+\_\+\+PR\+\_\+\+PR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{EXTI\+\_\+\+PR\+\_\+\+PR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{EXTI\+\_\+\+PR\+\_\+\+PR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{EXTI\+\_\+\+PR\+\_\+\+PR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{EXTI\+\_\+\+PR\+\_\+\+PR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{EXTI\+\_\+\+PR\+\_\+\+PR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{EXTI\+\_\+\+PR\+\_\+\+PR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{EXTI\+\_\+\+PR\+\_\+\+PR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{EXTI\+\_\+\+PR\+\_\+\+PR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{EXTI\+\_\+\+PR\+\_\+\+PR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{EXTI\+\_\+\+PR\+\_\+\+PR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{EXTI\+\_\+\+PR\+\_\+\+PR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{EXTI\+\_\+\+PR\+\_\+\+PR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{EXTI\+\_\+\+PR\+\_\+\+PR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{EXTI\+\_\+\+PR\+\_\+\+PR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{EXTI\+\_\+\+PR\+\_\+\+PR18}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7fb0e497398daa1cc4d02ada0eae4d}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186}{DMA\+\_\+\+ISR\+\_\+\+GIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7fb0e497398daa1cc4d02ada0eae4d}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29314e2049064fc12ddbd114b0f2cbcb}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680}{DMA\+\_\+\+ISR\+\_\+\+TCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29314e2049064fc12ddbd114b0f2cbcb}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cf7d467ec0d235311f50e8d8162295}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c}{DMA\+\_\+\+ISR\+\_\+\+HTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cf7d467ec0d235311f50e8d8162295}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5ca21ac0d204814ea8a873071ecfc8}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a}{DMA\+\_\+\+ISR\+\_\+\+TEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5ca21ac0d204814ea8a873071ecfc8}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac75a526c8aac9bdfaf3db0290f0781}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95}{DMA\+\_\+\+ISR\+\_\+\+GIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac75a526c8aac9bdfaf3db0290f0781}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cba5cd2bbdf76f4206143c0c18e61d6}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2}{DMA\+\_\+\+ISR\+\_\+\+TCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cba5cd2bbdf76f4206143c0c18e61d6}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9ae1424366d705993a2de8cdbf3400}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646}{DMA\+\_\+\+ISR\+\_\+\+HTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9ae1424366d705993a2de8cdbf3400}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2f5189928f8033af127152c40bd2}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38}{DMA\+\_\+\+ISR\+\_\+\+TEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2f5189928f8033af127152c40bd2}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888129f3fae78a9763597f14b7a48a71}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17}{DMA\+\_\+\+ISR\+\_\+\+GIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888129f3fae78a9763597f14b7a48a71}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434871909597255878953a0e27b1a432}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495}{DMA\+\_\+\+ISR\+\_\+\+TCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434871909597255878953a0e27b1a432}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a268abeee7a69bc3ee0f1f0a420fc0}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1}{DMA\+\_\+\+ISR\+\_\+\+HTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a268abeee7a69bc3ee0f1f0a420fc0}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad915d8bae703b9a1cd7a9a4ed4fd4389}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10}{DMA\+\_\+\+ISR\+\_\+\+TEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad915d8bae703b9a1cd7a9a4ed4fd4389}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1229ea1ac5c5284e8549f50019a6d7a9}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180}{DMA\+\_\+\+ISR\+\_\+\+GIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1229ea1ac5c5284e8549f50019a6d7a9}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542e49d2553c1157e974dea31e518512}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a}{DMA\+\_\+\+ISR\+\_\+\+TCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542e49d2553c1157e974dea31e518512}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa109d5a133cd65d183be685a163647d6}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad}{DMA\+\_\+\+ISR\+\_\+\+HTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa109d5a133cd65d183be685a163647d6}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e569fd8008285c7aa126ddf890c54f4}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253}{DMA\+\_\+\+ISR\+\_\+\+TEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e569fd8008285c7aa126ddf890c54f4}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169d06cc9417604632ffa031928f358c}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd}{DMA\+\_\+\+ISR\+\_\+\+GIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169d06cc9417604632ffa031928f358c}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473fad688ae2575d0b4ab15264175f8e}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{DMA\+\_\+\+ISR\+\_\+\+TCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473fad688ae2575d0b4ab15264175f8e}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b0a9aa745af883265f25aa38cfe7fc4}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{DMA\+\_\+\+ISR\+\_\+\+HTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b0a9aa745af883265f25aa38cfe7fc4}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab126644e992e1bef28e92be896ed1fa1}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{DMA\+\_\+\+ISR\+\_\+\+TEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab126644e992e1bef28e92be896ed1fa1}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf020c2884b4b0cdb989a03444bfc73e}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{DMA\+\_\+\+ISR\+\_\+\+GIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf020c2884b4b0cdb989a03444bfc73e}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbc2f4cd53304a1205bd7ee0815bb62}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d76395cf6c6ef50e05c96d7ae723058}{DMA\+\_\+\+ISR\+\_\+\+TCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbc2f4cd53304a1205bd7ee0815bb62}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0a1c7f7eb939ef3c23e5bbf3df6dd90}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b6d9787aeff76a51581d9488b4604f}{DMA\+\_\+\+ISR\+\_\+\+HTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0a1c7f7eb939ef3c23e5bbf3df6dd90}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb0950434096cb39a761f9cc2f1f1e}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47d914969922381708ae06c1c71123a}{DMA\+\_\+\+ISR\+\_\+\+TEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb0950434096cb39a761f9cc2f1f1e}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf1e2d659efe7036b98c32743da70fb}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f178e879b2d8ceeea351e4750272dd}{DMA\+\_\+\+ISR\+\_\+\+GIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf1e2d659efe7036b98c32743da70fb}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a70e344cc5c4ef3973c0aabec11a02}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4528af54928542c09502c01827418732}{DMA\+\_\+\+ISR\+\_\+\+TCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a70e344cc5c4ef3973c0aabec11a02}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b77f87a8292a16891e424759e92da}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{DMA\+\_\+\+ISR\+\_\+\+HTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b77f87a8292a16891e424759e92da}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0c9b3644d220947be34de82ae99cde}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{DMA\+\_\+\+ISR\+\_\+\+TEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0c9b3644d220947be34de82ae99cde}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81339ca59945af094e77a64b662a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ad797334d9fb70750ace14b16e0122}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81339ca59945af094e77a64b662a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220bbe162cb8ddb8e73cbb535546893}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60085fa798cf77f80365839e7d88c8f1}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220bbe162cb8ddb8e73cbb535546893}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93362ac1d0ec5c893aa665656f3833c4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e9aa2475130fbf63db304ceea019eb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93362ac1d0ec5c893aa665656f3833c4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f46e33af7bcd81267658ad0887f2b5}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989699cace2fa87efa867b825c1deb29}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f46e33af7bcd81267658ad0887f2b5}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71192de2619477e600004737575fdadd}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab907e446bbf1e1400dc5fdbd929d0e5f}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71192de2619477e600004737575fdadd}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c49b9f3a3f134f771e34ee9dbf54b6a}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8505b947a04834750e164dc320dfae09}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c49b9f3a3f134f771e34ee9dbf54b6a}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2526b7323a7b8b1e57b0a2d421ade04}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e769c78024a22b4d1f528ce03ccc760}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2526b7323a7b8b1e57b0a2d421ade04}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4739de2a7cb002b64c620a8c96fac104}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abb0afb7dbe362c150bf80c4c751a67}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4739de2a7cb002b64c620a8c96fac104}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629d1c4d7f7168ce1f41f76461033705}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d98e88c334091e20e931372646a6b0d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629d1c4d7f7168ce1f41f76461033705}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2127474579593af9d87b1407265d2fe0}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb4c0c5e0f2e01dec12ba366b83cb4d}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2127474579593af9d87b1407265d2fe0}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e461cfd535f48d2d99f0c824966d6f}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dea86ca2ec8aa945b840f2c1866e1f6}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e461cfd535f48d2d99f0c824966d6f}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28803defcca6317abbaeccc5605cf8b3}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59bad79f1ae37b69b048834808e8d067}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28803defcca6317abbaeccc5605cf8b3}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559688e76f9ea0d0097398dfc1675e87}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d22139e4567c89e2afcb4aef71104c}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559688e76f9ea0d0097398dfc1675e87}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d5a73a1c30d08e5d638983c71a7a11c}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b431fd4e034f8333e44594712f75eb}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d5a73a1c30d08e5d638983c71a7a11c}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f626bff6ed0977787a137db9e5bf8f3}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga950664b81ec2d4d843f89ef102107d7b}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f626bff6ed0977787a137db9e5bf8f3}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4822afffc3effe5915ef34bd2b63a544}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdda8f7f2507c1d3988c7310a35d46c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4822afffc3effe5915ef34bd2b63a544}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcd140135e230eb7269bc76765d382a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943245d2a8300854d53fd07bb957a6fc}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcd140135e230eb7269bc76765d382a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f172003a70896fc632ee13e577bc684}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4c7d1d10beb535aec39de9a8bdc327}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f172003a70896fc632ee13e577bc684}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ead1ae728d11546c609a4b3258a43cd}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c23c727a4dbbc45a356c8418299275d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ead1ae728d11546c609a4b3258a43cd}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2c3111dd90e84f62722510e32697e4}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6326d337a773b4ced9d8a680c05a9}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2c3111dd90e84f62722510e32697e4}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1c47744a404b385329674a94579b4d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc61098c5cf9a7d53ddcb155e34c984}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1c47744a404b385329674a94579b4d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0a844b994d2de4e44b2666d3ee4020}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dca486df2f235aac8f3975f5f4ab75}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0a844b994d2de4e44b2666d3ee4020}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1313e55a28937bdd073af20eb2d3cb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67273db02ffd8f2bfe0a5c93e9282a4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1313e55a28937bdd073af20eb2d3cb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f9c6315d0d006a4e8ea49508114c0}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e523c5cbf5594ffe8540c317bce6933}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f9c6315d0d006a4e8ea49508114c0}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efd58f74d49c8fa034d52a38f5649ed}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9f01dfeb289156448f5a5a0ad54099}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efd58f74d49c8fa034d52a38f5649ed}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50594831aa1c987fae982c611a9e15fc}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac26181e8c2bd1fddc1e774cb7b621e5b}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7}}~\mbox{