{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507231318501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507231318505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  5 15:21:58 2017 " "Processing started: Thu Oct  5 15:21:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507231318505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507231318505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507231318505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507231319135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507231319135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 alu.v(7) " "Verilog HDL Declaration information at alu.v(7): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507231330859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 alu.v(7) " "Verilog HDL Declaration information at alu.v(7): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507231330859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 alu.v(7) " "Verilog HDL Declaration information at alu.v(7): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507231330859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 alu.v(7) " "Verilog HDL Declaration information at alu.v(7): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507231330859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 alu.v(7) " "Verilog HDL Declaration information at alu.v(7): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507231330859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 alu.v(7) " "Verilog HDL Declaration information at alu.v(7): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507231330859 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" alu.v(82) " "Verilog HDL syntax error at alu.v(82) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 82 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1507231330859 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" alu.v(91) " "Verilog HDL syntax error at alu.v(91) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 91 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1507231330860 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu_i alu.v(53) " "Ignored design unit \"alu_i\" at alu.v(53) due to previous errors" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 53 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507231330860 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ripple_full_adder alu.v(103) " "Ignored design unit \"ripple_full_adder\" at alu.v(103) due to previous errors" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 103 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507231330860 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "full_adder alu.v(154) " "Ignored design unit \"full_adder\" at alu.v(154) due to previous errors" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 154 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507231330860 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hexDisplay alu.v(172) " "Ignored design unit \"hexDisplay\" at alu.v(172) due to previous errors" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 172 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507231330861 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment0 alu.v(234) " "Ignored design unit \"segment0\" at alu.v(234) due to previous errors" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 234 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507231330861 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment1 alu.v(243) " "Ignored design unit \"segment1\" at alu.v(243) due to previous errors" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 243 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507231330861 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment2 alu.v(252) " "Ignored design unit \"segment2\" at alu.v(252) due to previous errors" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 252 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507231330861 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment3 alu.v(261) " "Ignored design unit \"segment3\" at alu.v(261) due to previous errors" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 261 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507231330861 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment4 alu.v(270) " "Ignored design unit \"segment4\" at alu.v(270) due to previous errors" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 270 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507231330861 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment5 alu.v(279) " "Ignored design unit \"segment5\" at alu.v(279) due to previous errors" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 279 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507231330861 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment6 alu.v(288) " "Ignored design unit \"segment6\" at alu.v(288) due to previous errors" {  } { { "alu.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/alu.v" 288 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507231330861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507231330863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/output_files/alu.map.smsg " "Generated suppressed messages file /h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/output_files/alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507231330897 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "943 " "Peak virtual memory: 943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507231331089 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct  5 15:22:11 2017 " "Processing ended: Thu Oct  5 15:22:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507231331089 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507231331089 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507231331089 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507231331089 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 15 s 1  " "Quartus Prime Full Compilation was unsuccessful. 15 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507231331300 ""}
