{"Source Block": ["hdl/projects/fmcomms1/vc707/system_top.v@205:215@HdlIdDef", "  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n\n  ODDR #(\n    .DDR_CLK_EDGE (\"SAME_EDGE\"),\n"], "Clone Blocks": [["hdl/projects/fmcomms1/vc707/system_top.v@203:213", "  wire            adc_valid_0;\n  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@215:225", "  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n  wire    [31:0]  mb_intrs;\n\n  // instantiations\n\n   ODDR #(\n    .DDR_CLK_EDGE (\"SAME_EDGE\"),\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@177:187", "  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n  wire    [15:0]  ps_intrs;\n\n  // instantiations\n\n  ODDR #(\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@176:186", "  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n  wire    [15:0]  ps_intrs;\n\n  // instantiations\n\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@204:214", "  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n  wire    [31:0]  mb_intrs;\n\n  // assignments\n\n  assign mgt_clk_sel = 2'd0;\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@178:188", "  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n  wire    [15:0]  ps_intrs;\n\n  // instantiations\n\n  ODDR #(\n    .DDR_CLK_EDGE (\"SAME_EDGE\"),\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@178:188", "  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n  wire    [15:0]  ps_intrs;\n\n  // instantiations\n\n  ODDR #(\n    .DDR_CLK_EDGE (\"SAME_EDGE\"),\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@177:187", "  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n  wire    [15:0]  ps_intrs;\n\n  // instantiations\n\n  ODDR #(\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@205:215", "  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n  wire    [31:0]  mb_intrs;\n\n  // assignments\n\n  assign mgt_clk_sel = 2'd0;\n\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@214:224", "  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n  wire    [31:0]  mb_intrs;\n\n  // instantiations\n\n   ODDR #(\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@213:223", "  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n  wire    [31:0]  mb_intrs;\n\n  // instantiations\n\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@176:186", "  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n  wire    [15:0]  ps_intrs;\n\n  // instantiations\n\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@204:214", "  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n\n  ODDR #(\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@203:213", "  wire            adc_enable_0;\n  wire    [15:0]  adc_data_0;\n  wire            adc_valid_1;\n  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n  wire    [31:0]  mb_intrs;\n\n  // assignments\n\n"]], "Diff Content": {"Delete": [], "Add": [[210, "  wire    [31:0]  mb_intrs;\n"], [210, "  assign fan_pwm = 1'b1;\n"]]}}