<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>RMR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">RMR, Reset Management Register</h1><p>The RMR characteristics are:</p><h2>Purpose</h2>
        <p>If EL1 or EL3 is the highest implemented Exception level and this register is implemented:</p>

      
        <ul>
<li>A write to the register at the highest implemented Exception level can request a Warm reset.
</li><li>If the highest implemented Exception level can use AArch32 and AArch64, this register specifies the Execution state that the PE boots into on a Warm reset.
</li></ul>
      <h2>Configuration</h2><p>AArch32 System register RMR bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-rmr_el1.html">RMR_EL1[31:0]</a> when the highest implemented Exception level is EL1.</p><p>AArch32 System register RMR bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-rmr_el3.html">RMR_EL3[31:0]</a> when EL3 is implemented.</p><p>This register is present only when EL1 is capable of using AArch32. Otherwise, direct accesses to RMR are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <p>Only implemented if EL1 or EL3 is the highest implemented Exception level. In this case:</p>

      
        <ul>
<li>If the highest implemented Exception level can use AArch32 and AArch64 then this register must be implemented.
</li><li>If the highest implemented Exception level cannot use AArch64 then it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the register is implemented.
</li></ul>
      <h2>Attributes</h2>
        <p>RMR is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="30"><a href="#fieldset_0-31_2">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">RR</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">AA64</a></td></tr></tbody></table><h4 id="fieldset_0-31_2">Bits [31:2]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-1_1">RR, bit [1]</h4><div class="field">
      <p>Reset Request. Setting this bit to 1 requests a Warm reset.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-0_0">AA64, bit [0]</h4><div class="field">
      <p>When the highest implemented Exception level can use AArch64, determines which Execution state the PE boots into after a Warm reset:</p>
    <table class="valuetable"><tr><th>AA64</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>AArch32.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>AArch64.</p>
        </td></tr></table><p>On coming out of the Warm reset, execution starts at the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> reset vector address of the specified Execution state.</p>
<p>If the highest implemented Exception level cannot use AArch64 this bit is RAZ/WI.</p><p>When implemented as a RW field, this field resets to 0 on a Cold reset.</p></div><div class="access_mechanisms"><h2>Accessing RMR</h2>
        <p>When EL3 is implemented, Arm deprecates accessing this register from any PE mode other than Monitor mode.</p>
      <p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b1100</td><td>0b0000</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL IN {EL1, EL3} &amp;&amp; IsHighestEL(PSTATE.EL) then
    R[t] = RMR;
else
    UNDEFINED;
                </p><h4 class="assembler">MCR{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b1100</td><td>0b0000</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if IsHighestEL(EL1) then
        RMR = R[t];
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    if CP15SDISABLE == Signal_High then
        UNDEFINED;
    elsif CP15SDISABLE2 == Signal_High then
        UNDEFINED;
    else
        RMR = R[t];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
