[{"client_msg_id":"736017d4-184a-4116-8c05-5914b912f36d","type":"message","text":"Random question about chips. Can the M1 chip do avx instructions? Is avx going to become less useful as more cloud computing switches to ARM architectures?","user":"UBF9YRB6H","ts":"1617039124.137700","team":"T68168MUP","blocks":[{"type":"rich_text","block_id":"48db","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"Random question about chips. Can the M1 chip do avx instructions? Is avx going to become less useful as more cloud computing switches to ARM architectures?"}]}]}],"thread_ts":"1617039124.137700","reply_count":13,"reply_users_count":4,"latest_reply":"1617039886.142500","reply_users":["U0179G7FG4F","U01C3624SGJ","UBF9YRB6H","UDB26738Q"],"is_locked":false,"subscribed":false},{"client_msg_id":"9aa0eae6-eedc-416f-9269-ff76e15cc3c4","type":"message","text":"m1 doesn't have avx (that's x86 specific), but it does have it's own set of vectorization instructions","user":"U0179G7FG4F","ts":"1617039277.138400","team":"T68168MUP","blocks":[{"type":"rich_text","block_id":"=gIr","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"m1 doesn't have avx (that's x86 specific), but it does have it's own set of vectorization instructions"}]}]}],"thread_ts":"1617039124.137700","parent_user_id":"UBF9YRB6H"},{"client_msg_id":"8e770646-5e45-4147-bf5b-27b0ead610fe","type":"message","text":"ARM has neon which is 128 bit SIMD","user":"U01C3624SGJ","ts":"1617039359.138700","team":"T68168MUP","edited":{"user":"U01C3624SGJ","ts":"1617039597.000000"},"blocks":[{"type":"rich_text","block_id":"aURI8","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"ARM has neon which is 128 bit SIMD"}]}]}],"thread_ts":"1617039124.137700","parent_user_id":"UBF9YRB6H"},{"client_msg_id":"585beb9a-30fe-4674-84c2-6cf788143c09","type":"message","text":"for mac, it's the amx unit that does vectorization","user":"U0179G7FG4F","ts":"1617039375.138900","team":"T68168MUP","blocks":[{"type":"rich_text","block_id":"kRy","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"for mac, it's the amx unit that does vectorization"}]}]}],"thread_ts":"1617039124.137700","parent_user_id":"UBF9YRB6H"},{"client_msg_id":"a3b69c95-b674-44be-bb93-c848611c1410","type":"message","text":"does loopvectorization have separate branches to emulate the other instruction types?","user":"UBF9YRB6H","ts":"1617039430.139100","team":"T68168MUP","blocks":[{"type":"rich_text","block_id":"6dZ","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"does loopvectorization have separate branches to emulate the other instruction types?"}]}]}],"thread_ts":"1617039124.137700","parent_user_id":"UBF9YRB6H"},{"client_msg_id":"6c6401d0-173e-4afa-86b3-aeb9365a2940","type":"message","text":"what chips have SVE?","user":"UDB26738Q","ts":"1617039436.139300","team":"T68168MUP","blocks":[{"type":"rich_text","block_id":"2dI","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"what chips have SVE?"}]}]}],"thread_ts":"1617039124.137700","parent_user_id":"UBF9YRB6H"},{"client_msg_id":"15f7b570-6333-4f95-a2b9-2639d3ac5a7a","type":"message","text":"<@UBF9YRB6H> currently it probably doesn't. The vectorization instructions aren't generated by Rosetta, so it won't work until Julia runs native on m1","user":"U0179G7FG4F","ts":"1617039567.139600","team":"T68168MUP","blocks":[{"type":"rich_text","block_id":"ZZ9l=","elements":[{"type":"rich_text_section","elements":[{"type":"user","user_id":"UBF9YRB6H"},{"type":"text","text":" currently it probably doesn't. The vectorization instructions aren't generated by Rosetta, so it won't work until Julia runs native on m1"}]}]}],"thread_ts":"1617039124.137700","parent_user_id":"UBF9YRB6H"},{"client_msg_id":"730bfc4e-77f6-410c-a715-7f136fd1172c","type":"message","text":"I wrote it wrong. I meant neon, I think only the fujitsu ones have sve","user":"U01C3624SGJ","ts":"1617039587.139800","team":"T68168MUP","blocks":[{"type":"rich_text","block_id":"3sH1u","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"I wrote it wrong. I meant neon, I think only the fujitsu ones have sve"}]}]}],"thread_ts":"1617039124.137700","parent_user_id":"UBF9YRB6H","reactions":[{"name":"+1","users":["UDB26738Q"],"count":1}]},{"client_msg_id":"e00537ed-2442-4602-a156-f29894eeb372","type":"message","text":"Ah interesting. is Rosetta going to be upstreamed into LLVM?","user":"UBF9YRB6H","ts":"1617039641.140200","team":"T68168MUP","blocks":[{"type":"rich_text","block_id":"JfPZ","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"Ah interesting. is Rosetta going to be upstreamed into LLVM?"}]}]}],"thread_ts":"1617039124.137700","parent_user_id":"UBF9YRB6H"},{"client_msg_id":"271c102e-75a4-44fb-9344-4bd9a405f251","type":"message","text":"??","user":"U0179G7FG4F","ts":"1617039657.140400","team":"T68168MUP","blocks":[{"type":"rich_text","block_id":"ajnr","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"??"}]}]}],"thread_ts":"1617039124.137700","parent_user_id":"UBF9YRB6H"},{"client_msg_id":"a4c811d3-1100-4d1a-bb1c-75e95b6d02d3","type":"message","text":"I think also the new neoverse ones will have SVE but I'm not sure about when","user":"U01C3624SGJ","ts":"1617039704.140600","team":"T68168MUP","blocks":[{"type":"rich_text","block_id":"k1R/f","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"I think also the new neoverse ones will have SVE but I'm not sure about when"}]}]}],"thread_ts":"1617039124.137700","parent_user_id":"UBF9YRB6H"},{"client_msg_id":"c2027a5b-6950-4954-a4c2-4f9d4c721fdf","type":"message","text":"I mean, Rosetta is a low-level translator from x86 intructions to instructions the M1 can process, right? Isn't that kind of the job of the compiler? In the future, wouldn't their just be tooling to compile to different chip targets? Or is my mental model for that process not right","user":"UBF9YRB6H","ts":"1617039756.140900","team":"T68168MUP","blocks":[{"type":"rich_text","block_id":"Hm+RX","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"I mean, Rosetta is a low-level translator from x86 intructions to instructions the M1 can process, right? Isn't that kind of the job of the compiler? In the future, wouldn't their just be tooling to compile to different chip targets? Or is my mental model for that process not right"}]}]}],"thread_ts":"1617039124.137700","parent_user_id":"UBF9YRB6H"},{"client_msg_id":"06d6073c-58f5-45f6-8b06-d26a1d8133f9","type":"message","text":"I'm not sure why that would go to llvm. LLVM compiles some code to native assembly not x86 to arm or other architectures","user":"U01C3624SGJ","ts":"1617039881.142200","team":"T68168MUP","blocks":[{"type":"rich_text","block_id":"fmZj","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"I'm not sure why that would go to llvm. LLVM compiles some code to native assembly not x86 to arm or other architectures"}]}]}],"thread_ts":"1617039124.137700","parent_user_id":"UBF9YRB6H"},{"client_msg_id":"447fb881-2a01-485b-b1e1-74406b17f21d","type":"message","text":"I see what you're saying. LLVM has been able to compile for arm for a while. The thing that's missing is some C libraries for stuff like printing and thread management (or stuff like that)","user":"U0179G7FG4F","ts":"1617039886.142500","team":"T68168MUP","edited":{"user":"U0179G7FG4F","ts":"1617039898.000000"},"blocks":[{"type":"rich_text","block_id":"W3Hi5","elements":[{"type":"rich_text_section","elements":[{"type":"text","text":"I see what you're saying. LLVM has been able to compile for arm for a while. The thing that's missing is some C libraries for stuff like printing and thread management (or stuff like that)"}]}]}],"thread_ts":"1617039124.137700","parent_user_id":"UBF9YRB6H"}]