<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: sdramc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_4f3393c793fa0c7bbb111015866fc9aa.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">component/sdramc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="component_2sdramc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/*</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> * Support and FAQ: visit &lt;a href=&quot;https://www.microchip.com/support/&quot;&gt;Microchip Support&lt;/a&gt;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#ifndef _SAME70_SDRAMC_COMPONENT_</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#define _SAME70_SDRAMC_COMPONENT_</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="struct_sdramc.html">   46</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="struct_sdramc.html#af2d458a78e4c77f355f21cab77f9f1a6">   47</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_sdramc.html#af2d458a78e4c77f355f21cab77f9f1a6">SDRAMC_MR</a>;        </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a03181151411a263f647c5a9c5cfeb5a7">   48</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_sdramc.html#a03181151411a263f647c5a9c5cfeb5a7">SDRAMC_TR</a>;        </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="struct_sdramc.html#ad5289b590d79aa35b2fc67f8dd541472">   49</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_sdramc.html#ad5289b590d79aa35b2fc67f8dd541472">SDRAMC_CR</a>;        </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a1ae9f30dbdfa03d487e1f9d2b32b0c5c">   50</a></span>  __I  uint32_t Reserved1[1];</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a6c382174343ce3cf18c75b9964da720a">   51</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_sdramc.html#a6c382174343ce3cf18c75b9964da720a">SDRAMC_LPR</a>;       </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a3e48c0937021fe6485922f6348007dc9">   52</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_sdramc.html#a3e48c0937021fe6485922f6348007dc9">SDRAMC_IER</a>;       </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a796da8a069bc630a89205f92e12f795a">   53</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_sdramc.html#a796da8a069bc630a89205f92e12f795a">SDRAMC_IDR</a>;       </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="struct_sdramc.html#ad8aa8e0309c7fce327dd9b13194e551d">   54</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_sdramc.html#ad8aa8e0309c7fce327dd9b13194e551d">SDRAMC_IMR</a>;       </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a9ecf92e99d63d1d15fc8bf1386116e14">   55</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_sdramc.html#a9ecf92e99d63d1d15fc8bf1386116e14">SDRAMC_ISR</a>;       </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a87688d89689397e2bdbec196177c08c9">   56</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_sdramc.html#a87688d89689397e2bdbec196177c08c9">SDRAMC_MDR</a>;       </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="struct_sdramc.html#ab4d0e677ef10512e2799b01c07c2c40e">   57</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_sdramc.html#ab4d0e677ef10512e2799b01c07c2c40e">SDRAMC_CFR1</a>;      </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a962d50372bb8acc1d7038967d1611e92">   58</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_sdramc.html#a962d50372bb8acc1d7038967d1611e92">SDRAMC_OCMS</a>;      </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a70166aa64c94c302923d050f0dc5bbbe">   59</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_sdramc.html#a70166aa64c94c302923d050f0dc5bbbe">SDRAMC_OCMS_KEY1</a>; </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a1a1541444f30d218c1169598def98c53">   60</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_sdramc.html#a1a1541444f30d218c1169598def98c53">SDRAMC_OCMS_KEY2</a>; </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a9f93ec6b6a03296e3053586928bd16d3">   61</a></span>  __I  uint32_t Reserved2[49];</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="struct_sdramc.html#ab2f52ee45f71efa38e61ac2965466350">   62</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_sdramc.html#ab2f52ee45f71efa38e61ac2965466350">SDRAMC_VERSION</a>;   </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>} <a class="code hl_struct" href="struct_sdramc.html">Sdramc</a>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/* -------- SDRAMC_MR : (SDRAMC Offset: 0x00) SDRAMC Mode Register -------- */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a7b83413d76755c787d191f8d7932aae5">   66</a></span><span class="preprocessor">#define SDRAMC_MR_MODE_Pos 0</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#acdaa60492ad3d7bd04418bc59565bae0">   67</a></span><span class="preprocessor">#define SDRAMC_MR_MODE_Msk (0x7u &lt;&lt; SDRAMC_MR_MODE_Pos) </span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a1473c82ad59ab1ed88fb9574495f6a3a">   68</a></span><span class="preprocessor">#define SDRAMC_MR_MODE(value) ((SDRAMC_MR_MODE_Msk &amp; ((value) &lt;&lt; SDRAMC_MR_MODE_Pos)))</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a0c4706f6a74025d5616e1571c4714f48">   69</a></span><span class="preprocessor">#define   SDRAMC_MR_MODE_NORMAL (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a82e6fe3eaee26b352b8a8315c6204ae9">   70</a></span><span class="preprocessor">#define   SDRAMC_MR_MODE_NOP (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#aba1d17ced40da09fb053ffdc01ba3371">   71</a></span><span class="preprocessor">#define   SDRAMC_MR_MODE_ALLBANKS_PRECHARGE (0x2u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a6160e388cd7337dba8671ed252fdacb0">   72</a></span><span class="preprocessor">#define   SDRAMC_MR_MODE_LOAD_MODEREG (0x3u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a41dfbb10fec9b1a9904dd3fce69713df">   73</a></span><span class="preprocessor">#define   SDRAMC_MR_MODE_AUTO_REFRESH (0x4u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a1ca10930eee15e668c7f807a234ad296">   74</a></span><span class="preprocessor">#define   SDRAMC_MR_MODE_EXT_LOAD_MODEREG (0x5u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a6872fc258eb413ae1d9224577c0f943f">   75</a></span><span class="preprocessor">#define   SDRAMC_MR_MODE_DEEP_POWERDOWN (0x6u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/* -------- SDRAMC_TR : (SDRAMC Offset: 0x04) SDRAMC Refresh Timer Register -------- */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a2beca5089dcffd6ba940bd1bdb676bc6">   77</a></span><span class="preprocessor">#define SDRAMC_TR_COUNT_Pos 0</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#aca4fbaaa50b44ea9388e2020a879870c">   78</a></span><span class="preprocessor">#define SDRAMC_TR_COUNT_Msk (0xfffu &lt;&lt; SDRAMC_TR_COUNT_Pos) </span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#afc355de6cddf48f11461c56d1cb46c97">   79</a></span><span class="preprocessor">#define SDRAMC_TR_COUNT(value) ((SDRAMC_TR_COUNT_Msk &amp; ((value) &lt;&lt; SDRAMC_TR_COUNT_Pos)))</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/* -------- SDRAMC_CR : (SDRAMC Offset: 0x08) SDRAMC Configuration Register -------- */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a41dc93e46bc0cf2fb176ef88a48b3d27">   81</a></span><span class="preprocessor">#define SDRAMC_CR_NC_Pos 0</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a1797ab12602a16425aa7673061022f49">   82</a></span><span class="preprocessor">#define SDRAMC_CR_NC_Msk (0x3u &lt;&lt; SDRAMC_CR_NC_Pos) </span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a31b2a81761c85b0456fabe0dd17c28bc">   83</a></span><span class="preprocessor">#define SDRAMC_CR_NC(value) ((SDRAMC_CR_NC_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_NC_Pos)))</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a6a42732fa0a63d5107af0df282b0b991">   84</a></span><span class="preprocessor">#define   SDRAMC_CR_NC_COL8 (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#af7a435ff523a39fef93816ea28f59a77">   85</a></span><span class="preprocessor">#define   SDRAMC_CR_NC_COL9 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a5147593b19e8e0b404ffabc5bd626cb8">   86</a></span><span class="preprocessor">#define   SDRAMC_CR_NC_COL10 (0x2u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a3c75bffcfadcd9979e72cec01fa1957b">   87</a></span><span class="preprocessor">#define   SDRAMC_CR_NC_COL11 (0x3u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a1778147fa08d5e7184bcace07008b30b">   88</a></span><span class="preprocessor">#define SDRAMC_CR_NR_Pos 2</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a3534444ef11950673112c0ca84da1607">   89</a></span><span class="preprocessor">#define SDRAMC_CR_NR_Msk (0x3u &lt;&lt; SDRAMC_CR_NR_Pos) </span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#aff3c51cd62458e6e25e809ca22ba929b">   90</a></span><span class="preprocessor">#define SDRAMC_CR_NR(value) ((SDRAMC_CR_NR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_NR_Pos)))</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a00df4e255ec24d32ee007d94abeff9d4">   91</a></span><span class="preprocessor">#define   SDRAMC_CR_NR_ROW11 (0x0u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a4922349dfc2b0d71b5205c260039c0d9">   92</a></span><span class="preprocessor">#define   SDRAMC_CR_NR_ROW12 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#aba863b1112fe45c0845e1b5f7ea0e971">   93</a></span><span class="preprocessor">#define   SDRAMC_CR_NR_ROW13 (0x2u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#aa83f9d512592a007f4177d8b21aceeb9">   94</a></span><span class="preprocessor">#define SDRAMC_CR_NB (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a09c966d636598efa8ace4332cdbcea30">   95</a></span><span class="preprocessor">#define   SDRAMC_CR_NB_BANK2 (0x0u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a09e41a7ce39344dc1935953089d10a21">   96</a></span><span class="preprocessor">#define   SDRAMC_CR_NB_BANK4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a037d40cbb2c2ecb7f37a12f510dc7295">   97</a></span><span class="preprocessor">#define SDRAMC_CR_CAS_Pos 5</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a3e368b10da60b3485eee4abc3dd4037a">   98</a></span><span class="preprocessor">#define SDRAMC_CR_CAS_Msk (0x3u &lt;&lt; SDRAMC_CR_CAS_Pos) </span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a461f85846c604ec051beff5e76c76668">   99</a></span><span class="preprocessor">#define SDRAMC_CR_CAS(value) ((SDRAMC_CR_CAS_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_CAS_Pos)))</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a512aa52caf5e6b321cecb9e30094b5d2">  100</a></span><span class="preprocessor">#define   SDRAMC_CR_CAS_LATENCY1 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a85b63ae30dbc3d2139e4958f76f2ebaf">  101</a></span><span class="preprocessor">#define   SDRAMC_CR_CAS_LATENCY2 (0x2u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a7cc4aaf33734f3fe0f86f512d2170e19">  102</a></span><span class="preprocessor">#define   SDRAMC_CR_CAS_LATENCY3 (0x3u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a9bc861e1465dd27311ec35978f066d51">  103</a></span><span class="preprocessor">#define SDRAMC_CR_DBW (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#ab11cbeeadb10a5ea0e812940afc6a525">  104</a></span><span class="preprocessor">#define SDRAMC_CR_TWR_Pos 8</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a0029b715093ee8046f1ed2d5d8fda9f3">  105</a></span><span class="preprocessor">#define SDRAMC_CR_TWR_Msk (0xfu &lt;&lt; SDRAMC_CR_TWR_Pos) </span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a8f3147e76e93a2925737fd1a3cc26c3f">  106</a></span><span class="preprocessor">#define SDRAMC_CR_TWR(value) ((SDRAMC_CR_TWR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TWR_Pos)))</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#aa7d7a95f3b81570c423b2f2f1ac9cf1f">  107</a></span><span class="preprocessor">#define SDRAMC_CR_TRC_TRFC_Pos 12</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a182e47239305c61c0c43aa8895ca8317">  108</a></span><span class="preprocessor">#define SDRAMC_CR_TRC_TRFC_Msk (0xfu &lt;&lt; SDRAMC_CR_TRC_TRFC_Pos) </span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a623cac6db29b9321ff334c1b70f14991">  109</a></span><span class="preprocessor">#define SDRAMC_CR_TRC_TRFC(value) ((SDRAMC_CR_TRC_TRFC_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRC_TRFC_Pos)))</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#acf1c97a4c91fac76bf280afd5125529a">  110</a></span><span class="preprocessor">#define SDRAMC_CR_TRP_Pos 16</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a337da762fbb5777b101154a98952b6cd">  111</a></span><span class="preprocessor">#define SDRAMC_CR_TRP_Msk (0xfu &lt;&lt; SDRAMC_CR_TRP_Pos) </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a170e2cc431a2c063a4b246776ca32bbd">  112</a></span><span class="preprocessor">#define SDRAMC_CR_TRP(value) ((SDRAMC_CR_TRP_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRP_Pos)))</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#ac5fedc099b6e629b8dfe27e314d882c7">  113</a></span><span class="preprocessor">#define SDRAMC_CR_TRCD_Pos 20</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a01695ba0657dcbeed2cee9e0663cd5f0">  114</a></span><span class="preprocessor">#define SDRAMC_CR_TRCD_Msk (0xfu &lt;&lt; SDRAMC_CR_TRCD_Pos) </span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#abf45282965293172dbedf9217d953896">  115</a></span><span class="preprocessor">#define SDRAMC_CR_TRCD(value) ((SDRAMC_CR_TRCD_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRCD_Pos)))</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a07627a9a4e4e505cd66d023db19f3c7f">  116</a></span><span class="preprocessor">#define SDRAMC_CR_TRAS_Pos 24</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#af1558efc1f40cdb97cc34153533fbbc9">  117</a></span><span class="preprocessor">#define SDRAMC_CR_TRAS_Msk (0xfu &lt;&lt; SDRAMC_CR_TRAS_Pos) </span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#acaaf5de0223bd513b2eb4c4a319cea51">  118</a></span><span class="preprocessor">#define SDRAMC_CR_TRAS(value) ((SDRAMC_CR_TRAS_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRAS_Pos)))</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a880f8043085c6f8dfbd8ca05786363d1">  119</a></span><span class="preprocessor">#define SDRAMC_CR_TXSR_Pos 28</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a469741668aba998eb63aa667c2de9aed">  120</a></span><span class="preprocessor">#define SDRAMC_CR_TXSR_Msk (0xfu &lt;&lt; SDRAMC_CR_TXSR_Pos) </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#aee765eb27a4049e7f5c3fa90baae82ad">  121</a></span><span class="preprocessor">#define SDRAMC_CR_TXSR(value) ((SDRAMC_CR_TXSR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TXSR_Pos)))</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/* -------- SDRAMC_LPR : (SDRAMC Offset: 0x10) SDRAMC Low Power Register -------- */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#abe23a3739fdd74adf804a3f7a43e7263">  123</a></span><span class="preprocessor">#define SDRAMC_LPR_LPCB_Pos 0</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a21d4922790f46dc0a371e4d8991b1dc9">  124</a></span><span class="preprocessor">#define SDRAMC_LPR_LPCB_Msk (0x3u &lt;&lt; SDRAMC_LPR_LPCB_Pos) </span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#ab161bbb5374a78c81f9c239ed1a6f47f">  125</a></span><span class="preprocessor">#define SDRAMC_LPR_LPCB(value) ((SDRAMC_LPR_LPCB_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_LPCB_Pos)))</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a0840e1b152c569774398b869920fecac">  126</a></span><span class="preprocessor">#define   SDRAMC_LPR_LPCB_DISABLED (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#aefe4b0dcfa1de94c0143c7ae9aba43a3">  127</a></span><span class="preprocessor">#define   SDRAMC_LPR_LPCB_SELF_REFRESH (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a195f584a9ef10e6387ceb2d9a0352b38">  128</a></span><span class="preprocessor">#define   SDRAMC_LPR_LPCB_POWER_DOWN (0x2u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a9b4b932aa543dec35ca71ff76ce03824">  129</a></span><span class="preprocessor">#define   SDRAMC_LPR_LPCB_DEEP_POWER_DOWN (0x3u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#ac31cf4e4d17818890f8274ec215da7b7">  130</a></span><span class="preprocessor">#define SDRAMC_LPR_PASR_Pos 4</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a1f3aac4b835376d593c61425a27da95b">  131</a></span><span class="preprocessor">#define SDRAMC_LPR_PASR_Msk (0x7u &lt;&lt; SDRAMC_LPR_PASR_Pos) </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a3905957755600b268afb832312271df5">  132</a></span><span class="preprocessor">#define SDRAMC_LPR_PASR(value) ((SDRAMC_LPR_PASR_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_PASR_Pos)))</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#af6bc3953b7dba97bb2bb9e1b8c004a66">  133</a></span><span class="preprocessor">#define SDRAMC_LPR_TCSR_Pos 8</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a3cf0b78ace9992594db5b246c8d106c5">  134</a></span><span class="preprocessor">#define SDRAMC_LPR_TCSR_Msk (0x3u &lt;&lt; SDRAMC_LPR_TCSR_Pos) </span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a714cc5a0920f1c7203ecdaa9215ac382">  135</a></span><span class="preprocessor">#define SDRAMC_LPR_TCSR(value) ((SDRAMC_LPR_TCSR_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_TCSR_Pos)))</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a72c9423094e3267d46c7897a3fa4c46f">  136</a></span><span class="preprocessor">#define SDRAMC_LPR_DS_Pos 10</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a038da98987038f17dcd8df3004cb3c21">  137</a></span><span class="preprocessor">#define SDRAMC_LPR_DS_Msk (0x3u &lt;&lt; SDRAMC_LPR_DS_Pos) </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a1433c3d39d5adffc4a00155c53699eef">  138</a></span><span class="preprocessor">#define SDRAMC_LPR_DS(value) ((SDRAMC_LPR_DS_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_DS_Pos)))</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#af4ada37630164d82555b416fcc33d479">  139</a></span><span class="preprocessor">#define SDRAMC_LPR_TIMEOUT_Pos 12</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#ab7e41d5e31cab5b5f8cd04a0b97623f8">  140</a></span><span class="preprocessor">#define SDRAMC_LPR_TIMEOUT_Msk (0x3u &lt;&lt; SDRAMC_LPR_TIMEOUT_Pos) </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#af2c996cb9777ac00a7c90e4e2994c771">  141</a></span><span class="preprocessor">#define SDRAMC_LPR_TIMEOUT(value) ((SDRAMC_LPR_TIMEOUT_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_TIMEOUT_Pos)))</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a4b18dad66faaaf3f984388eb566f4204">  142</a></span><span class="preprocessor">#define   SDRAMC_LPR_TIMEOUT_LP_LAST_XFER (0x0u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a76d90280c269cf4bd0f4a3b449eb316e">  143</a></span><span class="preprocessor">#define   SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_64 (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a737b584db7f97ea868c1699ae04d128f">  144</a></span><span class="preprocessor">#define   SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_128 (0x2u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/* -------- SDRAMC_IER : (SDRAMC Offset: 0x14) SDRAMC Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#aa950bc615ad0d78364e3fd8b18f4d1b9">  146</a></span><span class="preprocessor">#define SDRAMC_IER_RES (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">/* -------- SDRAMC_IDR : (SDRAMC Offset: 0x18) SDRAMC Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#ae7b9934547fab4d9c3a2b9472962c58e">  148</a></span><span class="preprocessor">#define SDRAMC_IDR_RES (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">/* -------- SDRAMC_IMR : (SDRAMC Offset: 0x1C) SDRAMC Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a9ccd95650afa502e07e683effd55cef5">  150</a></span><span class="preprocessor">#define SDRAMC_IMR_RES (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/* -------- SDRAMC_ISR : (SDRAMC Offset: 0x20) SDRAMC Interrupt Status Register -------- */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#abd76cff3fff4cd78071707f2d4be8c8d">  152</a></span><span class="preprocessor">#define SDRAMC_ISR_RES (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/* -------- SDRAMC_MDR : (SDRAMC Offset: 0x24) SDRAMC Memory Device Register -------- */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#ad588404946ce7c78ff1feb2bf3d83e78">  154</a></span><span class="preprocessor">#define SDRAMC_MDR_MD_Pos 0</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a3eddb1a81ffe147a091d483357b585b5">  155</a></span><span class="preprocessor">#define SDRAMC_MDR_MD_Msk (0x3u &lt;&lt; SDRAMC_MDR_MD_Pos) </span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a3b4754cfaa95548205d9995424233148">  156</a></span><span class="preprocessor">#define SDRAMC_MDR_MD(value) ((SDRAMC_MDR_MD_Msk &amp; ((value) &lt;&lt; SDRAMC_MDR_MD_Pos)))</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#ad8e5871eb2d51b6b76b578d6ee9fac5a">  157</a></span><span class="preprocessor">#define   SDRAMC_MDR_MD_SDRAM (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a54634e004f87edf843872afabd377f99">  158</a></span><span class="preprocessor">#define   SDRAMC_MDR_MD_LPSDRAM (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/* -------- SDRAMC_CFR1 : (SDRAMC Offset: 0x28) SDRAMC Configuration Register 1 -------- */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a21c5b8b7e1889c494fd69fcbc3175410">  160</a></span><span class="preprocessor">#define SDRAMC_CFR1_TMRD_Pos 0</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#abc54aca416197045793d42cfe980f10a">  161</a></span><span class="preprocessor">#define SDRAMC_CFR1_TMRD_Msk (0xfu &lt;&lt; SDRAMC_CFR1_TMRD_Pos) </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a0643f697747256d36c7ad81e97b3000b">  162</a></span><span class="preprocessor">#define SDRAMC_CFR1_TMRD(value) ((SDRAMC_CFR1_TMRD_Msk &amp; ((value) &lt;&lt; SDRAMC_CFR1_TMRD_Pos)))</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#abc644004097150e3cf4d80a5540da95c">  163</a></span><span class="preprocessor">#define SDRAMC_CFR1_UNAL (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a7630b9e94e0b55709c29c831faa21299">  164</a></span><span class="preprocessor">#define   SDRAMC_CFR1_UNAL_UNSUPPORTED (0x0u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a16295cfaf852fe704ab8a4fd0ab76b72">  165</a></span><span class="preprocessor">#define   SDRAMC_CFR1_UNAL_SUPPORTED (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/* -------- SDRAMC_OCMS : (SDRAMC Offset: 0x2C) SDRAMC OCMS Register -------- */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a665c2b909e7ffd6918ba820562db84f5">  167</a></span><span class="preprocessor">#define SDRAMC_OCMS_SDR_SE (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/* -------- SDRAMC_OCMS_KEY1 : (SDRAMC Offset: 0x30) SDRAMC OCMS KEY1 Register -------- */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#ad1de5ecd60e4ee0c85d88e8629189758">  169</a></span><span class="preprocessor">#define SDRAMC_OCMS_KEY1_KEY1_Pos 0</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#acf5e68d8ab3cc5daf2f333348c5c4fcb">  170</a></span><span class="preprocessor">#define SDRAMC_OCMS_KEY1_KEY1_Msk (0xffffffffu &lt;&lt; SDRAMC_OCMS_KEY1_KEY1_Pos) </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#aa7d0693d05589c88b5ed246cbec550fb">  171</a></span><span class="preprocessor">#define SDRAMC_OCMS_KEY1_KEY1(value) ((SDRAMC_OCMS_KEY1_KEY1_Msk &amp; ((value) &lt;&lt; SDRAMC_OCMS_KEY1_KEY1_Pos)))</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/* -------- SDRAMC_OCMS_KEY2 : (SDRAMC Offset: 0x34) SDRAMC OCMS KEY2 Register -------- */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a7a2a31e2cacb71d4e7ef8788168221b0">  173</a></span><span class="preprocessor">#define SDRAMC_OCMS_KEY2_KEY2_Pos 0</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#adf72e098f3b0fbc622694203aae6fa80">  174</a></span><span class="preprocessor">#define SDRAMC_OCMS_KEY2_KEY2_Msk (0xffffffffu &lt;&lt; SDRAMC_OCMS_KEY2_KEY2_Pos) </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#aca7b60dd7970cf6a278623e5d9f74205">  175</a></span><span class="preprocessor">#define SDRAMC_OCMS_KEY2_KEY2(value) ((SDRAMC_OCMS_KEY2_KEY2_Msk &amp; ((value) &lt;&lt; SDRAMC_OCMS_KEY2_KEY2_Pos)))</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">/* -------- SDRAMC_VERSION : (SDRAMC Offset: 0xFC) SDRAMC Version Register -------- */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a0c66833011c818f47a151c6ecbc58bbf">  177</a></span><span class="preprocessor">#define SDRAMC_VERSION_VERSION_Pos 0</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#ab8519592e4fb5379969def2c7c065ae6">  178</a></span><span class="preprocessor">#define SDRAMC_VERSION_VERSION_Msk (0xfffu &lt;&lt; SDRAMC_VERSION_VERSION_Pos) </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a1f0bb5e7320b17cef3763688294e96e5">  179</a></span><span class="preprocessor">#define SDRAMC_VERSION_MFN_Pos 16</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="component_2sdramc_8h.html#a32da46f8ab3376dbc0767216d1883249">  180</a></span><span class="preprocessor">#define SDRAMC_VERSION_MFN_Msk (0x7u &lt;&lt; SDRAMC_VERSION_MFN_Pos) </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#endif </span><span class="comment">/* _SAME70_SDRAMC_COMPONENT_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astruct_sdramc_html"><div class="ttname"><a href="struct_sdramc.html">Sdramc</a></div><div class="ttdoc">Sdramc hardware registers.</div><div class="ttdef"><b>Definition:</b> <a href="component_2sdramc_8h_source.html#l00046">component/sdramc.h:46</a></div></div>
<div class="ttc" id="astruct_sdramc_html_a03181151411a263f647c5a9c5cfeb5a7"><div class="ttname"><a href="struct_sdramc.html#a03181151411a263f647c5a9c5cfeb5a7">Sdramc::SDRAMC_TR</a></div><div class="ttdeci">__IO uint32_t SDRAMC_TR</div><div class="ttdoc">(Sdramc Offset: 0x04) SDRAMC Refresh Timer Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2sdramc_8h_source.html#l00048">component/sdramc.h:48</a></div></div>
<div class="ttc" id="astruct_sdramc_html_a1a1541444f30d218c1169598def98c53"><div class="ttname"><a href="struct_sdramc.html#a1a1541444f30d218c1169598def98c53">Sdramc::SDRAMC_OCMS_KEY2</a></div><div class="ttdeci">__O uint32_t SDRAMC_OCMS_KEY2</div><div class="ttdoc">(Sdramc Offset: 0x34) SDRAMC OCMS KEY2 Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2sdramc_8h_source.html#l00060">component/sdramc.h:60</a></div></div>
<div class="ttc" id="astruct_sdramc_html_a3e48c0937021fe6485922f6348007dc9"><div class="ttname"><a href="struct_sdramc.html#a3e48c0937021fe6485922f6348007dc9">Sdramc::SDRAMC_IER</a></div><div class="ttdeci">__O uint32_t SDRAMC_IER</div><div class="ttdoc">(Sdramc Offset: 0x14) SDRAMC Interrupt Enable Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2sdramc_8h_source.html#l00052">component/sdramc.h:52</a></div></div>
<div class="ttc" id="astruct_sdramc_html_a6c382174343ce3cf18c75b9964da720a"><div class="ttname"><a href="struct_sdramc.html#a6c382174343ce3cf18c75b9964da720a">Sdramc::SDRAMC_LPR</a></div><div class="ttdeci">__IO uint32_t SDRAMC_LPR</div><div class="ttdoc">(Sdramc Offset: 0x10) SDRAMC Low Power Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2sdramc_8h_source.html#l00051">component/sdramc.h:51</a></div></div>
<div class="ttc" id="astruct_sdramc_html_a70166aa64c94c302923d050f0dc5bbbe"><div class="ttname"><a href="struct_sdramc.html#a70166aa64c94c302923d050f0dc5bbbe">Sdramc::SDRAMC_OCMS_KEY1</a></div><div class="ttdeci">__O uint32_t SDRAMC_OCMS_KEY1</div><div class="ttdoc">(Sdramc Offset: 0x30) SDRAMC OCMS KEY1 Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2sdramc_8h_source.html#l00059">component/sdramc.h:59</a></div></div>
<div class="ttc" id="astruct_sdramc_html_a796da8a069bc630a89205f92e12f795a"><div class="ttname"><a href="struct_sdramc.html#a796da8a069bc630a89205f92e12f795a">Sdramc::SDRAMC_IDR</a></div><div class="ttdeci">__O uint32_t SDRAMC_IDR</div><div class="ttdoc">(Sdramc Offset: 0x18) SDRAMC Interrupt Disable Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2sdramc_8h_source.html#l00053">component/sdramc.h:53</a></div></div>
<div class="ttc" id="astruct_sdramc_html_a87688d89689397e2bdbec196177c08c9"><div class="ttname"><a href="struct_sdramc.html#a87688d89689397e2bdbec196177c08c9">Sdramc::SDRAMC_MDR</a></div><div class="ttdeci">__IO uint32_t SDRAMC_MDR</div><div class="ttdoc">(Sdramc Offset: 0x24) SDRAMC Memory Device Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2sdramc_8h_source.html#l00056">component/sdramc.h:56</a></div></div>
<div class="ttc" id="astruct_sdramc_html_a962d50372bb8acc1d7038967d1611e92"><div class="ttname"><a href="struct_sdramc.html#a962d50372bb8acc1d7038967d1611e92">Sdramc::SDRAMC_OCMS</a></div><div class="ttdeci">__IO uint32_t SDRAMC_OCMS</div><div class="ttdoc">(Sdramc Offset: 0x2C) SDRAMC OCMS Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2sdramc_8h_source.html#l00058">component/sdramc.h:58</a></div></div>
<div class="ttc" id="astruct_sdramc_html_a9ecf92e99d63d1d15fc8bf1386116e14"><div class="ttname"><a href="struct_sdramc.html#a9ecf92e99d63d1d15fc8bf1386116e14">Sdramc::SDRAMC_ISR</a></div><div class="ttdeci">__I uint32_t SDRAMC_ISR</div><div class="ttdoc">(Sdramc Offset: 0x20) SDRAMC Interrupt Status Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2sdramc_8h_source.html#l00055">component/sdramc.h:55</a></div></div>
<div class="ttc" id="astruct_sdramc_html_ab2f52ee45f71efa38e61ac2965466350"><div class="ttname"><a href="struct_sdramc.html#ab2f52ee45f71efa38e61ac2965466350">Sdramc::SDRAMC_VERSION</a></div><div class="ttdeci">__I uint32_t SDRAMC_VERSION</div><div class="ttdoc">(Sdramc Offset: 0xFC) SDRAMC Version Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2sdramc_8h_source.html#l00062">component/sdramc.h:62</a></div></div>
<div class="ttc" id="astruct_sdramc_html_ab4d0e677ef10512e2799b01c07c2c40e"><div class="ttname"><a href="struct_sdramc.html#ab4d0e677ef10512e2799b01c07c2c40e">Sdramc::SDRAMC_CFR1</a></div><div class="ttdeci">__IO uint32_t SDRAMC_CFR1</div><div class="ttdoc">(Sdramc Offset: 0x28) SDRAMC Configuration Register 1</div><div class="ttdef"><b>Definition:</b> <a href="component_2sdramc_8h_source.html#l00057">component/sdramc.h:57</a></div></div>
<div class="ttc" id="astruct_sdramc_html_ad5289b590d79aa35b2fc67f8dd541472"><div class="ttname"><a href="struct_sdramc.html#ad5289b590d79aa35b2fc67f8dd541472">Sdramc::SDRAMC_CR</a></div><div class="ttdeci">__IO uint32_t SDRAMC_CR</div><div class="ttdoc">(Sdramc Offset: 0x08) SDRAMC Configuration Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2sdramc_8h_source.html#l00049">component/sdramc.h:49</a></div></div>
<div class="ttc" id="astruct_sdramc_html_ad8aa8e0309c7fce327dd9b13194e551d"><div class="ttname"><a href="struct_sdramc.html#ad8aa8e0309c7fce327dd9b13194e551d">Sdramc::SDRAMC_IMR</a></div><div class="ttdeci">__I uint32_t SDRAMC_IMR</div><div class="ttdoc">(Sdramc Offset: 0x1C) SDRAMC Interrupt Mask Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2sdramc_8h_source.html#l00054">component/sdramc.h:54</a></div></div>
<div class="ttc" id="astruct_sdramc_html_af2d458a78e4c77f355f21cab77f9f1a6"><div class="ttname"><a href="struct_sdramc.html#af2d458a78e4c77f355f21cab77f9f1a6">Sdramc::SDRAMC_MR</a></div><div class="ttdeci">__IO uint32_t SDRAMC_MR</div><div class="ttdoc">(Sdramc Offset: 0x00) SDRAMC Mode Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2sdramc_8h_source.html#l00047">component/sdramc.h:47</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
