// Seed: 1968293811
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1 ? 1 : id_3 == id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input logic id_2,
    input wire id_3,
    output wire module_1,
    input tri1 id_5
);
  logic id_7 = id_2;
  always_latch @(id_1) if (id_1) id_7 <= #1 1;
  wire id_8;
  module_0(
      id_8, id_8
  );
endmodule
