"Local SHA","Local Subject","Next Commits",
"ac951441ba80c8c0d6f7a3e6a72ca296a8833b5b","FROMLIST: dt-bindings: mediatek: Add binding for mt8183 IOMMU and SMI","29746d012588f1de8517fc6921683c3844120989 dt-bindings: mediatek: Add binding for mt8183 IOMMU and SMI",
"12eb20d3a62850cfac0e4e1de38cf794e29f928b","FROMLIST: iommu/mediatek: Use a struct as the platform data","cecdce9d7eed33ce24da8dd4a2151b68d5c17865 iommu/mediatek: Use a struct as the platform data",
"b446dd6cfd2247773f23e75db81082141daaa34b","FROMLIST: memory: mtk-smi: Use a struct for the platform data for smi-common","42d42c76f8d2225aaed55997949d37424906e188 memory: mtk-smi: Use a struct for the platform data for smi-common",
"7883fc8cd0658bbb6c855cb4dab7d5531a2989f9","FROMLIST: iommu/io-pgtable-arm-v7s: Add paddr_to_iopte and iopte_to_paddr helpers","5950b9541b509037aeb9e7b95f88a692bf3f46a3 iommu/io-pgtable-arm-v7s: Add paddr_to_iopte and iopte_to_paddr helpers",
"74d49a34b188d11b042b3590b40cc7b3ab234867","FROMLIST: mfd: mt6397: clean up code","708cb5cc3fde63a33afa0aaf7a26fd7ea9015dd3 mfd: mt6397: Rename macros to something more readable",
"4659cdfdf70944ff5ca083c221183dd1bf2a5145","FROMLIST: dt-bindings: panel: Add Boe Himax8279d is 1200x1920, 4-lane MIPI-DSI LCD panel","caa54ec03c7fb6ec4382f7c7e54ab27d977be510 dt-bindings: panel: Add Boe Himax8279d is 1200x1920, 4-lane MIPI-DSI LCD panel",
"0493ba0d634447d39375293c0f85e3edfdac6b00","FROMLIST: arm64: dts: rockchip: Specify override mode for kevin panel","84ebd2da6d046781a67430cf3e6a138afe2ce15e arm64: dts: rockchip: Specify override mode for kevin panel",
"1eac4a7b1df07c94a307197c55f21eca4700fc78","FROMLIST: drm/panel: simple: Use display_timing for Innolux n116bge","d719cbe9a5b39437c442836a6fd5e7b178bcee4d drm/panel: simple: Use display_timing for Innolux n116bge",
"0251f307a7cfa9b35c1bd9e096ed688f8cb440b0","FROMLIST: drm/panel: simple: Use display_timing for AUO b101ean01","374bf825e7a07b6ae61a8a839c0ea184a7665267 drm/panel: simple: Use display_timing for AUO b101ean01",
"124c8275bb032f6b6b969c99dd12ec6392a59256","FROMLIST: ARM: dts: rockchip: Specify rk3288-veyron-chromebook's display timings","95671ec23696d7351b47d159159c6bdcb64fafe4 ARM: dts: rockchip: Specify rk3288-veyron-chromebook's display timings",
"9b58e43756a65d84b557524615c5e937e6269576","FROMLIST: ARM: dts: rockchip: Specify rk3288-veyron-minnie's display timings","123643e5c40a9c7d77649e306ccb5b0354938d49 ARM: dts: rockchip: Specify rk3288-veyron-minnie's display timings",
"6d3014c37b34a6d49d066dd19481984f23f4eed9","FROMLIST: regulator: Add document for MT6358 regulator","fa00eb4eb2361ffc594bd9c6d78c585e7112c5dc regulator: Add document for MT6358 regulator",
"467fb1632b8512b9691080c7a2349d5e3fcf4f77","FROMLIST: cpufreq: mediatek: change to regulator_get_optional","dce0bb84a73bac8a5bf3ad54e922215b61350481 cpufreq: mediatek: change to regulator_get_optional",
"cdf3aeeba963b4e50f5c8f9c620b409e2989573e","FROMGIT: drm/i915: Deal with cpp==8 for g4x watermarks","d56e823ac32a793b24c857e8635def13d42b4008 drm/i915: Deal with cpp==8 for g4x watermarks",
"7f7fa9129413d8e63cea0e723d5324ec1a67db33","FROMGIT: drm: Make the bw/link rate calculations more forgiving","57a1b0893782090738a879293efeb93885e0519c drm: Make the bw/link rate calculations more forgiving",
"2133f91b5d1ca31f13c821df96f5833a8bf030d8","FROMLIST: ASoC: hdmi-codec: Add an op to set callback function for plug event","6fa5963c37a2e3335eba0b7455e35a01318ebc15 ASoC: hdmi-codec: Add an op to set callback function for plug event",
"062d8c17494404c262a0504940ca141d7cc5dacc","FROMGIT: ASoC: mediatek: mt8183: make headset codec optional","a962a809e5e45715081fa247726a562b8dbd082a ASoC: mediatek: mt8183: make headset codec optional",
"ee6ea266e1f636fc2e2a21641360b844eb47fa14","FROMGIT: ASoC: rockchip-max98090: Remove MICBIAS as supply of input pin IN34","4aefb7387198740318c5e7bf7211701f4e0d849e ASoC: rockchip-max98090: Remove MICBIAS as supply of input pin IN34",
"94e25770b70f87f3ff29df3cc740261ca8d27160","FROMLIST: media: hantro: Add support for VP8 decoding on rk3288","bdd034050a46be32a9a68cc2cd1db8046efe5324 media: hantro: Add support for VP8 decoding on rk3288",
"9349f5489c9cb9a90a8403b35a59387d0431de29","FROMLIST: lib/sort.c: implement sort() variant taking context argument","4333fb96ca1086d1cec0f93f78c453aa2dee8a5c media: lib/sort.c: implement sort() variant taking context argument",
"93c0b57fb93300417639019e6f9f46d4ac062969","FROMGIT: video: of: display_timing: Add of_node_put() in of_get_display_timing()","4faba50edbcc1df467f8f308893edc3fdd95536e video: of: display_timing: Add of_node_put() in of_get_display_timing()",
"ea70a46b1e765095bef3166855635f42c16ad966","FROMGIT: video: of: display_timing: Don't yell if no timing node is present","892e8ba38f28d68a17122a9e14cf36ea756aa6b8 video: of: display_timing: Don't yell if no timing node is present",
"bc740484cd5bd6568d7e71c786a0e961ec669fff","FROMGIT: drm: panel-lvds: Spout an error if of_get_display_timing() gives an error","c2d7e47ad190189213b3e01956a6b5055ba8de24 drm: panel-lvds: Spout an error if of_get_display_timing() gives an error",
"d1f4688dd6a247165f50f6a2b4bc7574ff3bbead","FROMGIT: video: amba-clcd: Spout an error if of_get_display_timing() gives an error","4a6e4ae254e0ad5940067b4576a94ca51d6cea9e video: amba-clcd: Spout an error if of_get_display_timing() gives an error",
"c49490f0213258ade0161ec70f53ed6663a4f688","FROMLIST: HID: logitech-dj: extend consumer usages range","5b6cc1277a0536dae20f37d531f29b3416cee670 HID: logitech-dj: extend consumer usages range",
"a704b0cfbf23e2601c939cfff5fd37eb951bb8ec","FROMLIST: media: hantro: Set DMA max segment size","c3c3509b86810293df5c524ef61421d8affc8bf0 media: hantro: Set DMA max segment size",
"86ed20b592ce47a20a82dbfdf268459daadb6ccf","FROMLIST: media: hantro: Move VP8 common code","613326d62f7975e4f7899ffbf745f7cb52882461 media: hantro: Move VP8 common code",
"d1b1d9f9908e5d0e427a1f8f19e2855e12c9d60e","FROMLIST: Revert ""mwifiex: fix system hang problem after resume""","654026df2635863fd695b2ca833e5c62454bd5ee Revert ""mwifiex: fix system hang problem after resume""",
"8d6674b0c9466ea7c951a875e429f74c24fe027f","FROMLIST: ASoC: rt1011: Add R0 temperature and TDM1 ADC2DAT Swap control","3403b808a0eb6d25883b72a6c4d2a4a452f8a233 ASoC: rt1011: Add R0 temperature and TDM1 ADC2DAT Swap control",
"fc9d39d39938366885a3190388b9ce913fbd6200","FROMGIT: ARM: dts: rockchip: Limit WiFi TX power on rk3288-veyron-jerry","31ed9d9d71ec396d38090a85f5b3dbd6936650b4 ARM: dts: rockchip: Limit WiFi TX power on rk3288-veyron-jerry",
"9658cce79c4bdd35df0956be1f01db1c37d5f728","FROMGIT: ARM: dts: rockchip: add veyron-tiger board","4a11458611fb17b4f21e5e7b2f24445c00e900e1 ARM: dts: rockchip: add veyron-tiger board",
"6eca8a53498965ceab8396d6bd4c4f54f57a6e77","FROMGIT: ARM: dts: rockchip: A few fixes for veyron-{fievel,tiger}","94562040da08611ca15eecb39c68be8caac4bf06 ARM: dts: rockchip: A few fixes for veyron-{fievel,tiger}",
"721b3916c96cf427f8334986751158e2114f3984","FROMGIT: ARM: dts: rockchip: Add pin names for rk3288-veyron fievel","6f79fcc6c9e311d489989e0909d86c0762d3ac61 ARM: dts: rockchip: Add pin names for rk3288-veyron fievel",
"555a6be01174936bb10e7b3324ab3e55170ee3a5","FROMLIST: ASoC: rt1011: Add a flag for the R0 calibration test","0922c7a51c775b71a297598623debe9cb6ce3a08 ASoC: rt1011: Add a flag for the R0 calibration test",
"1ee058b2e2b6477df93bd3cab659f1a0054bf92a","FROMGIT: clk: reset: Modify reset-controller driver","64ebb57a3df6c7126532f8acd22b0612867ad3e0 clk: reset: Modify reset-controller driver",
"164354d2b60053af731f2e7d3f5a35a82522af75","FROMLIST: drm/msm/dsi: Fix return value check for clk_get_parent","5fb9b797d5ccf311ae4aba69e86080d47668b5f7 drm/msm/dsi: Fix return value check for clk_get_parent",
"b9197acc03892c5a99521d81db591dc47ed8e053","FROMGIT: ASoC: soc-core: support snd_soc_dai_link_component for aux_dev","3dc29b8b2062075602c7aff1514a120b4ed0187f ASoC: soc-core: support snd_soc_dai_link_component for aux_dev",
"094f8cc3935335f7736dcf0581ce4371bfd22ecb","FROMGIT: ASoC: mediatek: mt8183-mt6358-ts3a227-max98357: use snd_soc_dai_link_component for aux_dev","b812cd5864548bd9718879896fdd2822d3cb3d76 ASoC: mediatek: mt8183-mt6358-ts3a227-max98357: use snd_soc_dai_link_component for aux_dev",
"da3e2fd7d67b8d7dd4e4cfe765962e1e694a4f40","FROMGIT: ASoC: Intel: boards: Match Product Family instead of product","1a3fb5d3f420d5f022768fcff091e5a9862f5877 ASoC: Intel: boards: Match Product Family instead of product",
"6ffcfa4eb0f5af9cb121846afe72a7bc5f4e7d10","FROMGIT: media: dt-bindings: rockchip: Document RK3328 VPU binding","56613e7153a53d6cc7eb8d1d6abf00e9fe71c6f1 media: dt-bindings: rockchip: Document RK3328 VPU binding",
"4135dcf0f9f733be6f1b313e3387a13a7247427a","FROMGIT: media: hantro: Add support for MPEG-2 decoding on RK3328","d3bfed33e2d80ce5a25549c2f935c91775b2b3f3 media: hantro: Add support for MPEG-2 decoding on RK3328",
"7279e0171d0af00a1fac332a1b1d6b6d46c9c15d","FROMGIT: media: staging: media: hantro: Remove call to memset after dma_alloc_coherent","aa0e9e72733b069a655a3fe9167f69de103830cc media: staging: media: hantro: Remove call to memset after dma_alloc_coherent",
"e612335072df632371c6aabad9cb5dc195e8def8","FROMGIT: media: staging: hantro: avoid future namespace collisions","620428820d0d76de5b29314457a3b27c0634b4f2 media: staging: hantro: avoid future namespace collisions",
"fe408bed35d5a4b67ac9581450da86668854705b","FROMGIT: ASoC: mediatek: mt6358: add delay after dmic clock on","ccb1fa21ef58a2ac15519bb878470762e967e8b3 ASoC: mediatek: mt6358: add delay after dmic clock on",
"8b26bb7109f3af57736504473060c04635b958e6","FROMGIT: Input: cros_ec_keyb - add back missing mask for event_type","62c3801619e16b68a37ea899b76572145dfe41c9 Input: cros_ec_keyb - add back missing mask for event_type",
"885bd843251834651ff708d0d31b6b01fba4b78f","FROMGIT: PM / wakeup: Drop wakeup_source_init(), wakeup_source_prepare()","0d105d0f25386ee5b74603db6d249ebed7590cbc PM / wakeup: Drop wakeup_source_init(), wakeup_source_prepare()",
"0fe794cc4deb2517b9265248a391b833a7ce02d8","FROMGIT: PM / wakeup: Use wakeup_source_register() in wakelock.c","2434aea58e652a9fe114181ac90aa60e2f2e1b25 PM / wakeup: Use wakeup_source_register() in wakelock.c",
"a5caab61a2baebc1ca1c1cda5a636e4a61b306fc","FROMGIT: PM / wakeup: Fix sysfs registration error path","ae367b7936408444afc76a8a3e141abede9ccbe4 PM / wakeup: Fix sysfs registration error path",
"9ebfc883b98caf56fa3e0a817e1e85977b260b9f","FROMGIT: PM / wakeup: Register wakeup class kobj after device is added","2ca3d1ecb8c432ee212d80fa7615cdd5d1df62e3 PM / wakeup: Register wakeup class kobj after device is added",
"cd5a4da14c862674d01685477c56aa2e2346a8ef","FROMGIT: PM / wakeup: Unexport wakeup_source_sysfs_{add,remove}()","78c0f050847cac4c43dbfc1916a63d1557c74ac0 PM / wakeup: Unexport wakeup_source_sysfs_{add,remove}()",
"f15aa0ec373c094fd9dc04d9a472bd982d887491","FROMGIT: fdt: Update CRC check for rng-seed","dd753d961c4844a39f947be115b3d81e10376ee5 fdt: Update CRC check for rng-seed",
"31bd349342b8854c9f9eaf53a434a554c2aab947","FROMGIT: arm64: dts: mt8183: fix pwrap gic number","cac33c104a1007fb679011807c57553ac1288efe arm64: dts: mt8183: fix pwrap gic number",
"ff05e813773eb6352fc15537bb63142a83c4d5e6","FROMLIST: ARM: UNWINDER_FRAME_POINTER implementation for Clang","6dc5fd93b2f1ef75d5e50fced8cb193811f25f22 ARM: 8900/1: UNWINDER_FRAME_POINTER implementation for Clang",
"53357b51c9d287ca7fb0f97b2c806d33e2f4b5d8","FROMLIST: Bluetooth: hci_qca: Set HCI_QUIRK_SIMULTANEOUS_DISCOVERY for QCA UART Radio","e14c167a58b80803f35edf575a33562411f9170d Bluetooth: hci_qca: Set HCI_QUIRK_SIMULTANEOUS_DISCOVERY for QCA UART Radio",
"c5ee235b80c2448e323ef69fad255730dbc41b7c","FROMGIT: ASoC: mediatek: mt8183-mt6358-ts3a227-max98357: remove unused variables","d59170b42610c7cbc6e96431ca8357a8bdbf592b ASoC: mediatek: mt8183-mt6358-ts3a227-max98357: remove unused variables",
"807ceb1cc6cda12f773af3759d56a5bec9d49d8a","FROMGIT: ASoC: mediatek: mt8183: switch tdm pins gpio function when playback on or off","6191cbde5ff02ef5307e7b2e4f5b8f7607c2b1df ASoC: mediatek: mt8183: switch tdm pins gpio function when playback on or off",
"fbbcd6553072d8cfd43b964ac0761d42ae338cb6","FROMGIT: ASoC: mediatek: mt8183: remove unused DAPM-related variables","3cdc3c9fd9fa92bcef777512d9f4eef854f9a4ed ASoC: mediatek: mt8183: remove unused DAPM-related variables",
"b16cd94f517a51cba95db25d0015deddb70e6b7d","FROMGIT: ASoC: mediatek: mt8183: fix tdm out data align issue","d2ac1fe0342ce2b44621f60d053800e2d94f1d21 ASoC: mediatek: mt8183: fix tdm out data align issue",
"2020662f509c0dca7ff1ed22820fd3e5a156000d","FROMGIT: ASoC: mediatek: mt8183: tdm hw support tdm out and 8ch i2s out","8e58c521bcb823bfd6e81f4a85b76afdce098b1d ASoC: mediatek: mt8183: tdm hw support tdm out and 8ch i2s out",
"f11dabb77e129a8c8f75a8a601fe6f86407843c2","FROMGIT: ASoC: mediatek: mt8183: fix tdm out data is valid on rising edge","2c650fd5a53beace2e7507f478562f0dd1885b89 ASoC: mediatek: mt8183: fix tdm out data is valid on rising edge",
"712ee33503ec810da2866a6dff8674bc980b24ca","FROMGIT: platform/chrome: cros_ec_rpmsg: Add host command AP sleep state support","058bf149b92a735b2b17a3797938fa455f9ed189 platform/chrome: cros_ec_rpmsg: Add host command AP sleep state support",
"b253dc3bcf4ec9fe21de714f294f7048543d23fd","FROMGIT: soc: mediatek: cmdq: reorder the parameter","1a92f989126ef0743650d43f75bfc431a5c3a310 soc: mediatek: cmdq: reorder the parameter",
"fc4d993062476545fde43d4583010e68f90f44a0","FROMGIT: soc: mediatek: cmdq: change the type of input parameter","556030f0604f3cf5f1ea91307c0695541e5c74ca soc: mediatek: cmdq: change the type of input parameter",
"c68b4b81c2ab0915cd4097cf003abb83e2f95ca9","FROMLIST: dt-binding: gce: remove thread-num property","472dff037178dffdf28b8d942f1b32c1b2531ad8 dt-binding: gce: remove thread-num property",
"688e86bfdad6ba71dbd8e3dccafd905f2b1260b1","FROMLIST: dt-binding: gce: add gce header file for mt8183","8fedf805fa42842c0ef0aece9dbee957d805a8ea dt-binding: gce: add gce header file for mt8183",
"8f6a90c0feed83e7aba88cc4073925b76091e84a","FROMLIST: dt-binding: gce: add binding for gce client reg property","2d645217f1982190a54b2b0cb5f5ca42ec4d165e dt-binding: gce: add binding for gce client reg property",
"50af4b0387705fa7b980c32287b4ff1527fdd863","FROMLIST: mailbox: mediatek: cmdq: move the CMDQ_IRQ_MASK into cmdq driver data","2c49e4e846bf365e8e683e3229d240f70eef65fc mailbox: mediatek: cmdq: move the CMDQ_IRQ_MASK into cmdq driver data",
"722e5d75b66ec12939fb79c27a5570bd60e3f487","FROMLIST: mailbox: mediatek: cmdq: support mt8183 gce function","286358c444d5bcae260659bcd8a0b3bf317e9cc8 mailbox: mediatek: cmdq: support mt8183 gce function",
"b5e285363db9f40c5f913026ac0879b79be0d9cc","FROMGIT: memory: mtk-smi: Use a general config_port interface","2e9b0908f5aa26336b2a39091db1a10402054128 memory: mtk-smi: Use a general config_port interface",
"4809a2db519a75760caa53fbd338395a0e3bc91b","FROMGIT: iommu/mediatek: Fix iova_to_phys PA start for 4GB mode","76ce65464fcd2c21db84391572b7938b716aceb0 iommu/mediatek: Fix iova_to_phys PA start for 4GB mode",
"172ceda3ba9a2cdc3bbd61b648409d07a021ab98","FROMGIT: iommu/io-pgtable-arm-v7s: Use ias/oas to check the valid iova/pa","7f315c9da9f5e5f9ba720ca4b5e04e5ee91833f9 iommu/io-pgtable-arm-v7s: Use ias/oas to check the valid iova/pa",
"f7b295f595826caaa0a874a383fdc8e1501ba898","FROMGIT: iommu/mediatek: Adjust the PA for the 4GB Mode","b4dad40e4f35bbf2393f35f4492acf799eb8136d iommu/mediatek: Adjust the PA for the 4GB Mode",
"f65c689ccb59b15720566cdddc3dd2252e92bb11","FROMGIT: iommu/mediatek: Add bclk can be supported optionally","2aa4c2597cd67139697eb3095d5b6d61074c7ffc iommu/mediatek: Add bclk can be supported optionally",
"b736c31a31dec8b9ff4a3404b1009c4cd6782beb","FROMGIT: iommu/mediatek: Add larb-id remapped support","b3e5eee76548f621bb1c3e9dab4a4ff98bebf0de iommu/mediatek: Add larb-id remapped support",
"d26c6e83f8b8722ac1be8f9fa71bc4a0db2f078e","FROMGIT: iommu/mediatek: Refine protect memory definition","acb3c92a61306a8bc3b6bb8ed72977201affdd9a iommu/mediatek: Refine protect memory definition",
"c63304f6fe92538f5f7a76b1a038cd84d63c8719","FROMGIT: iommu/mediatek: Move reset_axi into plat_data","50822b0b948fabfc8bcee9a89d031c276b135506 iommu/mediatek: Move reset_axi into plat_data",
"8edbfe65a2981dadb9d5cfee5f772058cf8a95cc","FROMGIT: iommu/mediatek: Move vld_pa_rng into plat_data","2b326d8b1d2b443c3dad96f54c6b279559f87751 iommu/mediatek: Move vld_pa_rng into plat_data",
"1478dacf3502fde87e5d1598209e25069f69f0f0","FROMGIT: memory: mtk-smi: Add gals support","64fea74a0d205ac9aff39997e5fe9d64115a4bd3 memory: mtk-smi: Add gals support",
"2c85f4986120c29ec1bdedb4707ddd4a3249af85","FROMGIT: iommu/mediatek: Add mt8183 IOMMU support","907ba6a195991adb2a3edf4aff0d8dbb308d4d97 iommu/mediatek: Add mt8183 IOMMU support",
"9739717144bd93c27c522b603a61eeb53088b0f5","FROMGIT: iommu/mediatek: Add mmu1 support","15a01f4c60607ad888faf0386070181f9c97577f iommu/mediatek: Add mmu1 support",
"c415ddd8f61e3e0ddfa6c1ea172939c2884767a6","FROMGIT: memory: mtk-smi: Invoke pm runtime_callback to enable clocks","4f0a1a1ae35197e9b7a6d11b4e881bcfe973ad8f memory: mtk-smi: Invoke pm runtime_callback to enable clocks",
"90ee513a2a100a23bf6a8e97895be441270cad90","FROMGIT: memory: mtk-smi: Add bus_sel for mt8183","567e58cf96dda2cc1d8dbdafbc1c089b5ea2be25 memory: mtk-smi: Add bus_sel for mt8183",
"4ce92c5ff66fa8e79b2edfc87f6e9e6d2a8614ca","FROMGIT: iommu/mediatek: Fix VLD_PA_RNG register backup when suspend","b9475b3471f81a60a727886230b0903be72dc96d iommu/mediatek: Fix VLD_PA_RNG register backup when suspend",
"862b6308ac74f0e5f0a5adb91396646b0b3d61de","FROMGIT: memory: mtk-smi: Get rid of need_larbid","ec2da07ca1202552d87fb01b238d46642817da2b memory: mtk-smi: Get rid of need_larbid",
"529311886658cb84fb94d15070e89d6a3db491c8","FROMGIT: iommu/mediatek: Clean up struct mtk_smi_iommu","1ee9feb2c9f893b893c900d2492c6a01dca680f3 iommu/mediatek: Clean up struct mtk_smi_iommu",
"c0cabec97571ed28ae3e62b0fb17ddb547a25dd3","FROMGIT: ASoC: rt1011: add mutex protection to set_fmt/set_tdm_slot","e9e897d5fdba9bda3a8c80ea39761413725f198c ASoC: rt1011: add mutex protection to set_fmt/set_tdm_slot",
"e3565912f7cf5fb1c000774840b09dd59fd3a37d","FROMGIT: mmc: mediatek: enable SDIO IRQ low level trigger function","26c71a13a8f9db0c5f24f5c0ec6a9f7e1da0dd5a mmc: mediatek: enable SDIO IRQ low level trigger function",
"607fe81841ee820cd2e57750a4e8bdb02d63cc20","FROMGIT: MAINTAINERS: Add entry for stable backlight sysfs ABI documentation","6451e123dec34e295cb0affcd48f671275bdb671 MAINTAINERS: Add entry for stable backlight sysfs ABI documentation",
"d41866a9d8a2813d5b4657c5e53295a3702ce720","FROMGIT: backlight: Expose brightness curve type through sysfs","d55c028f8b25bdaaba9ae08026052b5b44d031b0 backlight: Expose brightness curve type through sysfs",
"fee34e3f658ea83845545fe1cc3a57a01773e228","FROMGIT: backlight: pwm_bl: Set scale type for CIE 1931 curves","511a204638d7d750f859c332635d09f38273b4f0 backlight: pwm_bl: Set scale type for CIE 1931 curves",
"c33cb75e5629e9b951c7b7bef1eafa8e2bed81e7","FROMGIT: backlight: pwm_bl: Set scale type for brightness curves specified in the DT","c0b64faf0fe6ca2574a00faed1ae833130db4e08 backlight: pwm_bl: Set scale type for brightness curves specified in the DT",
"e076fa84c462433bccf7a50d5b387d8c13cafde2","FROMLIST: clk: mediatek: Register clock gate with device","e4c23e19aa2a611c2068f7c55487d2cbfea690ef clk: mediatek: Register clock gate with device",
"0051af42b4e549dce978f137b2824a5ab0940d4b","FROMLIST: clk: mediatek: Runtime PM support for MT8183 mcucfg clock provider","327aa741563806f8b67fbf5e665be203acf5f4f5 clk: mediatek: Runtime PM support for MT8183 mcucfg clock provider",
"739fb5349e3f69dca74e8b5d7421fb3b49f3ed1c","FROMLIST: platform/chrome: chromeos_tbmc : Report wake events.","0144c00ed86bc34b8318268fb63f10ecccf0445c platform/chrome: chromeos_tbmc: Report wake events",
"56c3f426a7e59fa420356542e60f8d52fc2cc69e","FROMGIT: media: v4l2-mem2mem: reorder checks in v4l2_m2m_poll()","7708065f5d51a9ae80df29d1257d91fc6a6e50a0 media: v4l2-mem2mem: reorder checks in v4l2_m2m_poll()",
"81c8fee085684da216996a146bed763a0a31907e","FROMGIT: media: mtk-vcodec: Handle H264 error bitstreams","00ab9c1a620dc29f3651d5b61ad12aa327d4dd12 media: mtk-vcodec: Handle H264 error bitstreams",
"3f2ddedd20596ad5cd1bb5f1bcf0ce81e823917e","FROMGIT: media: mtk-vcodec: flag OUTPUT formats with V4L2_FMT_FLAG_DYN_RESOLUTION","abf8dd2922b51710387e44307884615f072abc18 media: mtk-vcodec: flag OUTPUT formats with V4L2_FMT_FLAG_DYN_RESOLUTION",
"9945f00b93103923e5d18380e0e33513951ebc0b","FROMGIT: media: venus: venc: amend buffer size for bitstream plane","d162aea8f633f885ebdd1d235764afe601d97458 media: venus: venc: amend buffer size for bitstream plane",
"5ec3ded83114b21a7aecc7eac5a08c2047f37452","FROMGIT: media: venus: helpers: export few helper functions","1e485ee5a7240b1c230ef0b74899253a512deb60 media: venus: helpers: export few helper functions",
"5e0ccc5fa7cb554c572fa98e83cfd87927fa017d","FROMGIT: media: venus: hfi: add type argument to hfi flush function","05dea7980d0b9eba9f7fc5b269985d94a108e133 media: venus: hfi: add type argument to hfi flush function",
"0e41beb03cd4c541bcc483e142d555683ded0ca3","FROMGIT: media: venus: hfi: export few HFI functions","e42dbe8e86e89f77921bd117873604b9e26bbb19 media: venus: hfi: export few HFI functions",
"2afb8b724eeeedb1323c8674e9bc8b236cd62cb9","FROMGIT: media: venus: hfi: return an error if session_init is already called","a367b9ab3eb5de3836af1ce2a6cae4d56e7de4bd media: venus: hfi: return an error if session_init is already called",
"53082c4c40a773fc5d1c039e1620685f4f04e643","FROMGIT: media: venus: helpers: add three more helper functions","14ea00d65c657707b425d5cd8035c6c94ad9fe56 media: venus: helpers: add three more helper functions",
"6495ec64ab2d2f70ae7114ec74b321e46314feee","FROMGIT: media: venus: vdec_ctrls: get real minimum buffers for capture","cef697d8a0632f649c9b0450e14a370b85d2d10d media: venus: vdec_ctrls: get real minimum buffers for capture",
"f00871b3c436106db6c2a2ad65b9f85a7c82058d","FROMGIT: media: venus: vdec: allow bigger sizeimage set by clients","be76f150bcadec1707e3718b0750a8b2261b3c20 media: venus: vdec: allow bigger sizeimage set by clients",
"719642f59b509c5a80db42d7d6f755649fcfd78e","FROMGIT: media: venus: make decoder compliant with stateful codec API","beac82904a870b220d45b883e493b869d8d0dce5 media: venus: make decoder compliant with stateful codec API",
"a2713f350e5fe52cdf4bbbe93ef7273363fa5d17","FROMGIT: media: venus: helpers: handle correctly vbuf field","059790467bf4a75441615c69e5efd2b4bac3cba4 media: venus: helpers: handle correctly vbuf field",
"4831b49ded478c9bf53cb89fa67f0a1c76ea2423","FROMGIT: media: venus: dec: populate properly timestamps and flags for capture buffers","d42974e438feebda372fe4a39d7761cc596abc57 media: venus: dec: populate properly timestamps and flags for capture buffers",
"c0c06826fa5774e6f01a39ac9531b3c27b06ef08","FROMGIT: media: venus: vdec: flag OUTPUT formats with V4L2_FMT_FLAG_DYN_RESOLUTION","5aecb7d030370fc76cfd15649c218ba702c46b29 media: venus: vdec: flag OUTPUT formats with V4L2_FMT_FLAG_DYN_RESOLUTION",
"8acb48f154654d0d5435df07ec50569788891e1f","FROMGIT: media: don't do a 31 bit shift on a signed int","95c520690f5fafb2cda2ec17f8c76ab3422b0174 media: don't do a 31 bit shift on a signed int",
"d1d7e0bd0fd240ec877939644442d6b66d85663b","FROMGIT: firmware: google: check if size is valid when decoding VPD data","4b708b7b1a2c09fbdfff6b942ebe3a160213aacd firmware: google: check if size is valid when decoding VPD data",
"66979993558dfa5ded9db8b1fc3fdbbd67e0c617","FROMGIT: mmc: core: Add helper function to indicate if SDIO IRQs is enabled","bd880b00697befb73eff7220ee20bdae4fdd487b mmc: core: Add helper function to indicate if SDIO IRQs is enabled",
"e49908dd987872a2778023aa89681b8a8c2ee377","FROMGIT: mmc: dw_mmc: Re-store SDIO IRQs mask at system resume","7c526608d5afb62cbc967225e2ccaacfdd142e9d mmc: dw_mmc: Re-store SDIO IRQs mask at system resume",
"2e5642cbcd2ffb0a8b55f2e576ef462ae76117f9","FROMGIT: mmc: mtk-sd: Re-store SDIO IRQs mask at system resume","1c81d69d4c98aab56c5a7d5a810f84aefdb37e9b mmc: mtk-sd: Re-store SDIO IRQs mask at system resume",
"6b61ee4ec1fdf9dbc09101be8e75674bbb7aa7a4","FROMGIT: mmc: core: Move code to get pending SDIO IRQs to a function","a29b5fcc3d60c2446d8aa3955acebfe2bba95fa6 mmc: core: Move code to get pending SDIO IRQs to a function",
"47c004feb0e805d4c9e48a8abd845dfd316da367","FROMGIT: mmc: core: Clarify sdio_irq_pending flag for MMC_CAP2_SDIO_IRQ_NOTHREAD","36d57efb4af534dd6b442ea0b9a04aa6dfa37abe mmc: core: Clarify sdio_irq_pending flag for MMC_CAP2_SDIO_IRQ_NOTHREAD",
"2603b91730467c9b1fe060b93a1f308a14b535dd","FROMGIT: mmc: core: Clarify that the ->ack_sdio_irq() callback is mandatory","2c32dbbb5fc09a26e3a1c39bbf57537c54ed3e91 mmc: core: Clarify that the ->ack_sdio_irq() callback is mandatory",
"715a6ed3cf2ef6ab0b9f6f52b6d9b71443038709","FROMGIT: mmc: core: WARN if SDIO IRQs are enabled for non-powered card in suspend","c5d3e8fa1a1bf28ac9997421fd18fcbecef941bd mmc: core: WARN if SDIO IRQs are enabled for non-powered card in suspend",
"269b8e06fced41c4c8202520a8242e52b16975dc","FROMGIT: mmc: core: Fixup processing of SDIO IRQs during system suspend/resume","51133850bce2a9e5060c6931ee58ceb685578dbf mmc: core: Fixup processing of SDIO IRQs during system suspend/resume",
"abff48ac1b837d652bcebc891e8f6cc5e4248ccd","FROMGIT: ASoC: SOF: Intel: hda: Initialize HDA controller after i915 init","cc352735d49c9c25fd711795bee35d3d001ddffa ASoC: SOF: Intel: hda: Initialize HDA controller after i915 init",
"d5ecf6d8c93453fc4aad04fe31bfd9ebe7817c4e","FROMGIT: ASoC: intel: cht_bsw_max98090_ti: Add all Chromebooks that need pmc_plt_clk_0 quirk","404be07f4ed27697f5fa69162f67a94555738595 ASoC: intel: cht_bsw_max98090_ti: Add all Chromebooks that need pmc_plt_clk_0 quirk
d5e120422db8808e1c8b1507900ca393a877c58f ASoC: intel: cht_bsw_max98090_ti: Add all Chromebooks that need pmc_plt_clk_0 quirk",
"eeac8f097d7ab3e1942a0cbf22ca578c18cbb240","FROMGIT: drm/bridge: dw-hdmi-i2s: support more i2s format","8067f62bccaff4d5c7e0900431e8ab4372dcb8ab drm/bridge: dw-hdmi-i2s: support more i2s format",
"be6f633a643134fd1a1185e78b6b02f141b66096","FROMGIT: drm/bridge: dw-hdmi: set channel count in the infoframes","da5f5bc92f49f5b3acf8b07d95fb7d8a8f098d25 drm/bridge: dw-hdmi: set channel count in the infoframes",
"29520776313bc119f3cf3b01c1641a0d535b49ab","FROMGIT: drm/bridge: dw-hdmi-i2s: enable lpcm multi channels","17a1e555b608a847c903e093718d0a768843c586 drm/bridge: dw-hdmi-i2s: enable lpcm multi channels",
"c3f0810475486d45cd9c21db3198736f5904d2be","FROMGIT: drm/bridge: dw-hdmi-i2s: set the channel allocation","0c6098859176ffa250b196498722dc7844e41048 drm/bridge: dw-hdmi-i2s: set the channel allocation",
"a553fd19efdc76e5e96dfef552aa852034d35719","FROMGIT: drm/bridge: dw-hdmi-i2s: reset audio fifo before applying new params","46cecde310bba81243f906955f5fd6f64d5668f0 drm/bridge: dw-hdmi-i2s: reset audio fifo before applying new params",
"d6128e660d8a13a8c6daf45a50033debeef3a4b0","FROMGIT: drm/bridge: dw-hdmi-i2s: enable only the required i2s lanes","43e88f670a5e4618609822853a5f659631c32505 drm/bridge: dw-hdmi-i2s: enable only the required i2s lanes",
