[INF:CM0023] Creating log file ../../build/regression/Cell/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "dut.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/Cell/cell.v".

[INF:PA0201] Parsing source file "dut.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/Cell/cell.v".

[WRN:PA0205] dut.sv:1: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/tests/Cell/cell.v:1: No timescale set for "assigner".

[WRN:PA0205] ${SURELOG_DIR}/tests/Cell/cell.v:8: No timescale set for "middleman".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/Cell/cell.v:1: Compile module "work@assigner".

[INF:CP0303] ${SURELOG_DIR}/tests/Cell/cell.v:8: Compile module "work@middleman".

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/Cell/cell.v:4: Compile generate block "work@top.mdl1.asgn.genblk2".

[INF:CP0335] ${SURELOG_DIR}/tests/Cell/cell.v:2: Compile generate block "work@top.mdl0.asgn.genblk1".

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/regression/Cell/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/Cell/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/Cell/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::), file:, parent:work@top
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::), file:, parent:work@top
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class), file:, parent:builtin::
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array), file:, parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), file:, parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), file:, parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), file:, parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:builtin.sv, parent:work@top
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), parent:work@mailbox
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:builtin.sv, parent:work@top
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), parent:work@mailbox
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), parent:work@mailbox
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), parent:work@mailbox
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), parent:work@mailbox
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), parent:work@mailbox
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), parent:work@mailbox
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), parent:work@mailbox
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:builtin.sv, parent:work@top
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), parent:work@process
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:builtin.sv, parent:work@top
  |vpiMethod:
  \_function: (work@process::status), parent:work@process
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state), parent:work@process
  |vpiMethod:
  \_task: (work@process::kill), parent:work@process
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), parent:work@process
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), parent:work@process
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), parent:work@process
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:builtin.sv, parent:work@top
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), parent:work@semaphore
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:builtin.sv, parent:work@top
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), parent:work@semaphore
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), parent:work@semaphore
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), parent:work@semaphore
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module: work@assigner (work@assigner) ${SURELOG_DIR}/tests/Cell/cell.v:1:1: , endln:6:10, parent:work@top
  |vpiFullName:work@assigner
  |vpiParameter:
  \_parameter: (work@assigner.invert), line:1:29, endln:1:35, parent:work@assigner
    |UINT:0
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:invert
    |vpiFullName:work@assigner.invert
  |vpiParamAssign:
  \_param_assign: , line:1:29, endln:1:39, parent:work@assigner
    |vpiRhs:
    \_constant: , line:1:38, endln:1:39
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@assigner.invert), line:1:29, endln:1:35, parent:work@assigner
  |vpiDefName:work@assigner
  |vpiCellInstance:1
|uhdmallModules:
\_module: work@middleman (work@middleman) ${SURELOG_DIR}/tests/Cell/cell.v:8:1: , endln:10:10, parent:work@top
  |vpiFullName:work@middleman
  |vpiParameter:
  \_parameter: (work@middleman.invert), line:8:30, endln:8:36, parent:work@middleman
    |UINT:0
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:invert
    |vpiFullName:work@middleman.invert
  |vpiParamAssign:
  \_param_assign: , line:8:30, endln:8:40, parent:work@middleman
    |vpiRhs:
    \_constant: , line:8:39, endln:8:40
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@middleman.invert), line:8:30, endln:8:36, parent:work@middleman
  |vpiDefName:work@middleman
  |vpiCellInstance:1
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:4:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:4:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@middleman (work@top.mdl1) dut.sv:2:4: , endln:2:35, parent:work@top
    |vpiName:mdl1
    |vpiFullName:work@top.mdl1
    |vpiParameter:
    \_parameter: (work@top.mdl1.invert), line:8:30, endln:8:36, parent:work@top.mdl1
      |UINT:0
      |vpiTypespec:
      \_int_typespec: , parent:work@top.mdl1.invert
      |vpiName:invert
      |vpiFullName:work@top.mdl1.invert
    |vpiParamAssign:
    \_param_assign: , line:8:30, endln:8:40, parent:work@top.mdl1
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:8:39, endln:8:40
        |vpiDecompile:1
        |vpiSize:32
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.mdl1.invert), line:8:30, endln:8:36, parent:work@top.mdl1
    |vpiDefName:work@middleman
    |vpiCellInstance:1
    |vpiDefFile:${SURELOG_DIR}/tests/Cell/cell.v
    |vpiDefLineNo:8
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10
    |vpiModule:
    \_module: work@assigner (work@top.mdl1.asgn) ${SURELOG_DIR}/tests/Cell/cell.v:9:4: , endln:9:39, parent:work@top.mdl1
      |vpiName:asgn
      |vpiFullName:work@top.mdl1.asgn
      |vpiParameter:
      \_parameter: (work@top.mdl1.asgn.invert), line:1:29, endln:1:35, parent:work@top.mdl1.asgn
        |UINT:0
        |vpiTypespec:
        \_int_typespec: , parent:work@top.mdl1.asgn.invert
        |vpiName:invert
        |vpiFullName:work@top.mdl1.asgn.invert
      |vpiParamAssign:
      \_param_assign: , line:1:29, endln:1:39, parent:work@top.mdl1.asgn
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:1:38, endln:1:39
          |vpiDecompile:1
          |vpiSize:32
          |UINT:1
          |vpiTypespec:
          \_int_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.mdl1.asgn.invert), line:1:29, endln:1:35, parent:work@top.mdl1.asgn
      |vpiDefName:work@assigner
      |vpiCellInstance:1
      |vpiDefFile:${SURELOG_DIR}/tests/Cell/cell.v
      |vpiDefLineNo:1
      |vpiInstance:
      \_module: work@middleman (work@top.mdl1) dut.sv:2:4: , endln:2:35, parent:work@top
      |vpiGenScopeArray:
      \_gen_scope_array: (work@top.mdl1.asgn.genblk2), line:4:3, endln:5:23, parent:work@top.mdl1.asgn
        |vpiName:genblk2
        |vpiFullName:work@top.mdl1.asgn.genblk2
        |vpiGenScope:
        \_gen_scope: (work@top.mdl1.asgn.genblk2), parent:work@top.mdl1.asgn.genblk2
          |vpiFullName:work@top.mdl1.asgn.genblk2
          |vpiContAssign:
          \_cont_assign: , line:5:12, endln:5:22, parent:work@top.mdl1.asgn.genblk2
            |vpiRhs:
            \_operation: , line:5:18, endln:5:22
              |vpiOpType:4
              |vpiOperand:
              \_ref_obj: (work@top.mdl1.asgn.genblk2.inp), line:5:19, endln:5:22
                |vpiName:inp
                |vpiFullName:work@top.mdl1.asgn.genblk2.inp
            |vpiLhs:
            \_ref_obj: (work@top.mdl1.asgn.genblk2.out), line:5:12, endln:5:15
              |vpiName:out
              |vpiFullName:work@top.mdl1.asgn.genblk2.out
  |vpiModule:
  \_module: work@middleman (work@top.mdl0) dut.sv:3:4: , endln:3:35, parent:work@top
    |vpiName:mdl0
    |vpiFullName:work@top.mdl0
    |vpiParameter:
    \_parameter: (work@top.mdl0.invert), line:8:30, endln:8:36, parent:work@top.mdl0
      |UINT:0
      |vpiTypespec:
      \_int_typespec: , parent:work@top.mdl0.invert
      |vpiName:invert
      |vpiFullName:work@top.mdl0.invert
    |vpiParamAssign:
    \_param_assign: , line:8:30, endln:8:40, parent:work@top.mdl0
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:8:39, endln:8:40
        |vpiDecompile:0
        |vpiSize:32
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.mdl0.invert), line:8:30, endln:8:36, parent:work@top.mdl0
    |vpiDefName:work@middleman
    |vpiCellInstance:1
    |vpiDefFile:${SURELOG_DIR}/tests/Cell/cell.v
    |vpiDefLineNo:8
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10
    |vpiModule:
    \_module: work@assigner (work@top.mdl0.asgn) ${SURELOG_DIR}/tests/Cell/cell.v:9:4: , endln:9:39, parent:work@top.mdl0
      |vpiName:asgn
      |vpiFullName:work@top.mdl0.asgn
      |vpiParameter:
      \_parameter: (work@top.mdl0.asgn.invert), line:1:29, endln:1:35, parent:work@top.mdl0.asgn
        |UINT:0
        |vpiTypespec:
        \_int_typespec: , parent:work@top.mdl0.asgn.invert
        |vpiName:invert
        |vpiFullName:work@top.mdl0.asgn.invert
      |vpiParamAssign:
      \_param_assign: , line:1:29, endln:1:39, parent:work@top.mdl0.asgn
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:1:38, endln:1:39
          |vpiDecompile:0
          |vpiSize:32
          |UINT:0
          |vpiTypespec:
          \_int_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.mdl0.asgn.invert), line:1:29, endln:1:35, parent:work@top.mdl0.asgn
      |vpiDefName:work@assigner
      |vpiCellInstance:1
      |vpiDefFile:${SURELOG_DIR}/tests/Cell/cell.v
      |vpiDefLineNo:1
      |vpiInstance:
      \_module: work@middleman (work@top.mdl0) dut.sv:3:4: , endln:3:35, parent:work@top
      |vpiGenScopeArray:
      \_gen_scope_array: (work@top.mdl0.asgn.genblk1), line:2:3, endln:3:22, parent:work@top.mdl0.asgn
        |vpiName:genblk1
        |vpiFullName:work@top.mdl0.asgn.genblk1
        |vpiGenScope:
        \_gen_scope: (work@top.mdl0.asgn.genblk1), parent:work@top.mdl0.asgn.genblk1
          |vpiFullName:work@top.mdl0.asgn.genblk1
          |vpiContAssign:
          \_cont_assign: , line:3:12, endln:3:21, parent:work@top.mdl0.asgn.genblk1
            |vpiRhs:
            \_ref_obj: (work@top.mdl0.asgn.genblk1.inp), line:3:18, endln:3:21
              |vpiName:inp
              |vpiFullName:work@top.mdl0.asgn.genblk1.inp
            |vpiLhs:
            \_ref_obj: (work@top.mdl0.asgn.genblk1.out), line:3:12, endln:3:15
              |vpiName:out
              |vpiFullName:work@top.mdl0.asgn.genblk1.out
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/Cell/dut.sv | ${SURELOG_DIR}/build/regression/Cell/roundtrip/dut_000.sv | 2 | 4 | 
[roundtrip]: ${SURELOG_DIR}/tests/Cell/cell.v | ${SURELOG_DIR}/build/regression/Cell/roundtrip/cell_000.v | 5 | 10 | 

