// Seed: 1280982458
module module_0 (
    input supply0 id_0,
    output logic module_0,
    output wand id_2
    , id_4
);
  assign id_2 = id_4 | 1;
  assign id_4 = id_4;
  assign id_4 = 1;
  initial id_1 <= #1 -1;
  assign id_4 = id_0;
  assign id_1 = -1;
  always_comb id_1 <= id_0;
  assign id_1 = -1;
  always begin : LABEL_0
    if (1) id_1 <= #1 id_4;
  end
endmodule
module module_1 #(
    parameter id_10 = 32'd15,
    parameter id_3  = 32'd35
) (
    output wand id_0,
    output uwire id_1,
    input supply0 id_2,
    input wor _id_3,
    input tri0 id_4,
    output wand id_5,
    output supply0 id_6,
    output wire id_7,
    input wand id_8,
    input tri1 id_9,
    input uwire _id_10,
    output logic id_11,
    output tri0 id_12,
    input uwire id_13
);
  localparam id_15 = 1;
  always if (~1 - 1) id_11 <= id_2;
  wire id_16;
  wire [id_10 : id_3] id_17;
  logic id_18;
  ;
  nor primCall (id_11, id_2, id_8, id_17, id_15, id_13, id_9, id_4);
  module_0 modCall_1 (
      id_9,
      id_11,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
