# verilog-rtl

Ready to use AMBA AHB & APB Master BFM at behavioral level. 
Results comply with the AMBA standard as checked using MG Modelsim. 

Project can server as kick-start for those, looking to build SoC. 
Currently, it supports:
 1. Wraping
 2. Burst operation
 3. Wait states
 4. Pipelling 
