Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 29 16:34:14 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_A_input_0_0'

1. Summary
----------

SUCCESS in the conversion of Project_design_A_input_0_0 (xilinx.com:user:A_input:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 29 15:00:45 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_D_input_0_0'

1. Summary
----------

SUCCESS in the conversion of Project_design_D_input_0_0 (xilinx.com:user:D_input:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 29 14:52:36 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_D_input_0_0'

1. Summary
----------

SUCCESS in the conversion of Project_design_D_input_0_0 (xilinx.com:user:D_input:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 29 14:37:51 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_A_input_0_0'

1. Summary
----------

SUCCESS in the conversion of Project_design_A_input_0_0 (xilinx.com:user:A_input:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 29 14:32:53 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_F_input_0_0'

1. Summary
----------

SUCCESS in the conversion of Project_design_F_input_0_0 (xilinx.com:user:F_input:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 29 14:32:53 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_E_input_0_0'

1. Summary
----------

SUCCESS in the conversion of Project_design_E_input_0_0 (xilinx.com:user:E_input:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 29 14:32:53 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_D_input_0_0'

1. Summary
----------

SUCCESS in the conversion of Project_design_D_input_0_0 (xilinx.com:user:D_input:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 29 14:32:53 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_C_input_0_0'

1. Summary
----------

SUCCESS in the conversion of Project_design_C_input_0_0 (xilinx.com:user:C_input:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 29 14:32:53 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_B_input_0_0'

1. Summary
----------

SUCCESS in the conversion of Project_design_B_input_0_0 (xilinx.com:user:B_input:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 29 14:05:22 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_Idle_input_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of Project_design_Idle_input_0_0 (xilinx.com:user:Idle_input:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Project_design_Idle_input_0_0'. These changes may impact your design.


-Upgrade has added port 'Reset'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 29 14:05:22 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_F_input_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of Project_design_F_input_0_0 (xilinx.com:user:F_input:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Project_design_F_input_0_0'. These changes may impact your design.


-Upgrade has added port 'Reset'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 29 14:05:22 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_E_input_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of Project_design_E_input_0_0 (xilinx.com:user:E_input:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Project_design_E_input_0_0'. These changes may impact your design.


-Upgrade has added port 'Reset'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 29 14:05:22 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_D_input_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of Project_design_D_input_0_0 (xilinx.com:user:D_input:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Project_design_D_input_0_0'. These changes may impact your design.


-Upgrade has removed port 'E'

-Upgrade has added port 'Reset'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 29 14:05:22 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_C_input_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of Project_design_C_input_0_0 (xilinx.com:user:C_input:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Project_design_C_input_0_0'. These changes may impact your design.


-Upgrade has added port 'E'

-Upgrade has added port 'Reset'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 29 14:05:22 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_B_input_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of Project_design_B_input_0_0 (xilinx.com:user:B_input:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Project_design_B_input_0_0'. These changes may impact your design.


-Upgrade has added port 'Reset'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 29 14:05:22 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_A_input_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of Project_design_A_input_0_0 (xilinx.com:user:A_input:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Project_design_A_input_0_0'. These changes may impact your design.


-Upgrade has added port 'F'

-Upgrade has added port 'Reset'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Dec 28 16:02:36 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_Debouncer_0_2'

1. Summary
----------

SUCCESS in the conversion of Project_design_Debouncer_0_2 (xilinx.com:user:Debouncer:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Dec 28 16:02:36 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_Debouncer_0_1'

1. Summary
----------

SUCCESS in the conversion of Project_design_Debouncer_0_1 (xilinx.com:user:Debouncer:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Dec 28 16:02:36 2019
| Host         : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tcpg236-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Project_design_Debouncer_0_0'

1. Summary
----------

SUCCESS in the conversion of Project_design_Debouncer_0_0 (xilinx.com:user:Debouncer:1.0 (Rev. 2)) to Vivado generation flows.

