library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Mux4_1 is
port(sel : in std_logic_vector(1 downto 0);
		dataIn0, dataIn1, dataIn2, dataIn3 : in std_logic;
		dataOut : out std_logic);
end Mux4_1;

architecture Behavioral of Mux4_1 is
begin
	process (sel, dataIn0, dataIn1, dataIn2, dataIn3) is
	begin
		if sel ='0' then
			dataOut <= dataIn0;
		elsif (sel(0) ='1' and sel(1) = '0') then
			dataOut <= dataIn1;
		elsif (sel(0) ='0' and sel(1) = '1') then
			dataOut <= dataIn2;
		else
			dataOut <= dataIn3;
		end if;	
	end process;
end Behavioral;