Flow report for lc256
Thu Nov 21 17:48:14 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Flow Summary                                                                ;
+---------------------------+-------------------------------------------------+
; Flow Status               ; Successful - Thu Nov 21 17:48:14 2024           ;
; Quartus II 64-Bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name             ; lc256                                           ;
; Top-level Entity Name     ; lc256                                           ;
; Family                    ; MAX7000S                                        ;
; Device                    ; EPM7064SLC44-10                                 ;
; Timing Models             ; Final                                           ;
; Total macrocells          ; 14 / 64 ( 22 % )                                ;
; Total pins                ; 36 / 36 ( 100 % )                               ;
+---------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/21/2024 17:48:10 ;
; Main task         ; Compilation         ;
; Revision Name     ; lc256               ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                       ;
+---------------------------------+---------------------------------+---------------+-------------+----------------------+
; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id           ;
+---------------------------------+---------------------------------+---------------+-------------+----------------------+
; COMPILER_SIGNATURE_ID           ; 281474976645120.173220768901808 ; --            ; --          ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL ; Design Compiler                 ; <None>        ; --          ; --                   ;
; EDA_INPUT_DATA_FORMAT           ; Verilog Hdl                     ; --            ; --          ; eda_design_synthesis ;
; EDA_INPUT_VCC_NAME              ; Vdd                             ; --            ; --          ; eda_design_synthesis ;
; EDA_LMF_FILE                    ; altsyn.lmf                      ; --            ; --          ; eda_design_synthesis ;
; EDA_OUTPUT_DATA_FORMAT          ; Verilog Hdl                     ; --            ; --          ; eda_simulation       ;
; EDA_SIMULATION_TOOL             ; ModelSim-Altera (Verilog)       ; <None>        ; --          ; --                   ;
; MAX_CORE_JUNCTION_TEMP          ; 85                              ; --            ; --          ; --                   ;
; MIN_CORE_JUNCTION_TEMP          ; 0                               ; --            ; --          ; --                   ;
; PROJECT_OUTPUT_DIRECTORY        ; output_files                    ; --            ; --          ; --                   ;
+---------------------------------+---------------------------------+---------------+-------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:01     ; 1.0                     ; 417 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:00     ; 1.0                     ; 486 MB              ; 00:00:00                           ;
; Assembler                 ; 00:00:00     ; 1.0                     ; 375 MB              ; 00:00:00                           ;
; TimeQuest Timing Analyzer ; 00:00:00     ; 1.0                     ; 361 MB              ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 331 MB              ; 00:00:00                           ;
; Total                     ; 00:00:01     ; --                      ; --                  ; 00:00:01                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; VMW7             ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; VMW7             ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; VMW7             ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; VMW7             ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; VMW7             ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off lc256_6309 -c lc256
quartus_fit --read_settings_files=off --write_settings_files=off lc256_6309 -c lc256
quartus_asm --read_settings_files=off --write_settings_files=off lc256_6309 -c lc256
quartus_sta lc256_6309 -c lc256
quartus_eda --read_settings_files=off --write_settings_files=off lc256_6309 -c lc256



