<profile>

<section name = "Vivado HLS Report for 'Linear'" level="0">
<item name = "Date">Mon Feb 27 15:59:47 2023
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">hls_project</item>
<item name = "Solution">kernel_1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu19eg-ffvc1760-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.367, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">787, 3145747, 775, 3145735, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="MatMul_U0">MatMul, 787, 3145747, 775, 3145735, dataflow</column>
<column name="AddBias_U0">AddBias, 51, 196611, 51, 196611, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">29, -, 542, 594, -</column>
<column name="Instance">0, 384, 31185, 75836, 192</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 9, -</column>
<column name="Register">-, -, 1, -, -</column>
<specialColumn name="Available">1968, 1968, 1045440, 522720, 128</specialColumn>
<specialColumn name="Utilization (%)">1, 19, 3, 14, 150</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="AddBias_U0">AddBias, 0, 0, 835, 1165, 0</column>
<column name="MatMul_U0">MatMul, 0, 384, 30350, 74671, 192</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="pipe_V_data_V_U">29, 522, 0, -, 2, 512, 1024</column>
<column name="pipe_V_dest_V_U">0, 5, 0, -, 2, 8, 16</column>
<column name="pipe_V_id_V_U">0, 5, 0, -, 2, 8, 16</column>
<column name="pipe_V_last_V_U">0, 5, 0, -, 2, 1, 2</column>
<column name="pipe_V_user_V_U">0, 5, 0, -, 2, 16, 32</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_start">in, 1, ap_ctrl_hs, Linear, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Linear, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Linear, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Linear, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Linear, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Linear, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Linear, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Linear, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Linear, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Linear, return value</column>
<column name="in_r_TDATA">in, 512, axis, in_V_data_V, pointer</column>
<column name="in_r_TID">in, 8, axis, in_V_id_V, pointer</column>
<column name="in_r_TDEST">in, 8, axis, in_V_dest_V, pointer</column>
<column name="in_r_TUSER">in, 16, axis, in_V_user_V, pointer</column>
<column name="in_r_TLAST">in, 1, axis, in_V_last_V, pointer</column>
<column name="in_r_TVALID">in, 1, axis, in_V_last_V, pointer</column>
<column name="in_r_TREADY">out, 1, axis, in_V_last_V, pointer</column>
<column name="out_V_data_V_din">out, 512, ap_fifo, out_V_data_V, pointer</column>
<column name="out_V_data_V_full_n">in, 1, ap_fifo, out_V_data_V, pointer</column>
<column name="out_V_data_V_write">out, 1, ap_fifo, out_V_data_V, pointer</column>
<column name="out_V_id_V_din">out, 8, ap_fifo, out_V_id_V, pointer</column>
<column name="out_V_id_V_full_n">in, 1, ap_fifo, out_V_id_V, pointer</column>
<column name="out_V_id_V_write">out, 1, ap_fifo, out_V_id_V, pointer</column>
<column name="out_V_dest_V_din">out, 8, ap_fifo, out_V_dest_V, pointer</column>
<column name="out_V_dest_V_full_n">in, 1, ap_fifo, out_V_dest_V, pointer</column>
<column name="out_V_dest_V_write">out, 1, ap_fifo, out_V_dest_V, pointer</column>
<column name="out_V_user_V_din">out, 16, ap_fifo, out_V_user_V, pointer</column>
<column name="out_V_user_V_full_n">in, 1, ap_fifo, out_V_user_V, pointer</column>
<column name="out_V_user_V_write">out, 1, ap_fifo, out_V_user_V, pointer</column>
<column name="out_V_last_V_din">out, 1, ap_fifo, out_V_last_V, pointer</column>
<column name="out_V_last_V_full_n">in, 1, ap_fifo, out_V_last_V, pointer</column>
<column name="out_V_last_V_write">out, 1, ap_fifo, out_V_last_V, pointer</column>
</table>
</item>
</section>
</profile>
