// Seed: 3901240858
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    output tri0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wand id_11,
    input wor id_12
);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output uwire id_2,
    output supply0 id_3
    , id_6,
    input uwire id_4
);
  wire id_7;
  wire id_8;
  always @(negedge 1'b0) begin : LABEL_0
    id_6 <= id_6;
  end
  wire id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_4,
      id_3,
      id_0,
      id_1,
      id_0,
      id_0,
      id_4,
      id_0,
      id_0
  );
  initial $unsigned(1);
  ;
endmodule
