Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan  4 17:45:02 2023
| Host         : DESKTOP-LA8ISAJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file adda_hdmi_top_timing_summary_routed.rpt -pb adda_hdmi_top_timing_summary_routed.pb -rpx adda_hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : adda_hdmi_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.723        0.000                      0                  361        0.117        0.000                      0                  361       -0.245       -1.234                       9                   219  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk                           {0.000 10.000}       20.000          50.000          
  clk_out1_clock              {0.000 10.000}       20.000          50.000          
  clk_out2_clock              {0.000 20.000}       40.000          25.000          
  clkfbout_clock              {0.000 10.000}       20.000          50.000          
inst_hdmi_clock/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_hdmi_clock         {0.000 3.368}        6.737           148.438         
  clk_out2_hdmi_clock         {0.000 0.674}        1.347           742.188         
  clkfbout_hdmi_clock         {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                             7.000        0.000                       0                     1  
  clk_out1_clock                   18.043        0.000                      0                   20        0.172        0.000                      0                   20        9.500        0.000                       0                    14  
  clk_out2_clock                   36.188        0.000                      0                  122        0.117        0.000                      0                  122       19.500        0.000                       0                    60  
  clkfbout_clock                                                                                                                                                               18.408        0.000                       0                     3  
inst_hdmi_clock/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_hdmi_clock               1.723        0.000                      0                  219        0.161        0.000                      0                  219        2.868        0.000                       0                   127  
  clk_out2_hdmi_clock                                                                                                                                                          -0.245       -1.234                       9                    10  
  clkfbout_hdmi_clock                                                                                                                                                          20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack       18.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.043ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.589ns (31.704%)  route 1.269ns (68.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 19.033 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.572    -0.491    inst_gen_wave_data/clk_out1
    SLICE_X106Y56        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.379    -0.112 f  inst_gen_wave_data/rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.705     0.594    inst_gen_wave_data/rom_addr_reg__0[1]
    SLICE_X106Y55        LUT6 (Prop_lut6_I3_O)        0.105     0.699 r  inst_gen_wave_data/rom_addr[9]_i_2/O
                         net (fo=4, routed)           0.563     1.262    inst_gen_wave_data/rom_addr[9]_i_2_n_0
    SLICE_X106Y55        LUT2 (Prop_lut2_I0_O)        0.105     1.367 r  inst_gen_wave_data/rom_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.367    inst_gen_wave_data/p_0_in[6]
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.620 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.413    19.033    inst_gen_wave_data/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[6]/C
                         clock pessimism              0.449    19.482    
                         clock uncertainty           -0.102    19.380    
    SLICE_X106Y55        FDRE (Setup_fdre_C_D)        0.030    19.410    inst_gen_wave_data/rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         19.410    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 18.043    

Slack (MET) :             18.053ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.589ns (31.838%)  route 1.261ns (68.162%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 19.033 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.572    -0.491    inst_gen_wave_data/clk_out1
    SLICE_X106Y56        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.379    -0.112 f  inst_gen_wave_data/rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.705     0.594    inst_gen_wave_data/rom_addr_reg__0[1]
    SLICE_X106Y55        LUT6 (Prop_lut6_I3_O)        0.105     0.699 r  inst_gen_wave_data/rom_addr[9]_i_2/O
                         net (fo=4, routed)           0.555     1.254    inst_gen_wave_data/rom_addr[9]_i_2_n_0
    SLICE_X106Y55        LUT4 (Prop_lut4_I1_O)        0.105     1.359 r  inst_gen_wave_data/rom_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.359    inst_gen_wave_data/p_0_in[8]
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.620 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.413    19.033    inst_gen_wave_data/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[8]/C
                         clock pessimism              0.449    19.482    
                         clock uncertainty           -0.102    19.380    
    SLICE_X106Y55        FDRE (Setup_fdre_C_D)        0.032    19.412    inst_gen_wave_data/rom_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         19.412    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                 18.053    

Slack (MET) :             18.068ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.603ns (32.215%)  route 1.269ns (67.785%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 19.033 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.572    -0.491    inst_gen_wave_data/clk_out1
    SLICE_X106Y56        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.379    -0.112 f  inst_gen_wave_data/rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.705     0.594    inst_gen_wave_data/rom_addr_reg__0[1]
    SLICE_X106Y55        LUT6 (Prop_lut6_I3_O)        0.105     0.699 r  inst_gen_wave_data/rom_addr[9]_i_2/O
                         net (fo=4, routed)           0.563     1.262    inst_gen_wave_data/rom_addr[9]_i_2_n_0
    SLICE_X106Y55        LUT3 (Prop_lut3_I1_O)        0.119     1.381 r  inst_gen_wave_data/rom_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.381    inst_gen_wave_data/p_0_in[7]
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.620 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.413    19.033    inst_gen_wave_data/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[7]/C
                         clock pessimism              0.449    19.482    
                         clock uncertainty           -0.102    19.380    
    SLICE_X106Y55        FDRE (Setup_fdre_C_D)        0.069    19.449    inst_gen_wave_data/rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         19.449    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                 18.068    

Slack (MET) :             18.076ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.603ns (32.350%)  route 1.261ns (67.650%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 19.033 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.572    -0.491    inst_gen_wave_data/clk_out1
    SLICE_X106Y56        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.379    -0.112 f  inst_gen_wave_data/rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.705     0.594    inst_gen_wave_data/rom_addr_reg__0[1]
    SLICE_X106Y55        LUT6 (Prop_lut6_I3_O)        0.105     0.699 r  inst_gen_wave_data/rom_addr[9]_i_2/O
                         net (fo=4, routed)           0.555     1.254    inst_gen_wave_data/rom_addr[9]_i_2_n_0
    SLICE_X106Y55        LUT5 (Prop_lut5_I2_O)        0.119     1.373 r  inst_gen_wave_data/rom_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     1.373    inst_gen_wave_data/p_0_in[9]
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.620 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.413    19.033    inst_gen_wave_data/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[9]/C
                         clock pessimism              0.449    19.482    
                         clock uncertainty           -0.102    19.380    
    SLICE_X106Y55        FDRE (Setup_fdre_C_D)        0.069    19.449    inst_gen_wave_data/rom_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         19.449    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                 18.076    

Slack (MET) :             18.242ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.348ns (37.168%)  route 0.588ns (62.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.999ns = ( 19.001 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.572    -0.491    inst_gen_wave_data/clk_out1
    SLICE_X106Y56        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.348    -0.143 r  inst_gen_wave_data/rom_addr_reg[4]/Q
                         net (fo=4, routed)           0.588     0.446    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.620 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.381    19.001    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.413    19.414    
                         clock uncertainty           -0.102    19.312    
    RAMB18_X5Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.624    18.688    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.688    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                 18.242    

Slack (MET) :             18.244ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.379ns (35.449%)  route 0.690ns (64.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.999ns = ( 19.001 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.572    -0.491    inst_gen_wave_data/clk_out1
    SLICE_X106Y56        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.379    -0.112 r  inst_gen_wave_data/rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.690     0.578    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.620 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.381    19.001    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.413    19.414    
                         clock uncertainty           -0.102    19.312    
    RAMB18_X5Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    18.822    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                 18.244    

Slack (MET) :             18.245ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.348ns (37.433%)  route 0.582ns (62.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.999ns = ( 19.001 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.573    -0.490    inst_gen_wave_data/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.348    -0.142 r  inst_gen_wave_data/rom_addr_reg[7]/Q
                         net (fo=4, routed)           0.582     0.440    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.620 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.381    19.001    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.413    19.414    
                         clock uncertainty           -0.102    19.312    
    RAMB18_X5Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.627    18.685    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.685    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                 18.245    

Slack (MET) :             18.246ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.348ns (37.335%)  route 0.584ns (62.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.999ns = ( 19.001 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.573    -0.490    inst_gen_wave_data/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.348    -0.142 r  inst_gen_wave_data/rom_addr_reg[9]/Q
                         net (fo=2, routed)           0.584     0.442    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.620 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.381    19.001    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.413    19.414    
                         clock uncertainty           -0.102    19.312    
    RAMB18_X5Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.624    18.688    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.688    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                 18.246    

Slack (MET) :             18.250ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.348ns (37.603%)  route 0.577ns (62.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.999ns = ( 19.001 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.572    -0.491    inst_gen_wave_data/clk_out1
    SLICE_X106Y56        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.348    -0.143 r  inst_gen_wave_data/rom_addr_reg[2]/Q
                         net (fo=6, routed)           0.577     0.435    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.620 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.381    19.001    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.413    19.414    
                         clock uncertainty           -0.102    19.312    
    RAMB18_X5Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.627    18.685    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.685    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                 18.250    

Slack (MET) :             18.343ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.379ns (39.087%)  route 0.591ns (60.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.999ns = ( 19.001 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.572    -0.491    inst_gen_wave_data/clk_out1
    SLICE_X106Y56        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.379    -0.112 r  inst_gen_wave_data/rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.591     0.479    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    16.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    17.543    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.620 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.381    19.001    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.413    19.414    
                         clock uncertainty           -0.102    19.312    
    RAMB18_X5Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490    18.822    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                 18.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.971%)  route 0.262ns (65.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.635    -0.585    inst_gen_wave_data/clk_out1
    SLICE_X106Y56        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inst_gen_wave_data/rom_addr_reg[3]/Q
                         net (fo=5, routed)           0.262    -0.181    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.917    -0.812    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276    -0.537    
    RAMB18_X5Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.354    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.034%)  route 0.299ns (67.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.635    -0.585    inst_gen_wave_data/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inst_gen_wave_data/rom_addr_reg[8]/Q
                         net (fo=3, routed)           0.299    -0.144    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.917    -0.812    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276    -0.537    
    RAMB18_X5Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.354    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.852%)  route 0.141ns (43.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.635    -0.585    inst_gen_wave_data/clk_out1
    SLICE_X106Y56        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inst_gen_wave_data/rom_addr_reg[3]/Q
                         net (fo=5, routed)           0.141    -0.302    inst_gen_wave_data/rom_addr_reg__0[3]
    SLICE_X106Y55        LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  inst_gen_wave_data/rom_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    inst_gen_wave_data/p_0_in[5]
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.905    -0.824    inst_gen_wave_data/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[5]/C
                         clock pessimism              0.256    -0.569    
    SLICE_X106Y55        FDRE (Hold_fdre_C_D)         0.092    -0.477    inst_gen_wave_data/rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.272%)  route 0.310ns (68.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.635    -0.585    inst_gen_wave_data/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inst_gen_wave_data/rom_addr_reg[6]/Q
                         net (fo=5, routed)           0.310    -0.134    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.917    -0.812    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276    -0.537    
    RAMB18_X5Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.354    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.965%)  route 0.314ns (69.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.635    -0.585    inst_gen_wave_data/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inst_gen_wave_data/rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.314    -0.129    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.917    -0.812    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276    -0.537    
    RAMB18_X5Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.354    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.282%)  route 0.325ns (69.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.635    -0.585    inst_gen_wave_data/clk_out1
    SLICE_X106Y56        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inst_gen_wave_data/rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.325    -0.119    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.917    -0.812    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276    -0.537    
    RAMB18_X5Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.354    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.184ns (50.136%)  route 0.183ns (49.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.635    -0.585    inst_gen_wave_data/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inst_gen_wave_data/rom_addr_reg[6]/Q
                         net (fo=5, routed)           0.183    -0.261    inst_gen_wave_data/rom_addr_reg__0[6]
    SLICE_X106Y55        LUT5 (Prop_lut5_I1_O)        0.043    -0.218 r  inst_gen_wave_data/rom_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    inst_gen_wave_data/p_0_in[9]
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.905    -0.824    inst_gen_wave_data/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[9]/C
                         clock pessimism              0.240    -0.585    
    SLICE_X106Y55        FDRE (Hold_fdre_C_D)         0.107    -0.478    inst_gen_wave_data/rom_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.128ns (29.246%)  route 0.310ns (70.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.635    -0.585    inst_gen_wave_data/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  inst_gen_wave_data/rom_addr_reg[7]/Q
                         net (fo=4, routed)           0.310    -0.147    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.917    -0.812    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276    -0.537    
    RAMB18_X5Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    -0.408    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.128ns (29.084%)  route 0.312ns (70.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.635    -0.585    inst_gen_wave_data/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  inst_gen_wave_data/rom_addr_reg[9]/Q
                         net (fo=2, routed)           0.312    -0.144    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.917    -0.812    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y22         RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276    -0.537    
    RAMB18_X5Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130    -0.407    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.298%)  route 0.188ns (50.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.635    -0.585    inst_gen_wave_data/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inst_gen_wave_data/rom_addr_reg[6]/Q
                         net (fo=5, routed)           0.188    -0.255    inst_gen_wave_data/rom_addr_reg__0[6]
    SLICE_X106Y55        LUT3 (Prop_lut3_I0_O)        0.042    -0.213 r  inst_gen_wave_data/rom_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    inst_gen_wave_data/p_0_in[7]
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.905    -0.824    inst_gen_wave_data/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_gen_wave_data/rom_addr_reg[7]/C
                         clock pessimism              0.240    -0.585    
    SLICE_X106Y55        FDRE (Hold_fdre_C_D)         0.107    -0.478    inst_gen_wave_data/rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X5Y22     inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X5Y22     inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   inst_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X106Y56    inst_gen_wave_data/rom_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X106Y56    inst_gen_wave_data/rom_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X106Y56    inst_gen_wave_data/rom_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X106Y56    inst_gen_wave_data/rom_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X106Y56    inst_gen_wave_data/rom_addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X106Y55    inst_gen_wave_data/rom_addr_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y56    inst_gen_wave_data/rom_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y56    inst_gen_wave_data/rom_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y56    inst_gen_wave_data/rom_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y56    inst_gen_wave_data/rom_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y56    inst_gen_wave_data/rom_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y55    inst_gen_wave_data/rom_addr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y55    inst_gen_wave_data/rom_addr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y55    inst_gen_wave_data/rom_addr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y55    inst_gen_wave_data/rom_addr_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y55    inst_gen_wave_data/rom_addr_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y56    inst_gen_wave_data/rom_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y56    inst_gen_wave_data/rom_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y56    inst_gen_wave_data/rom_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y56    inst_gen_wave_data/rom_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y56    inst_gen_wave_data/rom_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y55    inst_gen_wave_data/rom_addr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y55    inst_gen_wave_data/rom_addr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y55    inst_gen_wave_data/rom_addr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y55    inst_gen_wave_data/rom_addr_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y55    inst_gen_wave_data/rom_addr_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out2_clock

Setup :            0  Failing Endpoints,  Worst Slack       36.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.188ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 1.930ns (52.110%)  route 1.774ns (47.890%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 38.959 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.494    -0.569    inst_wave_mix/CLK
    SLICE_X102Y70        FDRE                                         r  inst_wave_mix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.433    -0.136 r  inst_wave_mix/timer_reg[0]/Q
                         net (fo=35, routed)          1.091     0.956    inst_wave_mix/timer_reg_n_0_[0]
    SLICE_X103Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.436 r  inst_wave_mix/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    inst_wave_mix/timer0_carry_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.534 r  inst_wave_mix/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.534    inst_wave_mix/timer0_carry__0_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.632 r  inst_wave_mix/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.632    inst_wave_mix/timer0_carry__1_n_0
    SLICE_X103Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.730 r  inst_wave_mix/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.730    inst_wave_mix/timer0_carry__2_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.828 r  inst_wave_mix/timer0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.828    inst_wave_mix/timer0_carry__3_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.926 r  inst_wave_mix/timer0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.926    inst_wave_mix/timer0_carry__4_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.024 r  inst_wave_mix/timer0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.024    inst_wave_mix/timer0_carry__5_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.204 r  inst_wave_mix/timer0_carry__6/O[0]
                         net (fo=1, routed)           0.682     2.886    inst_wave_mix/timer0_carry__6_n_7
    SLICE_X104Y70        LUT5 (Prop_lut5_I4_O)        0.249     3.135 r  inst_wave_mix/timer[29]_i_1/O
                         net (fo=1, routed)           0.000     3.135    inst_wave_mix/timer__0[29]
    SLICE_X104Y70        FDRE                                         r  inst_wave_mix/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    41.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    36.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    37.543    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.620 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.339    38.959    inst_wave_mix/CLK
    SLICE_X104Y70        FDRE                                         r  inst_wave_mix/timer_reg[29]/C
                         clock pessimism              0.413    39.372    
                         clock uncertainty           -0.123    39.249    
    SLICE_X104Y70        FDRE (Setup_fdre_C_D)        0.074    39.323    inst_wave_mix/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         39.323    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 36.188    

Slack (MET) :             36.190ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 2.029ns (53.505%)  route 1.763ns (46.495%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 38.958 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.494    -0.569    inst_wave_mix/CLK
    SLICE_X102Y70        FDRE                                         r  inst_wave_mix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.433    -0.136 r  inst_wave_mix/timer_reg[0]/Q
                         net (fo=35, routed)          1.091     0.956    inst_wave_mix/timer_reg_n_0_[0]
    SLICE_X103Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.436 r  inst_wave_mix/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    inst_wave_mix/timer0_carry_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.534 r  inst_wave_mix/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.534    inst_wave_mix/timer0_carry__0_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.632 r  inst_wave_mix/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.632    inst_wave_mix/timer0_carry__1_n_0
    SLICE_X103Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.730 r  inst_wave_mix/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.730    inst_wave_mix/timer0_carry__2_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.828 r  inst_wave_mix/timer0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.828    inst_wave_mix/timer0_carry__3_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.926 r  inst_wave_mix/timer0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.926    inst_wave_mix/timer0_carry__4_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.024 r  inst_wave_mix/timer0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.024    inst_wave_mix/timer0_carry__5_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.289 r  inst_wave_mix/timer0_carry__6/O[1]
                         net (fo=1, routed)           0.672     2.960    inst_wave_mix/timer0_carry__6_n_6
    SLICE_X102Y70        LUT5 (Prop_lut5_I4_O)        0.263     3.223 r  inst_wave_mix/timer[30]_i_1/O
                         net (fo=1, routed)           0.000     3.223    inst_wave_mix/timer__0[30]
    SLICE_X102Y70        FDRE                                         r  inst_wave_mix/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    41.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    36.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    37.543    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.620 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.338    38.958    inst_wave_mix/CLK
    SLICE_X102Y70        FDRE                                         r  inst_wave_mix/timer_reg[30]/C
                         clock pessimism              0.473    39.431    
                         clock uncertainty           -0.123    39.308    
    SLICE_X102Y70        FDRE (Setup_fdre_C_D)        0.106    39.414    inst_wave_mix/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         39.414    
                         arrival time                          -3.223    
  -------------------------------------------------------------------
                         slack                                 36.190    

Slack (MET) :             36.333ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 1.832ns (50.617%)  route 1.787ns (49.383%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 38.958 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.494    -0.569    inst_wave_mix/CLK
    SLICE_X102Y70        FDRE                                         r  inst_wave_mix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.433    -0.136 r  inst_wave_mix/timer_reg[0]/Q
                         net (fo=35, routed)          1.091     0.956    inst_wave_mix/timer_reg_n_0_[0]
    SLICE_X103Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.436 r  inst_wave_mix/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    inst_wave_mix/timer0_carry_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.534 r  inst_wave_mix/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.534    inst_wave_mix/timer0_carry__0_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.632 r  inst_wave_mix/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.632    inst_wave_mix/timer0_carry__1_n_0
    SLICE_X103Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.730 r  inst_wave_mix/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.730    inst_wave_mix/timer0_carry__2_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.828 r  inst_wave_mix/timer0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.828    inst_wave_mix/timer0_carry__3_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.926 r  inst_wave_mix/timer0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.926    inst_wave_mix/timer0_carry__4_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.106 r  inst_wave_mix/timer0_carry__5/O[0]
                         net (fo=1, routed)           0.696     2.802    inst_wave_mix/timer0_carry__5_n_7
    SLICE_X102Y70        LUT5 (Prop_lut5_I4_O)        0.249     3.051 r  inst_wave_mix/timer[25]_i_1/O
                         net (fo=1, routed)           0.000     3.051    inst_wave_mix/timer__0[25]
    SLICE_X102Y70        FDRE                                         r  inst_wave_mix/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    41.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    36.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    37.543    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.620 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.338    38.958    inst_wave_mix/CLK
    SLICE_X102Y70        FDRE                                         r  inst_wave_mix/timer_reg[25]/C
                         clock pessimism              0.473    39.431    
                         clock uncertainty           -0.123    39.308    
    SLICE_X102Y70        FDRE (Setup_fdre_C_D)        0.076    39.384    inst_wave_mix/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         39.384    
                         arrival time                          -3.051    
  -------------------------------------------------------------------
                         slack                                 36.333    

Slack (MET) :             36.352ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.820ns (50.950%)  route 1.752ns (49.050%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 38.959 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.494    -0.569    inst_wave_mix/CLK
    SLICE_X102Y70        FDRE                                         r  inst_wave_mix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.433    -0.136 r  inst_wave_mix/timer_reg[0]/Q
                         net (fo=35, routed)          1.091     0.956    inst_wave_mix/timer_reg_n_0_[0]
    SLICE_X103Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.436 r  inst_wave_mix/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    inst_wave_mix/timer0_carry_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.534 r  inst_wave_mix/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.534    inst_wave_mix/timer0_carry__0_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.632 r  inst_wave_mix/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.632    inst_wave_mix/timer0_carry__1_n_0
    SLICE_X103Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.730 r  inst_wave_mix/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.730    inst_wave_mix/timer0_carry__2_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.828 r  inst_wave_mix/timer0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.828    inst_wave_mix/timer0_carry__3_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.093 r  inst_wave_mix/timer0_carry__4/O[1]
                         net (fo=1, routed)           0.661     2.753    inst_wave_mix/timer0_carry__4_n_6
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.250     3.003 r  inst_wave_mix/timer[22]_i_1/O
                         net (fo=1, routed)           0.000     3.003    inst_wave_mix/timer__0[22]
    SLICE_X102Y69        FDRE                                         r  inst_wave_mix/timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    41.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    36.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    37.543    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.620 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.339    38.959    inst_wave_mix/CLK
    SLICE_X102Y69        FDRE                                         r  inst_wave_mix/timer_reg[22]/C
                         clock pessimism              0.448    39.407    
                         clock uncertainty           -0.123    39.284    
    SLICE_X102Y69        FDRE (Setup_fdre_C_D)        0.072    39.356    inst_wave_mix/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         39.356    
                         arrival time                          -3.003    
  -------------------------------------------------------------------
                         slack                                 36.352    

Slack (MET) :             36.375ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 1.734ns (49.320%)  route 1.782ns (50.680%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 38.960 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.494    -0.569    inst_wave_mix/CLK
    SLICE_X102Y70        FDRE                                         r  inst_wave_mix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.433    -0.136 r  inst_wave_mix/timer_reg[0]/Q
                         net (fo=35, routed)          1.091     0.956    inst_wave_mix/timer_reg_n_0_[0]
    SLICE_X103Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.436 r  inst_wave_mix/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    inst_wave_mix/timer0_carry_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.534 r  inst_wave_mix/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.534    inst_wave_mix/timer0_carry__0_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.632 r  inst_wave_mix/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.632    inst_wave_mix/timer0_carry__1_n_0
    SLICE_X103Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.730 r  inst_wave_mix/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.730    inst_wave_mix/timer0_carry__2_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.828 r  inst_wave_mix/timer0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.828    inst_wave_mix/timer0_carry__3_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.008 r  inst_wave_mix/timer0_carry__4/O[0]
                         net (fo=1, routed)           0.691     2.698    inst_wave_mix/timer0_carry__4_n_7
    SLICE_X104Y69        LUT5 (Prop_lut5_I4_O)        0.249     2.947 r  inst_wave_mix/timer[21]_i_1/O
                         net (fo=1, routed)           0.000     2.947    inst_wave_mix/timer__0[21]
    SLICE_X104Y69        FDRE                                         r  inst_wave_mix/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    41.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    36.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    37.543    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.620 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.340    38.960    inst_wave_mix/CLK
    SLICE_X104Y69        FDRE                                         r  inst_wave_mix/timer_reg[21]/C
                         clock pessimism              0.413    39.373    
                         clock uncertainty           -0.123    39.250    
    SLICE_X104Y69        FDRE (Setup_fdre_C_D)        0.072    39.322    inst_wave_mix/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         39.322    
                         arrival time                          -2.947    
  -------------------------------------------------------------------
                         slack                                 36.375    

Slack (MET) :             36.415ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 1.724ns (49.087%)  route 1.788ns (50.913%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 38.960 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.494    -0.569    inst_wave_mix/CLK
    SLICE_X102Y70        FDRE                                         r  inst_wave_mix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.433    -0.136 r  inst_wave_mix/timer_reg[0]/Q
                         net (fo=35, routed)          1.091     0.956    inst_wave_mix/timer_reg_n_0_[0]
    SLICE_X103Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.436 r  inst_wave_mix/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    inst_wave_mix/timer0_carry_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.534 r  inst_wave_mix/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.534    inst_wave_mix/timer0_carry__0_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.632 r  inst_wave_mix/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.632    inst_wave_mix/timer0_carry__1_n_0
    SLICE_X103Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.730 r  inst_wave_mix/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.730    inst_wave_mix/timer0_carry__2_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.990 r  inst_wave_mix/timer0_carry__3/O[3]
                         net (fo=1, routed)           0.697     2.686    inst_wave_mix/timer0_carry__3_n_4
    SLICE_X102Y68        LUT5 (Prop_lut5_I4_O)        0.257     2.943 r  inst_wave_mix/timer[20]_i_1/O
                         net (fo=1, routed)           0.000     2.943    inst_wave_mix/timer__0[20]
    SLICE_X102Y68        FDRE                                         r  inst_wave_mix/timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    41.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    36.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    37.543    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.620 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.340    38.960    inst_wave_mix/CLK
    SLICE_X102Y68        FDRE                                         r  inst_wave_mix/timer_reg[20]/C
                         clock pessimism              0.448    39.408    
                         clock uncertainty           -0.123    39.285    
    SLICE_X102Y68        FDRE (Setup_fdre_C_D)        0.074    39.359    inst_wave_mix/timer_reg[20]
  -------------------------------------------------------------------
                         required time                         39.359    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                 36.415    

Slack (MET) :             36.437ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 1.822ns (52.699%)  route 1.635ns (47.301%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 38.960 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.494    -0.569    inst_wave_mix/CLK
    SLICE_X102Y70        FDRE                                         r  inst_wave_mix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.433    -0.136 r  inst_wave_mix/timer_reg[0]/Q
                         net (fo=35, routed)          1.091     0.956    inst_wave_mix/timer_reg_n_0_[0]
    SLICE_X103Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.436 r  inst_wave_mix/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    inst_wave_mix/timer0_carry_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.534 r  inst_wave_mix/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.534    inst_wave_mix/timer0_carry__0_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.632 r  inst_wave_mix/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.632    inst_wave_mix/timer0_carry__1_n_0
    SLICE_X103Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.730 r  inst_wave_mix/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.730    inst_wave_mix/timer0_carry__2_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.828 r  inst_wave_mix/timer0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.828    inst_wave_mix/timer0_carry__3_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.088 r  inst_wave_mix/timer0_carry__4/O[3]
                         net (fo=1, routed)           0.544     2.632    inst_wave_mix/timer0_carry__4_n_4
    SLICE_X104Y69        LUT5 (Prop_lut5_I4_O)        0.257     2.889 r  inst_wave_mix/timer[24]_i_1/O
                         net (fo=1, routed)           0.000     2.889    inst_wave_mix/timer__0[24]
    SLICE_X104Y69        FDRE                                         r  inst_wave_mix/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    41.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    36.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    37.543    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.620 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.340    38.960    inst_wave_mix/CLK
    SLICE_X104Y69        FDRE                                         r  inst_wave_mix/timer_reg[24]/C
                         clock pessimism              0.413    39.373    
                         clock uncertainty           -0.123    39.250    
    SLICE_X104Y69        FDRE (Setup_fdre_C_D)        0.076    39.326    inst_wave_mix/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         39.326    
                         arrival time                          -2.889    
  -------------------------------------------------------------------
                         slack                                 36.437    

Slack (MET) :             36.450ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.856ns (53.959%)  route 1.584ns (46.041%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 38.959 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.494    -0.569    inst_wave_mix/CLK
    SLICE_X102Y70        FDRE                                         r  inst_wave_mix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.433    -0.136 r  inst_wave_mix/timer_reg[0]/Q
                         net (fo=35, routed)          1.091     0.956    inst_wave_mix/timer_reg_n_0_[0]
    SLICE_X103Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.436 r  inst_wave_mix/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    inst_wave_mix/timer0_carry_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.534 r  inst_wave_mix/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.534    inst_wave_mix/timer0_carry__0_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.632 r  inst_wave_mix/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.632    inst_wave_mix/timer0_carry__1_n_0
    SLICE_X103Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.730 r  inst_wave_mix/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.730    inst_wave_mix/timer0_carry__2_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.828 r  inst_wave_mix/timer0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.828    inst_wave_mix/timer0_carry__3_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.926 r  inst_wave_mix/timer0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.926    inst_wave_mix/timer0_carry__4_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.126 r  inst_wave_mix/timer0_carry__5/O[2]
                         net (fo=1, routed)           0.492     2.618    inst_wave_mix/timer0_carry__5_n_5
    SLICE_X104Y70        LUT5 (Prop_lut5_I4_O)        0.253     2.871 r  inst_wave_mix/timer[27]_i_1/O
                         net (fo=1, routed)           0.000     2.871    inst_wave_mix/timer__0[27]
    SLICE_X104Y70        FDRE                                         r  inst_wave_mix/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    41.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    36.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    37.543    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.620 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.339    38.959    inst_wave_mix/CLK
    SLICE_X104Y70        FDRE                                         r  inst_wave_mix/timer_reg[27]/C
                         clock pessimism              0.413    39.372    
                         clock uncertainty           -0.123    39.249    
    SLICE_X104Y70        FDRE (Setup_fdre_C_D)        0.072    39.321    inst_wave_mix/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         39.321    
                         arrival time                          -2.871    
  -------------------------------------------------------------------
                         slack                                 36.450    

Slack (MET) :             36.451ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 1.722ns (49.566%)  route 1.752ns (50.434%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 38.960 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.494    -0.569    inst_wave_mix/CLK
    SLICE_X102Y70        FDRE                                         r  inst_wave_mix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.433    -0.136 r  inst_wave_mix/timer_reg[0]/Q
                         net (fo=35, routed)          1.091     0.956    inst_wave_mix/timer_reg_n_0_[0]
    SLICE_X103Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.436 r  inst_wave_mix/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    inst_wave_mix/timer0_carry_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.534 r  inst_wave_mix/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.534    inst_wave_mix/timer0_carry__0_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.632 r  inst_wave_mix/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.632    inst_wave_mix/timer0_carry__1_n_0
    SLICE_X103Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.730 r  inst_wave_mix/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.730    inst_wave_mix/timer0_carry__2_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.995 r  inst_wave_mix/timer0_carry__3/O[1]
                         net (fo=1, routed)           0.661     2.655    inst_wave_mix/timer0_carry__3_n_6
    SLICE_X102Y68        LUT5 (Prop_lut5_I4_O)        0.250     2.905 r  inst_wave_mix/timer[18]_i_1/O
                         net (fo=1, routed)           0.000     2.905    inst_wave_mix/timer__0[18]
    SLICE_X102Y68        FDRE                                         r  inst_wave_mix/timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    41.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    36.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    37.543    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.620 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.340    38.960    inst_wave_mix/CLK
    SLICE_X102Y68        FDRE                                         r  inst_wave_mix/timer_reg[18]/C
                         clock pessimism              0.448    39.408    
                         clock uncertainty           -0.123    39.285    
    SLICE_X102Y68        FDRE (Setup_fdre_C_D)        0.072    39.357    inst_wave_mix/timer_reg[18]
  -------------------------------------------------------------------
                         required time                         39.357    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                 36.451    

Slack (MET) :             36.490ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.636ns (48.094%)  route 1.766ns (51.906%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 38.961 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.494    -0.569    inst_wave_mix/CLK
    SLICE_X102Y70        FDRE                                         r  inst_wave_mix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDRE (Prop_fdre_C_Q)         0.433    -0.136 r  inst_wave_mix/timer_reg[0]/Q
                         net (fo=35, routed)          1.091     0.956    inst_wave_mix/timer_reg_n_0_[0]
    SLICE_X103Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     1.436 r  inst_wave_mix/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    inst_wave_mix/timer0_carry_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.534 r  inst_wave_mix/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.534    inst_wave_mix/timer0_carry__0_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.632 r  inst_wave_mix/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.632    inst_wave_mix/timer0_carry__1_n_0
    SLICE_X103Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.730 r  inst_wave_mix/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.730    inst_wave_mix/timer0_carry__2_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.910 r  inst_wave_mix/timer0_carry__3/O[0]
                         net (fo=1, routed)           0.674     2.584    inst_wave_mix/timer0_carry__3_n_7
    SLICE_X104Y68        LUT5 (Prop_lut5_I4_O)        0.249     2.833 r  inst_wave_mix/timer[17]_i_1/O
                         net (fo=1, routed)           0.000     2.833    inst_wave_mix/timer__0[17]
    SLICE_X104Y68        FDRE                                         r  inst_wave_mix/timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    41.327 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.330    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    36.089 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    37.543    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.620 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.341    38.961    inst_wave_mix/CLK
    SLICE_X104Y68        FDRE                                         r  inst_wave_mix/timer_reg[17]/C
                         clock pessimism              0.413    39.374    
                         clock uncertainty           -0.123    39.251    
    SLICE_X104Y68        FDRE (Setup_fdre_C_D)        0.072    39.323    inst_wave_mix/timer_reg[17]
  -------------------------------------------------------------------
                         required time                         39.323    
                         arrival time                          -2.833    
  -------------------------------------------------------------------
                         slack                                 36.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.336%)  route 0.209ns (59.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.604    -0.616    inst_wave_mix/CLK
    SLICE_X105Y65        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  inst_wave_mix/wr_ram_addr_reg[8]/Q
                         net (fo=3, routed)           0.209    -0.266    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.909    -0.820    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.566    
    RAMB18_X5Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.383    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.462%)  route 0.226ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.604    -0.616    inst_wave_mix/CLK
    SLICE_X105Y65        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  inst_wave_mix/wr_ram_addr_reg[6]/Q
                         net (fo=5, routed)           0.226    -0.249    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.909    -0.820    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.566    
    RAMB18_X5Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.383    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.770%)  route 0.220ns (63.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.604    -0.616    inst_wave_mix/CLK
    SLICE_X105Y65        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y65        FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  inst_wave_mix/wr_ram_addr_reg[9]/Q
                         net (fo=2, routed)           0.220    -0.267    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.909    -0.820    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.566    
    RAMB18_X5Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130    -0.436    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.801%)  route 0.220ns (63.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.604    -0.616    inst_wave_mix/CLK
    SLICE_X105Y65        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y65        FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  inst_wave_mix/wr_ram_addr_reg[7]/Q
                         net (fo=4, routed)           0.220    -0.268    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.909    -0.820    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.566    
    RAMB18_X5Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    -0.437    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.508%)  route 0.280ns (66.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.604    -0.616    inst_wave_mix/CLK
    SLICE_X105Y65        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  inst_wave_mix/wr_ram_addr_reg[5]/Q
                         net (fo=3, routed)           0.280    -0.195    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.909    -0.820    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.255    -0.566    
    RAMB18_X5Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.383    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.648%)  route 0.319ns (69.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.631    -0.589    inst_wave_mix/CLK
    SLICE_X107Y64        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  inst_wave_mix/wr_ram_addr_reg[3]/Q
                         net (fo=5, routed)           0.319    -0.128    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.909    -0.820    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.276    -0.545    
    RAMB18_X5Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.362    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/wr_ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.631    -0.589    inst_wave_mix/CLK
    SLICE_X107Y64        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  inst_wave_mix/wr_ram_addr_reg[1]/Q
                         net (fo=7, routed)           0.177    -0.270    inst_wave_mix/wr_ram_addr_reg_n_0_[1]
    SLICE_X107Y64        LUT3 (Prop_lut3_I0_O)        0.042    -0.228 r  inst_wave_mix/wr_ram_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    inst_wave_mix/wr_ram_addr[2]
    SLICE_X107Y64        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.900    -0.829    inst_wave_mix/CLK
    SLICE_X107Y64        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[2]/C
                         clock pessimism              0.241    -0.589    
    SLICE_X107Y64        FDRE (Hold_fdre_C_D)         0.107    -0.482    inst_wave_mix/wr_ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/wr_ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.754%)  route 0.178ns (49.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.604    -0.616    inst_wave_mix/CLK
    SLICE_X105Y65        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  inst_wave_mix/wr_ram_addr_reg[6]/Q
                         net (fo=5, routed)           0.178    -0.297    inst_wave_mix/wr_ram_addr_reg_n_0_[6]
    SLICE_X105Y65        LUT3 (Prop_lut3_I0_O)        0.042    -0.255 r  inst_wave_mix/wr_ram_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    inst_wave_mix/wr_ram_addr[7]
    SLICE_X105Y65        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.873    -0.856    inst_wave_mix/CLK
    SLICE_X105Y65        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[7]/C
                         clock pessimism              0.241    -0.616    
    SLICE_X105Y65        FDRE (Hold_fdre_C_D)         0.107    -0.509    inst_wave_mix/wr_ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/wr_ram_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.184ns (50.622%)  route 0.179ns (49.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.631    -0.589    inst_wave_mix/CLK
    SLICE_X107Y64        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  inst_wave_mix/wr_ram_addr_reg[1]/Q
                         net (fo=7, routed)           0.179    -0.268    inst_wave_mix/wr_ram_addr_reg_n_0_[1]
    SLICE_X107Y64        LUT5 (Prop_lut5_I1_O)        0.043    -0.225 r  inst_wave_mix/wr_ram_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    inst_wave_mix/wr_ram_addr[4]
    SLICE_X107Y64        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.900    -0.829    inst_wave_mix/CLK
    SLICE_X107Y64        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[4]/C
                         clock pessimism              0.241    -0.589    
    SLICE_X107Y64        FDRE (Hold_fdre_C_D)         0.107    -0.482    inst_wave_mix/wr_ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/wr_ram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.610%)  route 0.180ns (49.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.604    -0.616    inst_wave_mix/CLK
    SLICE_X105Y65        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  inst_wave_mix/wr_ram_addr_reg[6]/Q
                         net (fo=5, routed)           0.180    -0.295    inst_wave_mix/wr_ram_addr_reg_n_0_[6]
    SLICE_X105Y65        LUT5 (Prop_lut5_I1_O)        0.043    -0.252 r  inst_wave_mix/wr_ram_addr[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.252    inst_wave_mix/wr_ram_addr[9]
    SLICE_X105Y65        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.873    -0.856    inst_wave_mix/CLK
    SLICE_X105Y65        FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[9]/C
                         clock pessimism              0.241    -0.616    
    SLICE_X105Y65        FDRE (Hold_fdre_C_D)         0.107    -0.509    inst_wave_mix/wr_ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB18_X5Y26     inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   inst_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X104Y63    inst_wave_mix/cnt_data_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X102Y70    inst_wave_mix/timer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X104Y66    inst_wave_mix/timer_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X104Y66    inst_wave_mix/timer_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X102Y66    inst_wave_mix/timer_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X105Y65    inst_wave_mix/wr_ram_addr_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X105Y65    inst_wave_mix/wr_ram_addr_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y63    inst_wave_mix/cnt_data_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y70    inst_wave_mix/timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y66    inst_wave_mix/timer_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X105Y65    inst_wave_mix/wr_ram_addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X105Y65    inst_wave_mix/wr_ram_addr_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y61    inst_wave_mix/cnt_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y61    inst_wave_mix/cnt_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y63    inst_wave_mix/cnt_data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y63    inst_wave_mix/cnt_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y61    inst_wave_mix/cnt_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y63    inst_wave_mix/cnt_data_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y63    inst_wave_mix/cnt_data_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y70    inst_wave_mix/timer_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y66    inst_wave_mix/timer_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y66    inst_wave_mix/timer_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y66    inst_wave_mix/timer_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y66    inst_wave_mix/timer_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y66    inst_wave_mix/timer_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X102Y66    inst_wave_mix/timer_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X105Y65    inst_wave_mix/wr_ram_addr_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   inst_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  inst_hdmi_clock/inst/clk_in1
  To Clock:  inst_hdmi_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_hdmi_clock/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_hdmi_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  inst_hdmi_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  inst_hdmi_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  inst_hdmi_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  inst_hdmi_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  inst_hdmi_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  inst_hdmi_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_clock
  To Clock:  clk_out1_hdmi_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/hdmi_td_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 3.219ns (66.648%)  route 1.611ns (33.351%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 8.150 - 6.737 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.552     1.552    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.539     1.541    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     3.666 r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.028     4.693    inst_wave_mix/inst_hdmi_background/doutb[0]
    SLICE_X107Y65        LUT6 (Prop_lut6_I2_O)        0.105     4.798 r  inst_wave_mix/inst_hdmi_background/hdmi_td_r1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.798    inst_wave_mix/inst_hdmi_background_n_11
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.238 r  inst_wave_mix/hdmi_td_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.238    inst_wave_mix/hdmi_td_r1_carry_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.336 r  inst_wave_mix/hdmi_td_r1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.336    inst_wave_mix/hdmi_td_r1_carry__0_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.526 f  inst_wave_mix/hdmi_td_r1_carry__1/CO[2]
                         net (fo=3, routed)           0.583     6.110    inst_wave_mix/inst_hdmi_background/hdmi_td_r_reg[0][0]
    SLICE_X112Y65        LUT4 (Prop_lut4_I2_O)        0.261     6.371 r  inst_wave_mix/inst_hdmi_background/hdmi_td_r[0]_i_1/O
                         net (fo=1, routed)           0.000     6.371    inst_wave_mix/inst_hdmi_background_n_13
    SLICE_X112Y65        FDRE                                         r  inst_wave_mix/hdmi_td_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.386     8.123    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.207 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.662    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.411     8.150    inst_wave_mix/clk_out1
    SLICE_X112Y65        FDRE                                         r  inst_wave_mix/hdmi_td_r_reg[0]/C
                         clock pessimism              0.096     8.246    
                         clock uncertainty           -0.228     8.018    
    SLICE_X112Y65        FDRE (Setup_fdre_C_D)        0.076     8.094    inst_wave_mix/hdmi_td_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.094    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/hdmi_td_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 3.220ns (66.655%)  route 1.611ns (33.345%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 8.150 - 6.737 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.552     1.552    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.539     1.541    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     3.666 r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.028     4.693    inst_wave_mix/inst_hdmi_background/doutb[0]
    SLICE_X107Y65        LUT6 (Prop_lut6_I2_O)        0.105     4.798 r  inst_wave_mix/inst_hdmi_background/hdmi_td_r1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.798    inst_wave_mix/inst_hdmi_background_n_11
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.238 r  inst_wave_mix/hdmi_td_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.238    inst_wave_mix/hdmi_td_r1_carry_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.336 r  inst_wave_mix/hdmi_td_r1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.336    inst_wave_mix/hdmi_td_r1_carry__0_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.526 r  inst_wave_mix/hdmi_td_r1_carry__1/CO[2]
                         net (fo=3, routed)           0.583     6.110    inst_wave_mix/inst_hdmi_background/hdmi_td_r_reg[0][0]
    SLICE_X112Y65        LUT4 (Prop_lut4_I1_O)        0.262     6.372 r  inst_wave_mix/inst_hdmi_background/hdmi_td_r[8]_i_1/O
                         net (fo=1, routed)           0.000     6.372    inst_wave_mix/inst_hdmi_background_n_12
    SLICE_X112Y65        FDRE                                         r  inst_wave_mix/hdmi_td_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.386     8.123    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.207 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.662    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.411     8.150    inst_wave_mix/clk_out1
    SLICE_X112Y65        FDRE                                         r  inst_wave_mix/hdmi_td_r_reg[8]/C
                         clock pessimism              0.096     8.246    
                         clock uncertainty           -0.228     8.018    
    SLICE_X112Y65        FDRE (Setup_fdre_C_D)        0.106     8.124    inst_wave_mix/hdmi_td_r_reg[8]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/hdmi_td_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 3.219ns (67.957%)  route 1.518ns (32.043%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 8.150 - 6.737 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.552     1.552    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.539     1.541    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     3.666 r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.028     4.693    inst_wave_mix/inst_hdmi_background/doutb[0]
    SLICE_X107Y65        LUT6 (Prop_lut6_I2_O)        0.105     4.798 r  inst_wave_mix/inst_hdmi_background/hdmi_td_r1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.798    inst_wave_mix/inst_hdmi_background_n_11
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.238 r  inst_wave_mix/hdmi_td_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.238    inst_wave_mix/hdmi_td_r1_carry_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.336 r  inst_wave_mix/hdmi_td_r1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.336    inst_wave_mix/hdmi_td_r1_carry__0_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.526 r  inst_wave_mix/hdmi_td_r1_carry__1/CO[2]
                         net (fo=3, routed)           0.490     6.017    inst_wave_mix/hdmi_td_r1
    SLICE_X112Y65        LUT3 (Prop_lut3_I1_O)        0.261     6.278 r  inst_wave_mix/hdmi_td_r[16]_i_1/O
                         net (fo=1, routed)           0.000     6.278    inst_wave_mix/hdmi_td_r[16]_i_1_n_0
    SLICE_X112Y65        FDRE                                         r  inst_wave_mix/hdmi_td_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.386     8.123    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.207 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.662    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.411     8.150    inst_wave_mix/clk_out1
    SLICE_X112Y65        FDRE                                         r  inst_wave_mix/hdmi_td_r_reg[16]/C
                         clock pessimism              0.096     8.246    
                         clock uncertainty           -0.228     8.018    
    SLICE_X112Y65        FDRE (Setup_fdre_C_D)        0.072     8.090    inst_wave_mix/hdmi_td_r_reg[16]
  -------------------------------------------------------------------
                         required time                          8.090    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/cnt_v_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.800ns (26.974%)  route 2.166ns (73.026%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 8.154 - 6.737 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.552     1.552    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.571     1.573    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X109Y62        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.348     1.921 r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/Q
                         net (fo=9, routed)           0.736     2.657    inst_wave_mix/inst_hdmi_background/cnt_h_reg_n_0_[0]
    SLICE_X109Y63        LUT4 (Prop_lut4_I3_O)        0.242     2.899 f  inst_wave_mix/inst_hdmi_background/x_vld_i_2/O
                         net (fo=3, routed)           0.614     3.513    inst_wave_mix/inst_hdmi_background/x_vld_i_2_n_0
    SLICE_X110Y61        LUT5 (Prop_lut5_I0_O)        0.105     3.618 r  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_2/O
                         net (fo=27, routed)          0.290     3.908    inst_wave_mix/inst_hdmi_background/cnt_v
    SLICE_X110Y60        LUT6 (Prop_lut6_I0_O)        0.105     4.013 r  inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1/O
                         net (fo=13, routed)          0.525     4.539    inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1_n_0
    SLICE_X111Y60        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.386     8.123    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.207 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.662    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.415     8.154    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X111Y60        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[4]/C
                         clock pessimism              0.096     8.250    
                         clock uncertainty           -0.228     8.022    
    SLICE_X111Y60        FDRE (Setup_fdre_C_R)       -0.352     7.670    inst_wave_mix/inst_hdmi_background/cnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/cnt_v_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.800ns (26.974%)  route 2.166ns (73.026%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 8.154 - 6.737 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.552     1.552    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.571     1.573    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X109Y62        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.348     1.921 r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/Q
                         net (fo=9, routed)           0.736     2.657    inst_wave_mix/inst_hdmi_background/cnt_h_reg_n_0_[0]
    SLICE_X109Y63        LUT4 (Prop_lut4_I3_O)        0.242     2.899 f  inst_wave_mix/inst_hdmi_background/x_vld_i_2/O
                         net (fo=3, routed)           0.614     3.513    inst_wave_mix/inst_hdmi_background/x_vld_i_2_n_0
    SLICE_X110Y61        LUT5 (Prop_lut5_I0_O)        0.105     3.618 r  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_2/O
                         net (fo=27, routed)          0.290     3.908    inst_wave_mix/inst_hdmi_background/cnt_v
    SLICE_X110Y60        LUT6 (Prop_lut6_I0_O)        0.105     4.013 r  inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1/O
                         net (fo=13, routed)          0.525     4.539    inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1_n_0
    SLICE_X111Y60        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.386     8.123    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.207 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.662    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.415     8.154    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X111Y60        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[5]/C
                         clock pessimism              0.096     8.250    
                         clock uncertainty           -0.228     8.022    
    SLICE_X111Y60        FDRE (Setup_fdre_C_R)       -0.352     7.670    inst_wave_mix/inst_hdmi_background/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/cnt_v_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.800ns (26.974%)  route 2.166ns (73.026%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 8.154 - 6.737 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.552     1.552    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.571     1.573    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X109Y62        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.348     1.921 r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/Q
                         net (fo=9, routed)           0.736     2.657    inst_wave_mix/inst_hdmi_background/cnt_h_reg_n_0_[0]
    SLICE_X109Y63        LUT4 (Prop_lut4_I3_O)        0.242     2.899 f  inst_wave_mix/inst_hdmi_background/x_vld_i_2/O
                         net (fo=3, routed)           0.614     3.513    inst_wave_mix/inst_hdmi_background/x_vld_i_2_n_0
    SLICE_X110Y61        LUT5 (Prop_lut5_I0_O)        0.105     3.618 r  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_2/O
                         net (fo=27, routed)          0.290     3.908    inst_wave_mix/inst_hdmi_background/cnt_v
    SLICE_X110Y60        LUT6 (Prop_lut6_I0_O)        0.105     4.013 r  inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1/O
                         net (fo=13, routed)          0.525     4.539    inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1_n_0
    SLICE_X111Y60        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.386     8.123    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.207 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.662    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.415     8.154    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X111Y60        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[6]/C
                         clock pessimism              0.096     8.250    
                         clock uncertainty           -0.228     8.022    
    SLICE_X111Y60        FDRE (Setup_fdre_C_R)       -0.352     7.670    inst_wave_mix/inst_hdmi_background/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/cnt_v_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.800ns (26.974%)  route 2.166ns (73.026%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 8.154 - 6.737 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.552     1.552    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.571     1.573    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X109Y62        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.348     1.921 r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/Q
                         net (fo=9, routed)           0.736     2.657    inst_wave_mix/inst_hdmi_background/cnt_h_reg_n_0_[0]
    SLICE_X109Y63        LUT4 (Prop_lut4_I3_O)        0.242     2.899 f  inst_wave_mix/inst_hdmi_background/x_vld_i_2/O
                         net (fo=3, routed)           0.614     3.513    inst_wave_mix/inst_hdmi_background/x_vld_i_2_n_0
    SLICE_X110Y61        LUT5 (Prop_lut5_I0_O)        0.105     3.618 r  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_2/O
                         net (fo=27, routed)          0.290     3.908    inst_wave_mix/inst_hdmi_background/cnt_v
    SLICE_X110Y60        LUT6 (Prop_lut6_I0_O)        0.105     4.013 r  inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1/O
                         net (fo=13, routed)          0.525     4.539    inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1_n_0
    SLICE_X111Y60        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.386     8.123    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.207 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.662    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.415     8.154    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X111Y60        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[7]/C
                         clock pessimism              0.096     8.250    
                         clock uncertainty           -0.228     8.022    
    SLICE_X111Y60        FDRE (Setup_fdre_C_R)       -0.352     7.670    inst_wave_mix/inst_hdmi_background/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/cnt_v_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.800ns (27.736%)  route 2.084ns (72.264%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 8.153 - 6.737 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.552     1.552    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.571     1.573    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X109Y62        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.348     1.921 r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/Q
                         net (fo=9, routed)           0.736     2.657    inst_wave_mix/inst_hdmi_background/cnt_h_reg_n_0_[0]
    SLICE_X109Y63        LUT4 (Prop_lut4_I3_O)        0.242     2.899 f  inst_wave_mix/inst_hdmi_background/x_vld_i_2/O
                         net (fo=3, routed)           0.614     3.513    inst_wave_mix/inst_hdmi_background/x_vld_i_2_n_0
    SLICE_X110Y61        LUT5 (Prop_lut5_I0_O)        0.105     3.618 r  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_2/O
                         net (fo=27, routed)          0.290     3.908    inst_wave_mix/inst_hdmi_background/cnt_v
    SLICE_X110Y60        LUT6 (Prop_lut6_I0_O)        0.105     4.013 r  inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1/O
                         net (fo=13, routed)          0.444     4.457    inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1_n_0
    SLICE_X111Y62        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.386     8.123    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.207 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.662    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.414     8.153    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X111Y62        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[12]/C
                         clock pessimism              0.096     8.249    
                         clock uncertainty           -0.228     8.021    
    SLICE_X111Y62        FDRE (Setup_fdre_C_R)       -0.352     7.669    inst_wave_mix/inst_hdmi_background/cnt_v_reg[12]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/cnt_v_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.800ns (28.051%)  route 2.052ns (71.949%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 8.153 - 6.737 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.552     1.552    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.571     1.573    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X109Y62        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.348     1.921 r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/Q
                         net (fo=9, routed)           0.736     2.657    inst_wave_mix/inst_hdmi_background/cnt_h_reg_n_0_[0]
    SLICE_X109Y63        LUT4 (Prop_lut4_I3_O)        0.242     2.899 f  inst_wave_mix/inst_hdmi_background/x_vld_i_2/O
                         net (fo=3, routed)           0.614     3.513    inst_wave_mix/inst_hdmi_background/x_vld_i_2_n_0
    SLICE_X110Y61        LUT5 (Prop_lut5_I0_O)        0.105     3.618 r  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_2/O
                         net (fo=27, routed)          0.290     3.908    inst_wave_mix/inst_hdmi_background/cnt_v
    SLICE_X110Y60        LUT6 (Prop_lut6_I0_O)        0.105     4.013 r  inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1/O
                         net (fo=13, routed)          0.412     4.425    inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1_n_0
    SLICE_X111Y61        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.386     8.123    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.207 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.662    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.414     8.153    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X111Y61        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[10]/C
                         clock pessimism              0.096     8.249    
                         clock uncertainty           -0.228     8.021    
    SLICE_X111Y61        FDRE (Setup_fdre_C_R)       -0.352     7.669    inst_wave_mix/inst_hdmi_background/cnt_v_reg[10]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/cnt_v_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.800ns (28.051%)  route 2.052ns (71.949%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 8.153 - 6.737 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.552     1.552    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.571     1.573    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X109Y62        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.348     1.921 r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[0]/Q
                         net (fo=9, routed)           0.736     2.657    inst_wave_mix/inst_hdmi_background/cnt_h_reg_n_0_[0]
    SLICE_X109Y63        LUT4 (Prop_lut4_I3_O)        0.242     2.899 f  inst_wave_mix/inst_hdmi_background/x_vld_i_2/O
                         net (fo=3, routed)           0.614     3.513    inst_wave_mix/inst_hdmi_background/x_vld_i_2_n_0
    SLICE_X110Y61        LUT5 (Prop_lut5_I0_O)        0.105     3.618 r  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_2/O
                         net (fo=27, routed)          0.290     3.908    inst_wave_mix/inst_hdmi_background/cnt_v
    SLICE_X110Y60        LUT6 (Prop_lut6_I0_O)        0.105     4.013 r  inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1/O
                         net (fo=13, routed)          0.412     4.425    inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1_n_0
    SLICE_X111Y61        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.386     8.123    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.207 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.662    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.739 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.414     8.153    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X111Y61        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[11]/C
                         clock pessimism              0.096     8.249    
                         clock uncertainty           -0.228     8.021    
    SLICE_X111Y61        FDRE (Setup_fdre_C_R)       -0.352     7.669    inst_wave_mix/inst_hdmi_background/cnt_v_reg[11]
  -------------------------------------------------------------------
                         required time                          7.669    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  3.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 inst_wave_mix/inst_hdmi_background/hdmi_tx_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/de_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.426%)  route 0.105ns (42.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.597    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.634     0.636    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X109Y62        FDRE                                         r  inst_wave_mix/inst_hdmi_background/hdmi_tx_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  inst_wave_mix/inst_hdmi_background/hdmi_tx_de_reg/Q
                         net (fo=1, routed)           0.105     0.881    inst_hdmi_trans/inst_encode_chn_r/de
    SLICE_X106Y62        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/de_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.864     0.864    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.903     0.905    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X106Y62        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/de_q_reg/C
                         clock pessimism             -0.254     0.651    
    SLICE_X106Y62        FDRE (Hold_fdre_C_D)         0.070     0.721    inst_hdmi_trans/inst_encode_chn_r/de_q_reg
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.838%)  route 0.115ns (41.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.597    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.632     0.634    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X108Y66        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_fdre_C_Q)         0.164     0.798 r  inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/Q
                         net (fo=1, routed)           0.115     0.912    inst_hdmi_trans/inst_encode_chn_b/c0_q
    SLICE_X112Y66        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.864     0.864    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.903     0.905    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X112Y66        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c0_reg_reg/C
                         clock pessimism             -0.234     0.671    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.059     0.730    inst_hdmi_trans/inst_encode_chn_b/c0_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.592%)  route 0.131ns (41.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.597    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.628     0.630    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y71        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_g/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDCE (Prop_fdce_C_Q)         0.141     0.771 r  inst_hdmi_trans/inst_encode_chn_g/cnt_reg[1]/Q
                         net (fo=6, routed)           0.131     0.902    inst_hdmi_trans/inst_encode_chn_g/cnt[1]
    SLICE_X112Y71        LUT4 (Prop_lut4_I1_O)        0.045     0.947 r  inst_hdmi_trans/inst_encode_chn_g/dout[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.947    inst_hdmi_trans/inst_encode_chn_g/dout[9]_i_1__0_n_0
    SLICE_X112Y71        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_g/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.864     0.864    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.898     0.900    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X112Y71        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_g/dout_reg[9]/C
                         clock pessimism             -0.256     0.644    
    SLICE_X112Y71        FDCE (Hold_fdce_C_D)         0.120     0.764    inst_hdmi_trans/inst_encode_chn_g/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 inst_wave_mix/inst_hdmi_background/cnt_v_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/y_vld_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.902%)  route 0.114ns (38.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.597    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.636     0.638    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X111Y61        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[8]/Q
                         net (fo=3, routed)           0.114     0.893    inst_wave_mix/inst_hdmi_background/cnt_v_reg[8]
    SLICE_X110Y61        LUT5 (Prop_lut5_I2_O)        0.045     0.938 r  inst_wave_mix/inst_hdmi_background/y_vld_i_1/O
                         net (fo=1, routed)           0.000     0.938    inst_wave_mix/inst_hdmi_background/y_vld_i_1_n_0
    SLICE_X110Y61        FDRE                                         r  inst_wave_mix/inst_hdmi_background/y_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.864     0.864    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.908     0.910    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X110Y61        FDRE                                         r  inst_wave_mix/inst_hdmi_background/y_vld_reg/C
                         clock pessimism             -0.259     0.651    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.091     0.742    inst_wave_mix/inst_hdmi_background/y_vld_reg
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 inst_wave_mix/inst_hdmi_background/cnt_v_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/hdmi_tx_de_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.793%)  route 0.136ns (42.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.597    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.636     0.638    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X111Y61        FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141     0.779 f  inst_wave_mix/inst_hdmi_background/cnt_v_reg[11]/Q
                         net (fo=5, routed)           0.136     0.915    inst_wave_mix/inst_hdmi_background/cnt_v_reg[11]
    SLICE_X109Y62        LUT6 (Prop_lut6_I0_O)        0.045     0.960 r  inst_wave_mix/inst_hdmi_background/hdmi_tx_de_i_1/O
                         net (fo=1, routed)           0.000     0.960    inst_wave_mix/inst_hdmi_background/p_0_in
    SLICE_X109Y62        FDRE                                         r  inst_wave_mix/inst_hdmi_background/hdmi_tx_de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.864     0.864    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.903     0.905    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X109Y62        FDRE                                         r  inst_wave_mix/inst_hdmi_background/hdmi_tx_de_reg/C
                         clock pessimism             -0.234     0.671    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.091     0.762    inst_wave_mix/inst_hdmi_background/hdmi_tx_de_reg
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.774%)  route 0.120ns (39.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.597    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.628     0.630    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y71        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_g/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDCE (Prop_fdce_C_Q)         0.141     0.771 r  inst_hdmi_trans/inst_encode_chn_g/cnt_reg[1]/Q
                         net (fo=6, routed)           0.120     0.891    inst_hdmi_trans/inst_encode_chn_g/cnt[1]
    SLICE_X110Y71        LUT4 (Prop_lut4_I1_O)        0.045     0.936 r  inst_hdmi_trans/inst_encode_chn_g/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.936    inst_hdmi_trans/inst_encode_chn_g/cnt[4]_i_1__0_n_0
    SLICE_X110Y71        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_g/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.864     0.864    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.898     0.900    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X110Y71        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_g/cnt_reg[4]/C
                         clock pessimism             -0.257     0.643    
    SLICE_X110Y71        FDCE (Hold_fdce_C_D)         0.092     0.735    inst_hdmi_trans/inst_encode_chn_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 inst_wave_mix/rd_ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.021%)  route 0.299ns (67.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.597    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.633     0.635    inst_wave_mix/clk_out1
    SLICE_X109Y65        FDRE                                         r  inst_wave_mix/rd_ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  inst_wave_mix/rd_ram_addr_reg[5]/Q
                         net (fo=3, routed)           0.299     1.075    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.864     0.864    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.913     0.915    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y26         RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.680    
    RAMB18_X5Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.863    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.691%)  route 0.168ns (54.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.597    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.632     0.634    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y66        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.141     0.775 r  inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/Q
                         net (fo=2, routed)           0.168     0.942    inst_hdmi_trans/inst_encode_chn_b/din_q_reg_n_0_[0]
    SLICE_X112Y66        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.864     0.864    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.903     0.905    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X112Y66        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n1q_m_reg[3]/C
                         clock pessimism             -0.234     0.671    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.053     0.724    inst_hdmi_trans/inst_encode_chn_b/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 inst_wave_mix/rd_ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/rd_ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.009%)  route 0.129ns (40.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.597    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.633     0.635    inst_wave_mix/clk_out1
    SLICE_X109Y65        FDRE                                         r  inst_wave_mix/rd_ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  inst_wave_mix/rd_ram_addr_reg[5]/Q
                         net (fo=3, routed)           0.129     0.905    inst_wave_mix/rd_ram_addr_reg_n_0_[5]
    SLICE_X109Y65        LUT6 (Prop_lut6_I5_O)        0.045     0.950 r  inst_wave_mix/rd_ram_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.950    inst_wave_mix/rd_ram_addr[5]
    SLICE_X109Y65        FDRE                                         r  inst_wave_mix/rd_ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.864     0.864    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.901     0.903    inst_wave_mix/clk_out1
    SLICE_X109Y65        FDRE                                         r  inst_wave_mix/rd_ram_addr_reg[5]/C
                         clock pessimism             -0.268     0.635    
    SLICE_X109Y65        FDRE (Hold_fdre_C_D)         0.092     0.727    inst_wave_mix/rd_ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_r/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.270%)  route 0.180ns (48.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597     0.597    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.626     0.628    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X111Y73        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y73        FDRE (Prop_fdre_C_Q)         0.141     0.769 r  inst_hdmi_trans/inst_encode_chn_r/q_m_reg_reg[8]/Q
                         net (fo=11, routed)          0.180     0.948    inst_hdmi_trans/inst_encode_chn_r/q_m_reg[8]
    SLICE_X112Y74        LUT2 (Prop_lut2_I0_O)        0.048     0.996 r  inst_hdmi_trans/inst_encode_chn_r/dout[8]_i_1/O
                         net (fo=1, routed)           0.000     0.996    inst_hdmi_trans/inst_encode_chn_r/dout[8]
    SLICE_X112Y74        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.864     0.864    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.894     0.896    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y74        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/dout_reg[8]/C
                         clock pessimism             -0.256     0.640    
    SLICE_X112Y74        FDCE (Hold_fdce_C_D)         0.131     0.771    inst_hdmi_trans/inst_encode_chn_r/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_hdmi_clock
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.737       4.567      RAMB18_X5Y26     inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         6.737       5.144      BUFGCTRL_X0Y0    inst_hdmi_clock/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y71     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y76     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y75     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y68     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y67     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y70     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y69     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y72     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X1Y0  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X112Y65    inst_wave_mix/hdmi_td_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X112Y65    inst_wave_mix/hdmi_td_r_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X112Y65    inst_wave_mix/hdmi_td_r_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X111Y59    inst_wave_mix/inst_hdmi_background/cnt_v_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X111Y65    inst_wave_mix/rd_ram_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X111Y65    inst_wave_mix/rd_ram_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X111Y65    inst_wave_mix/rd_ram_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X111Y65    inst_wave_mix/rd_ram_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X111Y65    inst_wave_mix/rd_ram_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X111Y59    inst_wave_mix/inst_hdmi_background/cnt_v_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X113Y66    inst_hdmi_trans/inst_encode_chn_b/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X113Y66    inst_hdmi_trans/inst_encode_chn_b/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X112Y72    inst_hdmi_trans/inst_encode_chn_r/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X113Y72    inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X106Y62    inst_hdmi_trans/inst_encode_chn_r/de_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X106Y64    inst_hdmi_trans/inst_encode_chn_r/de_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X112Y72    inst_hdmi_trans/inst_encode_chn_r/dout_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X111Y61    inst_wave_mix/inst_hdmi_background/cnt_v_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X108Y64    inst_wave_mix/inst_hdmi_background/y_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X108Y64    inst_wave_mix/inst_hdmi_background/y_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_hdmi_clock
  To Clock:  clk_out2_hdmi_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.245ns,  Total Violation       -1.234ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_hdmi_clock
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.347       -0.245     BUFGCTRL_X0Y1    inst_hdmi_clock/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y71     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y76     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y75     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y68     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y67     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y70     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y69     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y72     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_master/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X1Y0  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X1Y0  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hdmi_clock
  To Clock:  clkfbout_hdmi_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hdmi_clock
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { inst_hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         80.000      78.408     BUFGCTRL_X0Y2    inst_hdmi_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  inst_hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  inst_hdmi_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y0  inst_hdmi_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  inst_hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT



