Classic Timing Analyzer report for CourseProject
Tue Apr 17 18:41:42 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                   ;
+------------------------------+-------+---------------+-------------+------+------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------------------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.911 ns   ; d[7] ; number_of_input_max[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------+
; tpd                                                                         ;
+-------+-------------------+-----------------+------+------------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To                     ;
+-------+-------------------+-----------------+------+------------------------+
; N/A   ; None              ; 14.911 ns       ; d[7] ; number_of_input_max[1] ;
; N/A   ; None              ; 14.609 ns       ; c[7] ; number_of_input_max[1] ;
; N/A   ; None              ; 14.422 ns       ; a[7] ; number_of_input_max[1] ;
; N/A   ; None              ; 14.362 ns       ; d[6] ; number_of_input_max[1] ;
; N/A   ; None              ; 14.353 ns       ; b[7] ; number_of_input_max[1] ;
; N/A   ; None              ; 14.348 ns       ; a[6] ; number_of_input_max[1] ;
; N/A   ; None              ; 14.345 ns       ; c[6] ; number_of_input_max[1] ;
; N/A   ; None              ; 14.277 ns       ; b[5] ; number_of_input_max[1] ;
; N/A   ; None              ; 14.255 ns       ; c[5] ; number_of_input_max[1] ;
; N/A   ; None              ; 14.246 ns       ; b[6] ; number_of_input_max[1] ;
; N/A   ; None              ; 14.225 ns       ; d[5] ; number_of_input_max[1] ;
; N/A   ; None              ; 14.156 ns       ; b[2] ; number_of_input_max[1] ;
; N/A   ; None              ; 14.065 ns       ; a[5] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.844 ns       ; b[4] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.799 ns       ; b[1] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.675 ns       ; d[1] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.612 ns       ; c[0] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.598 ns       ; c[2] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.580 ns       ; d[0] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.535 ns       ; d[4] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.499 ns       ; c[1] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.430 ns       ; a[1] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.403 ns       ; a[0] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.396 ns       ; a[2] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.371 ns       ; a[3] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.357 ns       ; d[2] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.341 ns       ; a[4] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.287 ns       ; b[0] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.283 ns       ; c[4] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.194 ns       ; d[3] ; number_of_input_max[1] ;
; N/A   ; None              ; 13.097 ns       ; d[7] ; number_of_input_max[0] ;
; N/A   ; None              ; 13.033 ns       ; c[3] ; number_of_input_max[1] ;
; N/A   ; None              ; 12.895 ns       ; b[3] ; number_of_input_max[1] ;
; N/A   ; None              ; 12.795 ns       ; c[7] ; number_of_input_max[0] ;
; N/A   ; None              ; 12.608 ns       ; a[7] ; number_of_input_max[0] ;
; N/A   ; None              ; 12.548 ns       ; d[6] ; number_of_input_max[0] ;
; N/A   ; None              ; 12.539 ns       ; b[7] ; number_of_input_max[0] ;
; N/A   ; None              ; 12.534 ns       ; a[6] ; number_of_input_max[0] ;
; N/A   ; None              ; 12.531 ns       ; c[6] ; number_of_input_max[0] ;
; N/A   ; None              ; 12.463 ns       ; b[5] ; number_of_input_max[0] ;
; N/A   ; None              ; 12.441 ns       ; c[5] ; number_of_input_max[0] ;
; N/A   ; None              ; 12.432 ns       ; b[6] ; number_of_input_max[0] ;
; N/A   ; None              ; 12.411 ns       ; d[5] ; number_of_input_max[0] ;
; N/A   ; None              ; 12.342 ns       ; b[2] ; number_of_input_max[0] ;
; N/A   ; None              ; 12.251 ns       ; a[5] ; number_of_input_max[0] ;
; N/A   ; None              ; 12.030 ns       ; b[4] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.985 ns       ; b[1] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.861 ns       ; d[1] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.798 ns       ; c[0] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.784 ns       ; c[2] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.766 ns       ; d[0] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.721 ns       ; d[4] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.685 ns       ; c[1] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.616 ns       ; a[1] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.589 ns       ; a[0] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.582 ns       ; a[2] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.557 ns       ; a[3] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.543 ns       ; d[2] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.527 ns       ; a[4] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.473 ns       ; b[0] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.469 ns       ; c[4] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.380 ns       ; d[3] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.219 ns       ; c[3] ; number_of_input_max[0] ;
; N/A   ; None              ; 11.081 ns       ; b[3] ; number_of_input_max[0] ;
+-------+-------------------+-----------------+------+------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Apr 17 18:41:40 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CourseProject -c CourseProject --timing_analysis_only
Info: Longest tpd from source pin "d[7]" to destination pin "number_of_input_max[1]" is 14.911 ns
    Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 3; PIN Node = 'd[7]'
    Info: 2: + IC(4.586 ns) + CELL(0.272 ns) = 5.620 ns; Loc. = LCCOMB_X25_Y2_N0; Fanout = 3; COMB Node = 'lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|op_1~0'
    Info: 3: + IC(0.721 ns) + CELL(0.225 ns) = 6.566 ns; Loc. = LCCOMB_X23_Y1_N6; Fanout = 8; COMB Node = 'lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~2'
    Info: 4: + IC(0.805 ns) + CELL(0.378 ns) = 7.749 ns; Loc. = LCCOMB_X25_Y2_N6; Fanout = 2; COMB Node = 'lpm_mux6:inst6|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout~0'
    Info: 5: + IC(0.525 ns) + CELL(0.378 ns) = 8.652 ns; Loc. = LCCOMB_X21_Y2_N14; Fanout = 1; COMB Node = 'lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
    Info: 6: + IC(0.532 ns) + CELL(0.378 ns) = 9.562 ns; Loc. = LCCOMB_X25_Y2_N26; Fanout = 2; COMB Node = 'lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~4'
    Info: 7: + IC(3.407 ns) + CELL(1.942 ns) = 14.911 ns; Loc. = PIN_H16; Fanout = 0; PIN Node = 'number_of_input_max[1]'
    Info: Total cell delay = 4.335 ns ( 29.07 % )
    Info: Total interconnect delay = 10.576 ns ( 70.93 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Tue Apr 17 18:41:42 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


