Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Dec  5 23:55:32 2018
| Host         : eecs-digital-19 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4_fft_demo_timing_summary_routed.rpt -rpx nexys4_fft_demo_timing_summary_routed.rpx
| Design       : nexys4_fft_demo
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 18040 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.553    -2026.348                    580                36838       -0.610       -1.106                      2                36838        1.354        0.000                       0                 18308  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
CLK100MHZ                                                              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                   {0.000 4.808}        9.615           104.000         
  clk_out2_clk_wiz_0                                                   {0.000 7.692}        15.385          65.000          
  clk_out3_clk_wiz_0                                                   {0.000 2.404}        4.808           208.000         
  clkfbout_clk_wiz_0                                                   {0.000 25.000}       50.000          20.000          
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
sys_clk_pin                                                            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                                                 {0.000 4.808}        9.615           104.000         
  clk_out2_clk_wiz_0_1                                                 {0.000 7.692}        15.385          65.000          
  clk_out3_clk_wiz_0_1                                                 {0.000 2.404}        4.808           208.000         
  clkfbout_clk_wiz_0_1                                                 {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                       -12.062     -376.454                     32                21735        0.181        0.000                      0                21735        3.758        0.000                       0                  9601  
  clk_out2_clk_wiz_0                                                        11.017        0.000                      0                  148        0.203        0.000                      0                  148        6.922        0.000                       0                    94  
  clk_out3_clk_wiz_0                                                        -2.094     -311.213                    432                13324        0.165        0.000                      0                13324        1.354        0.000                       0                  8337  
  clkfbout_clk_wiz_0                                                                                                                                                                                                    48.408        0.000                       0                     3  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           24.847        0.000                      0                  531        0.081        0.000                      0                  531       13.950        0.000                       0                   270  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       59.223        0.000                      0                    1        0.274        0.000                      0                    1       29.500        0.000                       0                     2  
sys_clk_pin                                                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                     -12.060     -376.390                     32                21735        0.181        0.000                      0                21735        3.758        0.000                       0                  9601  
  clk_out2_clk_wiz_0_1                                                      11.018        0.000                      0                  148        0.203        0.000                      0                  148        6.922        0.000                       0                    94  
  clk_out3_clk_wiz_0_1                                                      -2.091     -310.263                    431                13324        0.165        0.000                      0                13324        1.354        0.000                       0                  8337  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                  48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1                                                 clk_out1_clk_wiz_0                                                       -12.062     -376.454                     32                21735        0.059        0.000                      0                21735  
clk_out1_clk_wiz_0                                                   clk_out2_clk_wiz_0                                                        -1.411      -25.165                     27                   27        0.073        0.000                      0                   27  
clk_out1_clk_wiz_0_1                                                 clk_out2_clk_wiz_0                                                        -1.411      -25.165                     27                   27        0.073        0.000                      0                   27  
clk_out2_clk_wiz_0_1                                                 clk_out2_clk_wiz_0                                                        11.017        0.000                      0                  148        0.074        0.000                      0                  148  
clk_out1_clk_wiz_0                                                   clk_out3_clk_wiz_0                                                       -15.553    -1313.516                     89                  888       -0.610       -1.106                      2                  888  
clk_out1_clk_wiz_0_1                                                 clk_out3_clk_wiz_0                                                       -15.551    -1313.336                     89                  888       -0.608       -1.102                      2                  888  
clk_out3_clk_wiz_0_1                                                 clk_out3_clk_wiz_0                                                        -2.094     -311.213                    432                13324        0.053        0.000                      0                13324  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         57.571        0.000                      0                   18        0.275        0.000                      0                   18  
clk_out1_clk_wiz_0                                                   clk_out1_clk_wiz_0_1                                                     -12.062     -376.454                     32                21735        0.059        0.000                      0                21735  
clk_out1_clk_wiz_0                                                   clk_out2_clk_wiz_0_1                                                      -1.409      -25.114                     27                   27        0.075        0.000                      0                   27  
clk_out2_clk_wiz_0                                                   clk_out2_clk_wiz_0_1                                                      11.017        0.000                      0                  148        0.074        0.000                      0                  148  
clk_out1_clk_wiz_0_1                                                 clk_out2_clk_wiz_0_1                                                      -1.409      -25.114                     27                   27        0.075        0.000                      0                   27  
clk_out1_clk_wiz_0                                                   clk_out3_clk_wiz_0_1                                                     -15.553    -1313.516                     89                  888       -0.610       -1.106                      2                  888  
clk_out3_clk_wiz_0                                                   clk_out3_clk_wiz_0_1                                                      -2.094     -311.213                    432                13324        0.053        0.000                      0                13324  
clk_out1_clk_wiz_0_1                                                 clk_out3_clk_wiz_0_1                                                     -15.551    -1313.336                     89                  888       -0.608       -1.102                      2                  888  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  clk_out3_clk_wiz_0                                                 clk_out3_clk_wiz_0                                                       2.324        0.000                      0                   91        0.303        0.000                      0                   91  
**async_default**                                                  clk_out3_clk_wiz_0_1                                               clk_out3_clk_wiz_0                                                       2.324        0.000                      0                   91        0.192        0.000                      0                   91  
**async_default**                                                  clk_out3_clk_wiz_0                                                 clk_out3_clk_wiz_0_1                                                     2.324        0.000                      0                   91        0.192        0.000                      0                   91  
**async_default**                                                  clk_out3_clk_wiz_0_1                                               clk_out3_clk_wiz_0_1                                                     2.326        0.000                      0                   91        0.303        0.000                      0                   91  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       25.322        0.000                      0                  102        0.400        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack      -12.062ns,  Total Violation     -376.454ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.062ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.640ns  (logic 19.733ns (91.187%)  route 1.907ns (8.813%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    20.618 r  n/d/d/accum0_inferred__0_carry__5/O[1]
                         net (fo=1, routed)           0.435    21.053    n/d/d/accum0[25]
    SLICE_X56Y151        LUT6 (Prop_lut6_I4_O)        0.225    21.278 r  n/d/d/accum[25]_i_1/O
                         net (fo=1, routed)           0.000    21.278    n/d/d_n_69
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[25]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.121     9.146    
    SLICE_X56Y151        FDRE (Setup_fdre_C_D)        0.070     9.216    n/d/accum_reg[25]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                         -21.278    
  -------------------------------------------------------------------
                         slack                                -12.062    

Slack (VIOLATED) :        -12.056ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.596ns  (logic 19.822ns (91.787%)  route 1.774ns (8.213%))
  Logic Levels:           22  (CARRY4=8 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.477 r  n/d/d/accum0_inferred__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.477    n/d/d/accum0_inferred__0_carry__5_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    20.707 r  n/d/d/accum0_inferred__0_carry__6/O[1]
                         net (fo=1, routed)           0.301    21.009    n/d/d/accum0[29]
    SLICE_X57Y152        LUT6 (Prop_lut6_I4_O)        0.225    21.234 r  n/d/d/accum[29]_i_1/O
                         net (fo=1, routed)           0.000    21.234    n/d/d_n_73
    SLICE_X57Y152        FDRE                                         r  n/d/accum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X57Y152        FDRE                                         r  n/d/accum_reg[29]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.121     9.146    
    SLICE_X57Y152        FDRE (Setup_fdre_C_D)        0.032     9.178    n/d/accum_reg[29]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                         -21.234    
  -------------------------------------------------------------------
                         slack                                -12.056    

Slack (VIOLATED) :        -12.042ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.618ns  (logic 19.835ns (91.750%)  route 1.783ns (8.250%))
  Logic Levels:           22  (CARRY4=8 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.644ns = ( 8.972 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.477 r  n/d/d/accum0_inferred__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.477    n/d/d/accum0_inferred__0_carry__5_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    20.711 r  n/d/d/accum0_inferred__0_carry__6/O[3]
                         net (fo=1, routed)           0.311    21.022    n/d/d/accum0[31]
    SLICE_X54Y151        LUT6 (Prop_lut6_I4_O)        0.234    21.256 r  n/d/d/accum[31]_i_1/O
                         net (fo=1, routed)           0.000    21.256    n/d/d_n_75
    SLICE_X54Y151        FDRE                                         r  n/d/accum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.260     8.972    n/d/clk
    SLICE_X54Y151        FDRE                                         r  n/d/accum_reg[31]/C
                         clock pessimism              0.292     9.264    
                         clock uncertainty           -0.121     9.143    
    SLICE_X54Y151        FDRE (Setup_fdre_C_D)        0.072     9.215    n/d/accum_reg[31]
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                         -21.256    
  -------------------------------------------------------------------
                         slack                                -12.042    

Slack (VIOLATED) :        -12.008ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.453ns  (logic 19.483ns (90.815%)  route 1.970ns (9.185%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.829 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    20.368 r  n/d/d/accum0_inferred__0_carry__3/O[0]
                         net (fo=1, routed)           0.499    20.867    n/d/d/accum0[16]
    SLICE_X53Y148        LUT6 (Prop_lut6_I4_O)        0.224    21.091 r  n/d/d/accum[16]_i_1/O
                         net (fo=1, routed)           0.000    21.091    n/d/d_n_60
    SLICE_X53Y148        FDRE                                         r  n/d/accum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.117     8.829    n/d/clk
    SLICE_X53Y148        FDRE                                         r  n/d/accum_reg[16]/C
                         clock pessimism              0.346     9.174    
                         clock uncertainty           -0.121     9.053    
    SLICE_X53Y148        FDRE (Setup_fdre_C_D)        0.030     9.083    n/d/accum_reg[16]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                         -21.091    
  -------------------------------------------------------------------
                         slack                                -12.008    

Slack (VIOLATED) :        -11.993ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.479ns  (logic 19.644ns (91.458%)  route 1.835ns (8.542%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.829 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    20.528 r  n/d/d/accum0_inferred__0_carry__4/O[1]
                         net (fo=1, routed)           0.363    20.891    n/d/d/accum0[21]
    SLICE_X54Y149        LUT6 (Prop_lut6_I4_O)        0.225    21.116 r  n/d/d/accum[21]_i_1/O
                         net (fo=1, routed)           0.000    21.116    n/d/d_n_65
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.117     8.829    n/d/clk
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[21]/C
                         clock pessimism              0.346     9.174    
                         clock uncertainty           -0.121     9.053    
    SLICE_X54Y149        FDRE (Setup_fdre_C_D)        0.070     9.123    n/d/accum_reg[21]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -21.116    
  -------------------------------------------------------------------
                         slack                                -11.993    

Slack (VIOLATED) :        -11.984ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.469ns  (logic 19.600ns (91.294%)  route 1.869ns (8.706%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.829 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    20.479 r  n/d/d/accum0_inferred__0_carry__4/O[2]
                         net (fo=1, routed)           0.398    20.877    n/d/d/accum0[22]
    SLICE_X54Y149        LUT6 (Prop_lut6_I4_O)        0.230    21.107 r  n/d/d/accum[22]_i_1/O
                         net (fo=1, routed)           0.000    21.107    n/d/d_n_66
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.117     8.829    n/d/clk
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[22]/C
                         clock pessimism              0.346     9.174    
                         clock uncertainty           -0.121     9.053    
    SLICE_X54Y149        FDRE (Setup_fdre_C_D)        0.070     9.123    n/d/accum_reg[22]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -21.107    
  -------------------------------------------------------------------
                         slack                                -11.984    

Slack (VIOLATED) :        -11.967ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.547ns  (logic 19.750ns (91.660%)  route 1.797ns (8.340%))
  Logic Levels:           22  (CARRY4=8 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.477 r  n/d/d/accum0_inferred__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.477    n/d/d/accum0_inferred__0_carry__5_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    20.636 r  n/d/d/accum0_inferred__0_carry__6/O[0]
                         net (fo=1, routed)           0.325    20.961    n/d/d/accum0[28]
    SLICE_X56Y151        LUT6 (Prop_lut6_I4_O)        0.224    21.185 r  n/d/d/accum[28]_i_1/O
                         net (fo=1, routed)           0.000    21.185    n/d/d_n_72
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[28]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.121     9.146    
    SLICE_X56Y151        FDRE (Setup_fdre_C_D)        0.072     9.218    n/d/accum_reg[28]
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                         -21.185    
  -------------------------------------------------------------------
                         slack                                -11.967    

Slack (VIOLATED) :        -11.953ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.440ns  (logic 19.657ns (91.685%)  route 1.783ns (8.315%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.829 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    20.532 r  n/d/d/accum0_inferred__0_carry__4/O[3]
                         net (fo=1, routed)           0.311    20.844    n/d/d/accum0[23]
    SLICE_X54Y149        LUT6 (Prop_lut6_I4_O)        0.234    21.078 r  n/d/d/accum[23]_i_1/O
                         net (fo=1, routed)           0.000    21.078    n/d/d_n_67
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.117     8.829    n/d/clk
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[23]/C
                         clock pessimism              0.346     9.174    
                         clock uncertainty           -0.121     9.053    
    SLICE_X54Y149        FDRE (Setup_fdre_C_D)        0.072     9.125    n/d/accum_reg[23]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                         -21.078    
  -------------------------------------------------------------------
                         slack                                -11.953    

Slack (VIOLATED) :        -11.950ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.528ns  (logic 19.746ns (91.722%)  route 1.782ns (8.278%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    20.622 r  n/d/d/accum0_inferred__0_carry__5/O[3]
                         net (fo=1, routed)           0.310    20.932    n/d/d/accum0[27]
    SLICE_X56Y150        LUT6 (Prop_lut6_I4_O)        0.234    21.166 r  n/d/d/accum[27]_i_1/O
                         net (fo=1, routed)           0.000    21.166    n/d/d_n_71
    SLICE_X56Y150        FDRE                                         r  n/d/accum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X56Y150        FDRE                                         r  n/d/accum_reg[27]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.121     9.146    
    SLICE_X56Y150        FDRE (Setup_fdre_C_D)        0.070     9.216    n/d/accum_reg[27]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                         -21.166    
  -------------------------------------------------------------------
                         slack                                -11.950    

Slack (VIOLATED) :        -11.909ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.487ns  (logic 19.689ns (91.632%)  route 1.798ns (8.368%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    20.569 r  n/d/d/accum0_inferred__0_carry__5/O[2]
                         net (fo=1, routed)           0.326    20.895    n/d/d/accum0[26]
    SLICE_X56Y151        LUT6 (Prop_lut6_I4_O)        0.230    21.125 r  n/d/d/accum[26]_i_1/O
                         net (fo=1, routed)           0.000    21.125    n/d/d_n_70
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[26]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.121     9.146    
    SLICE_X56Y151        FDRE (Setup_fdre_C_D)        0.070     9.216    n/d/accum_reg[26]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                         -21.125    
  -------------------------------------------------------------------
                         slack                                -11.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.790%)  route 0.364ns (66.210%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X71Y102        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=1, routed)           0.364    -0.096    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/MD[9]
    SLICE_X71Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.051 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41/O
                         net (fo=1, routed)           0.000    -0.051    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41_n_0
    SLICE_X71Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X71Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                         clock pessimism              0.509    -0.323    
    SLICE_X71Y99         FDRE (Hold_fdre_C_D)         0.092    -0.231    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.207ns (37.584%)  route 0.344ns (62.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/aclk
    SLICE_X50Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/Q
                         net (fo=1, routed)           0.344    -0.091    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/Q[17]
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.043    -0.048 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[8].mlut1/O
                         net (fo=1, routed)           0.000    -0.048    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/O
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107    -0.228    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.208ns (37.561%)  route 0.346ns (62.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y94         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=1, routed)           0.346    -0.090    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][15]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.044    -0.046 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[7].mlut1/O
                         net (fo=1, routed)           0.000    -0.046    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[15]
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107    -0.228    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.766%)  route 0.330ns (61.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y95         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=1, routed)           0.330    -0.105    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][16]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.045    -0.060 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[8].mlut0/O
                         net (fo=1, routed)           0.000    -0.060    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[16]
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.092    -0.243    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.317ns (57.141%)  route 0.238ns (42.859%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X50Y92         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[8]/Q
                         net (fo=2, routed)           0.238    -0.215    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X53Y92         LUT3 (Prop_lut3_I0_O)        0.099    -0.116 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.046 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.046    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X53Y92         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.833    -0.840    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y92         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.105    -0.231    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.368%)  route 0.374ns (72.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X55Y88         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/Q
                         net (fo=1, routed)           0.374    -0.087    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/Q[7]
    SLICE_X49Y88         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.835    -0.838    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X49Y88         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/C
                         clock pessimism              0.504    -0.334    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.059    -0.275    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.148ns (23.913%)  route 0.471ns (76.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.569    -0.595    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/aclk
    SLICE_X62Y97         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/Q
                         net (fo=1, routed)           0.471     0.024    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/addrb[4]
    RAMB18_X1Y43         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.867    -0.805    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X1Y43         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
                         clock pessimism              0.509    -0.296    
    RAMB18_X1Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.166    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 n/fifo_last_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/focus_chroma_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.227ns (41.194%)  route 0.324ns (58.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    n/clk
    SLICE_X52Y139        FDRE                                         r  n/fifo_last_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y139        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  n/fifo_last_reg[183]/Q
                         net (fo=2, routed)           0.324    -0.156    n/d/fifo_last_reg[191][183]
    SLICE_X48Y141        LUT3 (Prop_lut3_I2_O)        0.099    -0.057 r  n/d/focus_chroma[183]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    n/d/focus_chroma[183]_i_1_n_0
    SLICE_X48Y141        FDRE                                         r  n/d/focus_chroma_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.830    -0.843    n/d/clk
    SLICE_X48Y141        FDRE                                         r  n/d/focus_chroma_reg[183]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X48Y141        FDRE (Hold_fdre_C_D)         0.092    -0.247    n/d/focus_chroma_reg[183]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 n/d/dot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/new_novelty_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.251ns (44.494%)  route 0.313ns (55.506%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.559    -0.605    n/d/clk
    SLICE_X52Y148        FDRE                                         r  n/d/dot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  n/d/dot_reg[8]/Q
                         net (fo=2, routed)           0.313    -0.151    n/d/dot[8]
    SLICE_X49Y147        LUT5 (Prop_lut5_I3_O)        0.045    -0.106 r  n/d/new_novelty[11]_i_4/O
                         net (fo=1, routed)           0.000    -0.106    n/d/new_novelty[11]_i_4_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.041 r  n/d/new_novelty_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.041    n/new_novelty[9]
    SLICE_X49Y147        FDRE                                         r  n/new_novelty_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.832    -0.841    n/clk
    SLICE_X49Y147        FDRE                                         r  n/new_novelty_reg[9]/C
                         clock pessimism              0.504    -0.337    
    SLICE_X49Y147        FDRE (Hold_fdre_C_D)         0.105    -0.232    n/new_novelty_reg[9]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/addr_base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.227ns (40.432%)  route 0.334ns (59.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/aclk
    SLICE_X71Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/addr_base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/addr_base_reg[4]/Q
                         net (fo=2, routed)           0.334    -0.139    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/addr_base_reg[9][4]
    SLICE_X71Y99         LUT5 (Prop_lut5_I0_O)        0.099    -0.040 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].mux41/O
                         net (fo=1, routed)           0.000    -0.040    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].mux41_n_0
    SLICE_X71Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X71Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/C
                         clock pessimism              0.509    -0.323    
    SLICE_X71Y99         FDRE (Hold_fdre_C_D)         0.092    -0.231    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.808 }
Period(ns):         9.615
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         9.615       5.615      XADC_X0Y0        xadc_demo/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y42     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X1Y40     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/half_sincos_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X1Y38     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.615       7.381      RAMB18_X1Y38     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y44     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y44     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X1Y43     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.615       203.745    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y84     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y84     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y84     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y84     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y86     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y86     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y86     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y86     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X54Y85     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X54Y85     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y86     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y86     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y86     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y86     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X54Y82     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X54Y82     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X54Y82     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X54Y82     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y85     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y85     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.587ns (13.730%)  route 3.688ns (86.270%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 14.596 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[7]/Q
                         net (fo=42, routed)          2.718     2.704    xvga1/hcount[7]
    SLICE_X52Y133        LUT6 (Prop_lut6_I2_O)        0.097     2.801 r  xvga1/hheight[9]_i_4/O
                         net (fo=1, routed)           0.971     3.771    xvga1/hheight[9]_i_4_n_0
    SLICE_X58Y133        LUT5 (Prop_lut5_I2_O)        0.097     3.868 r  xvga1/hheight[9]_i_2/O
                         net (fo=1, routed)           0.000     3.868    chroma_histogram/D[9]
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.115    14.596    chroma_histogram/clk_out2
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[9]/C
                         clock pessimism              0.346    14.942    
                         clock uncertainty           -0.129    14.813    
    SLICE_X58Y133        FDRE (Setup_fdre_C_D)        0.072    14.885    chroma_histogram/hheight_reg[9]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.017    

Slack (MET) :             11.110ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.722ns (18.915%)  route 3.095ns (81.085%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 14.699 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.275    -0.342    xvga1/clk_out2
    SLICE_X73Y121        FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.313    -0.029 f  xvga1/hcount_reg[1]/Q
                         net (fo=8, routed)           0.739     0.710    xvga1/hcount[1]
    SLICE_X73Y120        LUT4 (Prop_lut4_I0_O)        0.215     0.925 f  xvga1/hblank_i_5/O
                         net (fo=9, routed)           0.945     1.870    xvga1/hblank_i_5_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I5_O)        0.097     1.967 f  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.558     2.525    xvga1/hreset
    SLICE_X66Y130        LUT6 (Prop_lut6_I5_O)        0.097     2.622 f  xvga1/blank_i_1/O
                         net (fo=2, routed)           0.853     3.475    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    14.699    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.363    15.061    
                         clock uncertainty           -0.129    14.933    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.585    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -3.475    
  -------------------------------------------------------------------
                         slack                                 11.110    

Slack (MET) :             11.262ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.587ns (14.740%)  route 3.395ns (85.260%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 14.590 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.763     2.749    xvga1/hcount[6]
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.097     2.846 r  xvga1/hheight[2]_i_3/O
                         net (fo=1, routed)           0.632     3.478    xvga1/hheight[2]_i_3_n_0
    SLICE_X59Y128        LUT5 (Prop_lut5_I2_O)        0.097     3.575 r  xvga1/hheight[2]_i_1/O
                         net (fo=1, routed)           0.000     3.575    chroma_histogram/D[2]
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.109    14.590    chroma_histogram/clk_out2
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[2]/C
                         clock pessimism              0.346    14.936    
                         clock uncertainty           -0.129    14.807    
    SLICE_X59Y128        FDRE (Setup_fdre_C_D)        0.030    14.837    chroma_histogram/hheight_reg[2]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 11.262    

Slack (MET) :             11.331ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.587ns (14.975%)  route 3.333ns (85.025%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 14.595 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[7]/Q
                         net (fo=42, routed)          2.716     2.702    xvga1/hcount[7]
    SLICE_X49Y132        LUT6 (Prop_lut6_I2_O)        0.097     2.799 r  xvga1/hheight[6]_i_4/O
                         net (fo=1, routed)           0.616     3.416    xvga1/hheight[6]_i_4_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I4_O)        0.097     3.513 r  xvga1/hheight[6]_i_1/O
                         net (fo=1, routed)           0.000     3.513    chroma_histogram/D[6]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.114    14.595    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[6]/C
                         clock pessimism              0.346    14.941    
                         clock uncertainty           -0.129    14.812    
    SLICE_X59Y132        FDRE (Setup_fdre_C_D)        0.032    14.844    chroma_histogram/hheight_reg[6]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                 11.331    

Slack (MET) :             11.470ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.587ns (15.523%)  route 3.195ns (84.477%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 14.595 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.476     2.462    xvga1/hcount[6]
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.097     2.559 r  xvga1/hheight[4]_i_3/O
                         net (fo=1, routed)           0.718     3.277    xvga1/hheight[4]_i_3_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I2_O)        0.097     3.374 r  xvga1/hheight[4]_i_1/O
                         net (fo=1, routed)           0.000     3.374    chroma_histogram/D[4]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.114    14.595    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[4]/C
                         clock pessimism              0.346    14.941    
                         clock uncertainty           -0.129    14.812    
    SLICE_X59Y132        FDRE (Setup_fdre_C_D)        0.033    14.845    chroma_histogram/hheight_reg[4]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                 11.470    

Slack (MET) :             11.499ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.587ns (15.644%)  route 3.165ns (84.356%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 14.595 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.478     2.464    xvga1/hcount[6]
    SLICE_X59Y133        LUT6 (Prop_lut6_I4_O)        0.097     2.561 r  xvga1/hheight[7]_i_2/O
                         net (fo=1, routed)           0.687     3.248    xvga1/hheight[7]_i_2_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I0_O)        0.097     3.345 r  xvga1/hheight[7]_i_1/O
                         net (fo=1, routed)           0.000     3.345    chroma_histogram/D[7]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.114    14.595    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[7]/C
                         clock pessimism              0.346    14.941    
                         clock uncertainty           -0.129    14.812    
    SLICE_X59Y132        FDRE (Setup_fdre_C_D)        0.032    14.844    chroma_histogram/hheight_reg[7]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 11.499    

Slack (MET) :             11.561ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.587ns (15.916%)  route 3.101ns (84.084%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 14.592 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.340     2.325    xvga1/hcount[6]
    SLICE_X47Y128        LUT6 (Prop_lut6_I4_O)        0.097     2.422 r  xvga1/hheight[0]_i_4/O
                         net (fo=1, routed)           0.762     3.184    xvga1/hheight[0]_i_4_n_0
    SLICE_X61Y129        LUT5 (Prop_lut5_I4_O)        0.097     3.281 r  xvga1/hheight[0]_i_1/O
                         net (fo=1, routed)           0.000     3.281    chroma_histogram/D[0]
    SLICE_X61Y129        FDRE                                         r  chroma_histogram/hheight_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.111    14.592    chroma_histogram/clk_out2
    SLICE_X61Y129        FDRE                                         r  chroma_histogram/hheight_reg[0]/C
                         clock pessimism              0.346    14.938    
                         clock uncertainty           -0.129    14.809    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.033    14.842    chroma_histogram/hheight_reg[0]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                 11.561    

Slack (MET) :             11.609ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.587ns (15.948%)  route 3.094ns (84.052%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 14.596 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[7]/Q
                         net (fo=42, routed)          2.425     2.411    xvga1/hcount[7]
    SLICE_X53Y131        LUT6 (Prop_lut6_I2_O)        0.097     2.508 r  xvga1/hheight[8]_i_4/O
                         net (fo=1, routed)           0.668     3.177    xvga1/hheight[8]_i_4_n_0
    SLICE_X58Y133        LUT5 (Prop_lut5_I4_O)        0.097     3.274 r  xvga1/hheight[8]_i_1/O
                         net (fo=1, routed)           0.000     3.274    chroma_histogram/D[8]
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.115    14.596    chroma_histogram/clk_out2
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[8]/C
                         clock pessimism              0.346    14.942    
                         clock uncertainty           -0.129    14.813    
    SLICE_X58Y133        FDRE (Setup_fdre_C_D)        0.070    14.883    chroma_histogram/hheight_reg[8]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                 11.609    

Slack (MET) :             11.769ns  (required time - arrival time)
  Source:                 display/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.632ns (18.193%)  route 2.842ns (81.807%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 14.607 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.230    -0.387    display/clk_out2
    SLICE_X36Y141        FDRE                                         r  display/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y141        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  display/counter_reg[11]/Q
                         net (fo=47, routed)          1.800     1.754    display/counter_reg[11]
    SLICE_X45Y149        LUT6 (Prop_lut6_I4_O)        0.097     1.851 r  display/seg[0]_i_8/O
                         net (fo=1, routed)           0.347     2.198    display/seg[0]_i_8_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.097     2.295 r  display/seg[0]_i_5/O
                         net (fo=1, routed)           0.695     2.990    display/seg[0]_i_5_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I3_O)        0.097     3.087 r  display/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.087    display/seg[0]
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.126    14.607    display/clk_out2
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/C
                         clock pessimism              0.346    14.953    
                         clock uncertainty           -0.129    14.824    
    SLICE_X44Y149        FDRE (Setup_fdre_C_D)        0.032    14.856    display/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                 11.769    

Slack (MET) :             11.822ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.625ns (20.167%)  route 2.474ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 14.659 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.275    -0.342    xvga1/clk_out2
    SLICE_X73Y121        FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.313    -0.029 r  xvga1/hcount_reg[1]/Q
                         net (fo=8, routed)           0.739     0.710    xvga1/hcount[1]
    SLICE_X73Y120        LUT4 (Prop_lut4_I0_O)        0.215     0.925 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           0.945     1.870    xvga1/hblank_i_5_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I5_O)        0.097     1.967 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.790     2.757    xvga1/hreset
    SLICE_X73Y120        FDRE                                         r  xvga1/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.178    14.659    xvga1/clk_out2
    SLICE_X73Y120        FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.363    15.022    
                         clock uncertainty           -0.129    14.893    
    SLICE_X73Y120        FDRE (Setup_fdre_C_R)       -0.314    14.579    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                 11.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 chroma_histogram/blank1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.227ns (77.232%)  route 0.067ns (22.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.556    -0.608    chroma_histogram/clk_out2
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/blank1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y132        FDRE (Prop_fdre_C_Q)         0.128    -0.480 f  chroma_histogram/blank1_reg/Q
                         net (fo=2, routed)           0.067    -0.413    chroma_histogram/blank1
    SLICE_X64Y132        LUT2 (Prop_lut2_I1_O)        0.099    -0.314 r  chroma_histogram/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    chroma_histogram/pixel[0]_i_1_n_0
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.826    -0.847    chroma_histogram/clk_out2
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/pixel_reg[0]/C
                         clock pessimism              0.239    -0.608    
    SLICE_X64Y132        FDRE (Hold_fdre_C_D)         0.091    -0.517    chroma_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.406%)  route 0.089ns (26.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.553    -0.611    xvga1/clk_out2
    SLICE_X66Y129        FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y129        FDRE (Prop_fdre_C_Q)         0.148    -0.463 r  xvga1/vcount_reg[4]/Q
                         net (fo=5, routed)           0.089    -0.374    xvga1/vcount[4]
    SLICE_X66Y129        LUT6 (Prop_lut6_I2_O)        0.098    -0.276 r  xvga1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    xvga1/vcount[5]_i_1_n_0
    SLICE_X66Y129        FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.823    -0.850    xvga1/clk_out2
    SLICE_X66Y129        FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.239    -0.611    
    SLICE_X66Y129        FDRE (Hold_fdre_C_D)         0.121    -0.490    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.990%)  route 0.140ns (43.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.553    -0.611    xvga1/clk_out2
    SLICE_X65Y129        FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.470 f  xvga1/vcount_reg[3]/Q
                         net (fo=7, routed)           0.140    -0.330    xvga1/vcount[3]
    SLICE_X65Y130        LUT1 (Prop_lut1_I0_O)        0.045    -0.285 r  xvga1/vheight[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    chroma_histogram/vcount_reg[8][3]
    SLICE_X65Y130        FDRE                                         r  chroma_histogram/vheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.824    -0.849    chroma_histogram/clk_out2
    SLICE_X65Y130        FDRE                                         r  chroma_histogram/vheight_reg[3]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X65Y130        FDRE (Hold_fdre_C_D)         0.092    -0.504    chroma_histogram/vheight_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 xvga1/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/blank1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.522%)  route 0.176ns (55.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.554    -0.610    xvga1/clk_out2
    SLICE_X65Y130        FDRE                                         r  xvga1/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  xvga1/blank_reg/Q
                         net (fo=1, routed)           0.176    -0.293    chroma_histogram/blank
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/blank1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.826    -0.847    chroma_histogram/clk_out2
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/blank1_reg/C
                         clock pessimism              0.253    -0.594    
    SLICE_X64Y132        FDRE (Hold_fdre_C_D)         0.075    -0.519    chroma_histogram/blank1_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_delay_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.454%)  route 0.188ns (59.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.554    -0.610    xvga1/clk_out2
    SLICE_X65Y130        FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.188    -0.294    vsync
    SLICE_X62Y131        SRL16E                                       r  vsync_delay_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.823    -0.849    clk_65mhz
    SLICE_X62Y131        SRL16E                                       r  vsync_delay_reg[1]_srl2/CLK
                         clock pessimism              0.275    -0.574    
    SLICE_X62Y131        SRL16E (Hold_srl16e_CLK_D)
                                                      0.048    -0.526    vsync_delay_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.707%)  route 0.174ns (48.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.555    -0.609    xvga1/clk_out2
    SLICE_X65Y131        FDRE                                         r  xvga1/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  xvga1/vcount_reg[6]/Q
                         net (fo=7, routed)           0.174    -0.294    xvga1/vcount[6]
    SLICE_X63Y131        LUT1 (Prop_lut1_I0_O)        0.045    -0.249 r  xvga1/vheight[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    chroma_histogram/vcount_reg[8][6]
    SLICE_X63Y131        FDRE                                         r  chroma_histogram/vheight_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.823    -0.849    chroma_histogram/clk_out2
    SLICE_X63Y131        FDRE                                         r  chroma_histogram/vheight_reg[6]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X63Y131        FDRE (Hold_fdre_C_D)         0.091    -0.483    chroma_histogram/vheight_reg[6]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.226ns (62.605%)  route 0.135ns (37.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.555    -0.609    xvga1/clk_out2
    SLICE_X65Y131        FDRE                                         r  xvga1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.128    -0.481 f  xvga1/vcount_reg[7]/Q
                         net (fo=6, routed)           0.135    -0.346    xvga1/vcount[7]
    SLICE_X63Y131        LUT1 (Prop_lut1_I0_O)        0.098    -0.248 r  xvga1/vheight[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    chroma_histogram/vcount_reg[8][7]
    SLICE_X63Y131        FDRE                                         r  chroma_histogram/vheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.823    -0.849    chroma_histogram/clk_out2
    SLICE_X63Y131        FDRE                                         r  chroma_histogram/vheight_reg[7]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X63Y131        FDRE (Hold_fdre_C_D)         0.092    -0.482    chroma_histogram/vheight_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.365%)  route 0.172ns (47.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.579    -0.585    xvga1/clk_out2
    SLICE_X73Y121        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.172    -0.272    xvga1/hcount[0]
    SLICE_X73Y120        LUT5 (Prop_lut5_I2_O)        0.048    -0.224 r  xvga1/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    xvga1/p_0_in[4]
    SLICE_X73Y120        FDRE                                         r  xvga1/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.850    -0.823    xvga1/clk_out2
    SLICE_X73Y120        FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X73Y120        FDRE (Hold_fdre_C_D)         0.105    -0.465    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.867%)  route 0.159ns (43.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.550    -0.614    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  xvga1/hcount_reg[8]/Q
                         net (fo=21, routed)          0.159    -0.292    xvga1/hcount[8]
    SLICE_X66Y126        LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  xvga1/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    xvga1/p_0_in[8]
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.819    -0.854    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[8]/C
                         clock pessimism              0.240    -0.614    
    SLICE_X66Y126        FDRE (Hold_fdre_C_D)         0.121    -0.493    xvga1/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.246ns (62.339%)  route 0.149ns (37.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.553    -0.611    xvga1/clk_out2
    SLICE_X66Y129        FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y129        FDRE (Prop_fdre_C_Q)         0.148    -0.463 f  xvga1/vcount_reg[4]/Q
                         net (fo=5, routed)           0.149    -0.315    xvga1/vcount[4]
    SLICE_X66Y131        LUT1 (Prop_lut1_I0_O)        0.098    -0.217 r  xvga1/vheight[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    chroma_histogram/vcount_reg[8][4]
    SLICE_X66Y131        FDRE                                         r  chroma_histogram/vheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.825    -0.848    chroma_histogram/clk_out2
    SLICE_X66Y131        FDRE                                         r  chroma_histogram/vheight_reg[4]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X66Y131        FDRE (Hold_fdre_C_D)         0.120    -0.475    chroma_histogram/vheight_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB18_X2Y46     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y18   clockgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X64Y132    chroma_histogram/blank1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X61Y129    chroma_histogram/hheight_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X61Y128    chroma_histogram/hheight_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X59Y128    chroma_histogram/hheight_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X58Y131    chroma_histogram/hheight_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X59Y132    chroma_histogram/hheight_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X59Y128    chroma_histogram/hheight_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X62Y129    hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X62Y129    hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X62Y131    vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X62Y131    vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y139    display/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y141    display/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y141    display/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y139    display/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y139    display/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y139    display/counter_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X62Y129    hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X62Y129    hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X62Y131    vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X62Y131    vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y132    chroma_histogram/blank1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y132    chroma_histogram/blank1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y129    chroma_histogram/hheight_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y129    chroma_histogram/hheight_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y128    chroma_histogram/hheight_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y128    chroma_histogram/hheight_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :          432  Failing Endpoints,  Worst Slack       -2.094ns,  Total Violation     -311.213ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.094ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.632ns (9.334%)  route 6.139ns (90.666%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 r  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          1.126     5.943    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X32Y162        LUT6 (Prop_lut6_I0_O)        0.097     6.040 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_3__19/O
                         net (fo=2, routed)           0.403     6.443    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_3__19_n_0
    SLICE_X32Y162        LUT6 (Prop_lut6_I5_O)        0.097     6.540 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[0]_i_1__19/O
                         net (fo=1, routed)           0.000     6.540    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/next_state[0]
    SLICE_X32Y162        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X32Y162        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X32Y162        FDRE (Setup_fdre_C_D)        0.030     4.447    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.447    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                 -2.094    

Slack (VIOLATED) :        -2.010ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.632ns (9.448%)  route 6.057ns (90.552%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 f  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 f  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          1.126     5.943    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X32Y162        LUT6 (Prop_lut6_I0_O)        0.097     6.040 f  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_3__19/O
                         net (fo=2, routed)           0.322     6.362    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_3__19_n_0
    SLICE_X32Y162        LUT6 (Prop_lut6_I2_O)        0.097     6.459 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_1__19/O
                         net (fo=1, routed)           0.000     6.459    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/next_state[3]
    SLICE_X32Y162        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X32Y162        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X32Y162        FDRE (Setup_fdre_C_D)        0.032     4.449    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.449    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                 -2.010    

Slack (VIOLATED) :        -1.969ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 0.632ns (9.508%)  route 6.015ns (90.492%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 r  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.981     5.798    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X33Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.895 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_3__20/O
                         net (fo=2, routed)           0.424     6.319    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_3__20_n_0
    SLICE_X33Y161        LUT6 (Prop_lut6_I5_O)        0.097     6.416 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[0]_i_1__20/O
                         net (fo=1, routed)           0.000     6.416    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/next_state[0]
    SLICE_X33Y161        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X33Y161        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X33Y161        FDRE (Setup_fdre_C_D)        0.030     4.447    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.447    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                 -1.969    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.632ns (9.511%)  route 6.013ns (90.489%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 4.174 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 r  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.969     5.786    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X44Y155        LUT6 (Prop_lut6_I0_O)        0.097     5.883 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_3__18/O
                         net (fo=2, routed)           0.434     6.317    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_3__18_n_0
    SLICE_X44Y155        LUT6 (Prop_lut6_I5_O)        0.097     6.414 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[0]_i_1__18/O
                         net (fo=1, routed)           0.000     6.414    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/next_state[0]
    SLICE_X44Y155        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.270     4.174    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_o
    SLICE_X44Y155        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.353     4.527    
                         clock uncertainty           -0.111     4.416    
    SLICE_X44Y155        FDRE (Setup_fdre_C_D)        0.030     4.446    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.446    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.817ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 0.773ns (11.915%)  route 5.715ns (88.085%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 4.168 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.675     4.785    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/s_daddr_o[2]
    SLICE_X53Y170        MUXF7 (Prop_muxf7_S_O)       0.203     4.988 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/slaveRegDo_mux_5_reg[0]_i_3/O
                         net (fo=1, routed)           1.040     6.028    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[2]_44
    SLICE_X39Y167        LUT6 (Prop_lut6_I1_O)        0.229     6.257 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/slaveRegDo_mux_5[0]_i_1/O
                         net (fo=1, routed)           0.000     6.257    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg_n_15
    SLICE_X39Y167        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.264     4.168    probey/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X39Y167        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/C
                         clock pessimism              0.353     4.521    
                         clock uncertainty           -0.111     4.410    
    SLICE_X39Y167        FDRE (Setup_fdre_C_D)        0.030     4.440    probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]
  -------------------------------------------------------------------
                         required time                          4.440    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                 -1.817    

Slack (VIOLATED) :        -1.817ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 0.632ns (9.829%)  route 5.798ns (90.171%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.644ns = ( 4.164 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 r  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.851     5.668    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X50Y157        LUT6 (Prop_lut6_I0_O)        0.097     5.765 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_3__17/O
                         net (fo=2, routed)           0.337     6.102    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_3__17_n_0
    SLICE_X52Y157        LUT6 (Prop_lut6_I5_O)        0.097     6.199 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[0]_i_1__17/O
                         net (fo=1, routed)           0.000     6.199    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/next_state[0]
    SLICE_X52Y157        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.260     4.164    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X52Y157        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.300     4.463    
                         clock uncertainty           -0.111     4.352    
    SLICE_X52Y157        FDRE (Setup_fdre_C_D)        0.030     4.382    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.382    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                 -1.817    

Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.932ns (14.386%)  route 5.547ns (85.614%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 4.168 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.067     4.177    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X36Y167        LUT5 (Prop_lut5_I2_O)        0.097     4.274 r  probey/inst/ila_core_inst/current_state[1]_i_3/O
                         net (fo=20, routed)          0.978     5.252    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[4]
    SLICE_X25Y176        LUT2 (Prop_lut2_I0_O)        0.247     5.499 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state[3]_i_3__23/O
                         net (fo=2, routed)           0.502     6.001    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state[3]_i_3__23_n_0
    SLICE_X25Y176        LUT6 (Prop_lut6_I5_O)        0.247     6.248 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state[0]_i_1__23/O
                         net (fo=1, routed)           0.000     6.248    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/next_state[0]
    SLICE_X25Y176        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.264     4.168    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/s_dclk_o
    SLICE_X25Y176        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.353     4.521    
                         clock uncertainty           -0.111     4.410    
    SLICE_X25Y176        FDRE (Setup_fdre_C_D)        0.030     4.440    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.440    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -1.808    

Slack (VIOLATED) :        -1.776ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 0.632ns (9.888%)  route 5.760ns (90.112%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.644ns = ( 4.164 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 f  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 f  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.851     5.668    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X50Y157        LUT6 (Prop_lut6_I0_O)        0.097     5.765 f  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_3__17/O
                         net (fo=2, routed)           0.299     6.064    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_3__17_n_0
    SLICE_X52Y157        LUT6 (Prop_lut6_I2_O)        0.097     6.161 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_1__17/O
                         net (fo=1, routed)           0.000     6.161    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/next_state[3]
    SLICE_X52Y157        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.260     4.164    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X52Y157        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.300     4.463    
                         clock uncertainty           -0.111     4.352    
    SLICE_X52Y157        FDRE (Setup_fdre_C_D)        0.033     4.385    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                 -1.776    

Slack (VIOLATED) :        -1.763ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 0.632ns (9.809%)  route 5.811ns (90.191%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 f  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 f  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.981     5.798    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X33Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.895 f  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_3__20/O
                         net (fo=2, routed)           0.220     6.115    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_3__20_n_0
    SLICE_X33Y161        LUT6 (Prop_lut6_I2_O)        0.097     6.212 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_1__20/O
                         net (fo=1, routed)           0.000     6.212    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/next_state[3]
    SLICE_X33Y161        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X33Y161        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X33Y161        FDRE (Setup_fdre_C_D)        0.032     4.449    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.449    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                 -1.763    

Slack (VIOLATED) :        -1.759ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.632ns (9.818%)  route 5.805ns (90.182%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 4.174 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 f  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 f  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.969     5.786    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X44Y155        LUT6 (Prop_lut6_I0_O)        0.097     5.883 f  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_3__18/O
                         net (fo=2, routed)           0.227     6.110    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_3__18_n_0
    SLICE_X44Y155        LUT6 (Prop_lut6_I2_O)        0.097     6.207 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_1__18/O
                         net (fo=1, routed)           0.000     6.207    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/next_state[3]
    SLICE_X44Y155        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.270     4.174    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_o
    SLICE_X44Y155        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.353     4.527    
                         clock uncertainty           -0.111     4.416    
    SLICE_X44Y155        FDRE (Setup_fdre_C_D)        0.032     4.448    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.448    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                 -1.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.646    -0.518    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X18Y164        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.084    -0.293    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg_n_0_[9]
    SLICE_X19Y164        LUT6 (Prop_lut6_I0_O)        0.045    -0.248 r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[8]_i_1__56/O
                         net (fo=1, routed)           0.000    -0.248    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[8]_i_1__56_n_0
    SLICE_X19Y164        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X19Y164        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.247    -0.505    
    SLICE_X19Y164        FDRE (Hold_fdre_C_D)         0.092    -0.413    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.637    -0.527    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/s_dclk_o
    SLICE_X36Y177        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.084    -0.302    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg_n_0_[9]
    SLICE_X37Y177        LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow[8]_i_1__34/O
                         net (fo=1, routed)           0.000    -0.257    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow[8]_i_1__34_n_0
    SLICE_X37Y177        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.908    -0.765    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/s_dclk_o
    SLICE_X37Y177        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X37Y177        FDRE (Hold_fdre_C_D)         0.092    -0.422    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.935%)  route 0.332ns (64.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.629    -0.535    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/s_dclk_o
    SLICE_X51Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y173        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.332    -0.062    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg_n_0_[15]
    SLICE_X52Y173        LUT6 (Prop_lut6_I0_O)        0.045    -0.017 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow[14]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.017    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow[14]_i_1__43_n_0
    SLICE_X52Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.899    -0.774    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/s_dclk_o
    SLICE_X52Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[14]/C
                         clock pessimism              0.500    -0.274    
    SLICE_X52Y173        FDRE (Hold_fdre_C_D)         0.092    -0.182    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.734%)  route 0.060ns (22.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.674    -0.490    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.164    -0.326 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/Q
                         net (fo=2, routed)           0.060    -0.266    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0
    SLICE_X7Y166         LUT2 (Prop_lut2_I1_O)        0.045    -0.221 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1/O
                         net (fo=1, routed)           0.000    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0
    SLICE_X7Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.949    -0.724    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.247    -0.477    
    SLICE_X7Y166         FDPE (Hold_fdpe_C_D)         0.091    -0.386    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.281%)  route 0.105ns (42.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.645    -0.519    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X39Y152        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.105    -0.273    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_do_o[12]
    SLICE_X40Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.920    -0.753    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X40Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[11]/C
                         clock pessimism              0.249    -0.504    
    SLICE_X40Y153        FDRE (Hold_fdre_C_D)         0.066    -0.438    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.003%)  route 0.109ns (36.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.645    -0.519    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_o
    SLICE_X43Y152        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.269    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg_n_0_[2]
    SLICE_X41Y152        LUT6 (Prop_lut6_I0_O)        0.045    -0.224 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[1]_i_1__16/O
                         net (fo=1, routed)           0.000    -0.224    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[1]_i_1__16_n_0
    SLICE_X41Y152        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_o
    SLICE_X41Y152        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X41Y152        FDRE (Hold_fdre_C_D)         0.092    -0.389    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.755%)  route 0.067ns (34.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.650    -0.514    probey/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X16Y154        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y154        FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  probey/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/Q
                         net (fo=4, routed)           0.067    -0.319    probey/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1
    SLICE_X17Y154        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.926    -0.747    probey/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X17Y154        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy_reg/C
                         clock pessimism              0.246    -0.501    
    SLICE_X17Y154        FDRE (Hold_fdre_C_D)         0.016    -0.485    probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.639    -0.525    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/s_dclk_o
    SLICE_X32Y170        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[13]/Q
                         net (fo=1, routed)           0.085    -0.298    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg_n_0_[13]
    SLICE_X33Y170        LUT6 (Prop_lut6_I0_O)        0.045    -0.253 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow[12]_i_1__40/O
                         net (fo=1, routed)           0.000    -0.253    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow[12]_i_1__40_n_0
    SLICE_X33Y170        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.911    -0.762    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/s_dclk_o
    SLICE_X33Y170        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.250    -0.512    
    SLICE_X33Y170        FDRE (Hold_fdre_C_D)         0.092    -0.420    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.640    -0.524    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/s_dclk_o
    SLICE_X36Y181        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y181        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.298    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg_n_0_[11]
    SLICE_X37Y181        LUT6 (Prop_lut6_I0_O)        0.045    -0.253 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow[10]_i_1__44/O
                         net (fo=1, routed)           0.000    -0.253    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow[10]_i_1__44_n_0
    SLICE_X37Y181        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.912    -0.761    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/s_dclk_o
    SLICE_X37Y181        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.250    -0.511    
    SLICE_X37Y181        FDRE (Hold_fdre_C_D)         0.091    -0.420    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.632    -0.532    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/s_dclk_o
    SLICE_X44Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y173        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.085    -0.305    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg_n_0_[12]
    SLICE_X45Y173        LUT6 (Prop_lut6_I0_O)        0.045    -0.260 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow[11]_i_1__45/O
                         net (fo=1, routed)           0.000    -0.260    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow[11]_i_1__45_n_0
    SLICE_X45Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.904    -0.769    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/s_dclk_o
    SLICE_X45Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.250    -0.519    
    SLICE_X45Y173        FDRE (Hold_fdre_C_D)         0.092    -0.427    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 2.404 }
Period(ns):         4.808
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         4.808       2.574      RAMB36_X1Y31     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         4.808       2.574      RAMB36_X1Y31     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         4.808       2.574      RAMB36_X0Y28     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         4.808       2.574      RAMB36_X0Y28     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         4.808       2.574      RAMB36_X0Y30     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         4.808       2.574      RAMB36_X0Y30     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         4.808       2.574      RAMB36_X0Y31     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         4.808       2.574      RAMB36_X0Y31     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         4.808       2.574      RAMB36_X1Y30     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         4.808       2.574      RAMB36_X1Y30     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.808       208.552    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y161    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y161    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y161    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y161    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y160    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y160    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y160    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y160    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y160    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y160    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y158    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y158    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y158    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y158    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y163    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y163    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y163    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y163    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X14Y158    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X14Y158    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clockgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y19   clockgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       24.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.847ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.988ns (20.075%)  route 3.934ns (79.925%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 32.675 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.403     4.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.105     5.093 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.147     6.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.247     6.487 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.790     7.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X9Y163         LUT3 (Prop_lut3_I0_O)        0.101     7.378 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state[0]_i_1/O
                         net (fo=2, routed)           0.549     7.926    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/next_fwft_state[0]
    SLICE_X9Y163         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.278    32.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X9Y163         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.294    32.969    
                         clock uncertainty           -0.035    32.933    
    SLICE_X9Y163         FDCE (Setup_fdce_C_D)       -0.160    32.773    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         32.773    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 24.847    

Slack (MET) :             24.964ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.988ns (20.574%)  route 3.814ns (79.426%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 32.675 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.403     4.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.105     5.093 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.147     6.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.247     6.487 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.790     7.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X9Y163         LUT3 (Prop_lut3_I0_O)        0.101     7.378 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state[0]_i_1/O
                         net (fo=2, routed)           0.429     7.807    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/next_fwft_state[0]
    SLICE_X9Y163         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.278    32.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X9Y163         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.294    32.969    
                         clock uncertainty           -0.035    32.933    
    SLICE_X9Y163         FDCE (Setup_fdce_C_D)       -0.163    32.770    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         32.770    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                 24.964    

Slack (MET) :             25.104ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.984ns (20.605%)  route 3.792ns (79.395%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 32.675 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.403     4.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.105     5.093 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.147     6.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.247     6.487 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.790     7.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X9Y163         LUT4 (Prop_lut4_I1_O)        0.097     7.374 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_i_1/O
                         net (fo=2, routed)           0.407     7.780    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i0
    SLICE_X9Y163         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.278    32.675    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/CLK
    SLICE_X9Y163         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.294    32.969    
                         clock uncertainty           -0.035    32.933    
    SLICE_X9Y163         FDPE (Setup_fdpe_C_D)       -0.049    32.884    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         32.884    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                 25.104    

Slack (MET) :             25.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.984ns (21.534%)  route 3.585ns (78.466%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 32.674 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.403     4.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.105     5.093 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.147     6.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.247     6.487 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.525     7.012    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X9Y163         LUT4 (Prop_lut4_I0_O)        0.097     7.109 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.465     7.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X13Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.277    32.674    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X13Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.294    32.968    
                         clock uncertainty           -0.035    32.932    
    SLICE_X13Y163        FDCE (Setup_fdce_C_CE)      -0.150    32.782    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 25.208    

Slack (MET) :             25.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.984ns (21.534%)  route 3.585ns (78.466%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 32.674 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.403     4.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.105     5.093 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.147     6.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.247     6.487 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.525     7.012    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X9Y163         LUT4 (Prop_lut4_I0_O)        0.097     7.109 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.465     7.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X13Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.277    32.674    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X13Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.294    32.968    
                         clock uncertainty           -0.035    32.932    
    SLICE_X13Y163        FDCE (Setup_fdce_C_CE)      -0.150    32.782    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 25.208    

Slack (MET) :             25.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.984ns (21.534%)  route 3.585ns (78.466%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 32.674 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.403     4.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.105     5.093 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.147     6.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.247     6.487 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.525     7.012    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X9Y163         LUT4 (Prop_lut4_I0_O)        0.097     7.109 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.465     7.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X13Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.277    32.674    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X13Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.294    32.968    
                         clock uncertainty           -0.035    32.932    
    SLICE_X13Y163        FDCE (Setup_fdce_C_CE)      -0.150    32.782    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 25.208    

Slack (MET) :             25.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.984ns (21.534%)  route 3.585ns (78.466%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 32.674 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.403     4.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.105     5.093 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.147     6.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.247     6.487 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.525     7.012    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X9Y163         LUT4 (Prop_lut4_I0_O)        0.097     7.109 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.465     7.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X13Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.277    32.674    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X13Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.294    32.968    
                         clock uncertainty           -0.035    32.932    
    SLICE_X13Y163        FDCE (Setup_fdce_C_CE)      -0.150    32.782    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 25.208    

Slack (MET) :             25.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.984ns (21.534%)  route 3.585ns (78.466%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 32.674 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.403     4.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.105     5.093 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.147     6.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.247     6.487 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.525     7.012    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X9Y163         LUT4 (Prop_lut4_I0_O)        0.097     7.109 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.465     7.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X13Y163        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.277    32.674    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X13Y163        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.294    32.968    
                         clock uncertainty           -0.035    32.932    
    SLICE_X13Y163        FDPE (Setup_fdpe_C_CE)      -0.150    32.782    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 25.208    

Slack (MET) :             25.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.984ns (21.534%)  route 3.585ns (78.466%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 32.674 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.403     4.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.105     5.093 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.147     6.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.247     6.487 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.525     7.012    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X9Y163         LUT4 (Prop_lut4_I0_O)        0.097     7.109 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.465     7.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X13Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.277    32.674    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X13Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.294    32.968    
                         clock uncertainty           -0.035    32.932    
    SLICE_X13Y163        FDCE (Setup_fdce_C_CE)      -0.150    32.782    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 25.208    

Slack (MET) :             25.208ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.984ns (21.534%)  route 3.585ns (78.466%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 32.674 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.403     4.988    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.105     5.093 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.147     6.240    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.247     6.487 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.525     7.012    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X9Y163         LUT4 (Prop_lut4_I0_O)        0.097     7.109 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.465     7.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X13Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.277    32.674    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X13Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.294    32.968    
                         clock uncertainty           -0.035    32.932    
    SLICE_X13Y163        FDCE (Setup_fdce_C_CE)      -0.150    32.782    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 25.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.647     1.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.231     1.840    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X14Y165        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.922     1.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y165        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.372     1.505    
    SLICE_X14Y165        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.759    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.647     1.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.231     1.840    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X14Y165        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.922     1.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y165        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.372     1.505    
    SLICE_X14Y165        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.759    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.647     1.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.231     1.840    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X14Y165        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.922     1.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y165        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.372     1.505    
    SLICE_X14Y165        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.759    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.647     1.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.231     1.840    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X14Y165        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.922     1.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y165        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.372     1.505    
    SLICE_X14Y165        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.759    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.647     1.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.231     1.840    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X14Y165        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.922     1.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y165        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.372     1.505    
    SLICE_X14Y165        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.759    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.647     1.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.231     1.840    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X14Y165        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.922     1.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y165        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.372     1.505    
    SLICE_X14Y165        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.759    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.647     1.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.231     1.840    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X14Y165        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.922     1.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y165        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.372     1.505    
    SLICE_X14Y165        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.759    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.647     1.468    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.231     1.840    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X14Y165        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.922     1.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y165        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.372     1.505    
    SLICE_X14Y165        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.759    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.737%)  route 0.117ns (45.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.649     1.470    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X15Y164        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDCE (Prop_fdce_C_Q)         0.141     1.611 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.117     1.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X14Y164        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.923     1.878    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X14Y164        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.395     1.483    
    SLICE_X14Y164        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.645     1.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X15Y169        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y169        FDCE (Prop_fdce_C_Q)         0.141     1.607 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.055     1.662    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X15Y169        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.918     1.873    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/CLK
    SLICE_X15Y169        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -0.407     1.466    
    SLICE_X15Y169        FDCE (Hold_fdce_C_D)         0.076     1.542    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         30.000      28.408     BUFGCTRL_X0Y0  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X16Y168  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X16Y168  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X11Y170  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X10Y171  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X10Y171  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X10Y171  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X10Y171  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X17Y170  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         30.000      29.000     SLICE_X17Y169  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y164  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y164  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y164  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y164  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y164  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y164  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y164  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y164  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y166  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y165  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y165  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y165  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y165  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y165  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y165  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y165  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y165  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y165  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         15.000      13.950     SLICE_X14Y165  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       59.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.438ns (56.765%)  route 0.334ns (43.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 62.661 - 60.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.377     2.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.341     3.336 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.334     3.670    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X18Y171        LUT1 (Prop_lut1_I0_O)        0.097     3.767 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     3.767    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.320    61.320    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    61.392 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.269    62.661    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.334    62.995    
                         clock uncertainty           -0.035    62.960    
    SLICE_X18Y171        FDCE (Setup_fdce_C_D)        0.030    62.990    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         62.990    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                 59.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.014%)  route 0.179ns (48.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.141     1.612 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.179     1.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X18Y171        LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     1.835    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.935     0.935    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.964 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.916     1.880    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.409     1.471    
    SLICE_X18Y171        FDCE (Hold_fdce_C_D)         0.091     1.562    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         60.000      58.408     BUFGCTRL_X0Y1  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            1.000         60.000      59.000     SLICE_X18Y171  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X18Y171  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X18Y171  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X18Y171  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         30.000      29.500     SLICE_X18Y171  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           32  Failing Endpoints,  Worst Slack      -12.060ns,  Total Violation     -376.390ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.060ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.640ns  (logic 19.733ns (91.187%)  route 1.907ns (8.813%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    20.618 r  n/d/d/accum0_inferred__0_carry__5/O[1]
                         net (fo=1, routed)           0.435    21.053    n/d/d/accum0[25]
    SLICE_X56Y151        LUT6 (Prop_lut6_I4_O)        0.225    21.278 r  n/d/d/accum[25]_i_1/O
                         net (fo=1, routed)           0.000    21.278    n/d/d_n_69
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[25]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.119     9.148    
    SLICE_X56Y151        FDRE (Setup_fdre_C_D)        0.070     9.218    n/d/accum_reg[25]
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                         -21.278    
  -------------------------------------------------------------------
                         slack                                -12.060    

Slack (VIOLATED) :        -12.054ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.596ns  (logic 19.822ns (91.787%)  route 1.774ns (8.213%))
  Logic Levels:           22  (CARRY4=8 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.477 r  n/d/d/accum0_inferred__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.477    n/d/d/accum0_inferred__0_carry__5_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    20.707 r  n/d/d/accum0_inferred__0_carry__6/O[1]
                         net (fo=1, routed)           0.301    21.009    n/d/d/accum0[29]
    SLICE_X57Y152        LUT6 (Prop_lut6_I4_O)        0.225    21.234 r  n/d/d/accum[29]_i_1/O
                         net (fo=1, routed)           0.000    21.234    n/d/d_n_73
    SLICE_X57Y152        FDRE                                         r  n/d/accum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X57Y152        FDRE                                         r  n/d/accum_reg[29]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.119     9.148    
    SLICE_X57Y152        FDRE (Setup_fdre_C_D)        0.032     9.180    n/d/accum_reg[29]
  -------------------------------------------------------------------
                         required time                          9.180    
                         arrival time                         -21.234    
  -------------------------------------------------------------------
                         slack                                -12.054    

Slack (VIOLATED) :        -12.040ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.618ns  (logic 19.835ns (91.750%)  route 1.783ns (8.250%))
  Logic Levels:           22  (CARRY4=8 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.644ns = ( 8.972 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.477 r  n/d/d/accum0_inferred__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.477    n/d/d/accum0_inferred__0_carry__5_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    20.711 r  n/d/d/accum0_inferred__0_carry__6/O[3]
                         net (fo=1, routed)           0.311    21.022    n/d/d/accum0[31]
    SLICE_X54Y151        LUT6 (Prop_lut6_I4_O)        0.234    21.256 r  n/d/d/accum[31]_i_1/O
                         net (fo=1, routed)           0.000    21.256    n/d/d_n_75
    SLICE_X54Y151        FDRE                                         r  n/d/accum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.260     8.972    n/d/clk
    SLICE_X54Y151        FDRE                                         r  n/d/accum_reg[31]/C
                         clock pessimism              0.292     9.264    
                         clock uncertainty           -0.119     9.145    
    SLICE_X54Y151        FDRE (Setup_fdre_C_D)        0.072     9.217    n/d/accum_reg[31]
  -------------------------------------------------------------------
                         required time                          9.217    
                         arrival time                         -21.256    
  -------------------------------------------------------------------
                         slack                                -12.040    

Slack (VIOLATED) :        -12.006ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.453ns  (logic 19.483ns (90.815%)  route 1.970ns (9.185%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.829 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    20.368 r  n/d/d/accum0_inferred__0_carry__3/O[0]
                         net (fo=1, routed)           0.499    20.867    n/d/d/accum0[16]
    SLICE_X53Y148        LUT6 (Prop_lut6_I4_O)        0.224    21.091 r  n/d/d/accum[16]_i_1/O
                         net (fo=1, routed)           0.000    21.091    n/d/d_n_60
    SLICE_X53Y148        FDRE                                         r  n/d/accum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.117     8.829    n/d/clk
    SLICE_X53Y148        FDRE                                         r  n/d/accum_reg[16]/C
                         clock pessimism              0.346     9.174    
                         clock uncertainty           -0.119     9.055    
    SLICE_X53Y148        FDRE (Setup_fdre_C_D)        0.030     9.085    n/d/accum_reg[16]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                         -21.091    
  -------------------------------------------------------------------
                         slack                                -12.006    

Slack (VIOLATED) :        -11.991ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.479ns  (logic 19.644ns (91.458%)  route 1.835ns (8.542%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.829 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    20.528 r  n/d/d/accum0_inferred__0_carry__4/O[1]
                         net (fo=1, routed)           0.363    20.891    n/d/d/accum0[21]
    SLICE_X54Y149        LUT6 (Prop_lut6_I4_O)        0.225    21.116 r  n/d/d/accum[21]_i_1/O
                         net (fo=1, routed)           0.000    21.116    n/d/d_n_65
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.117     8.829    n/d/clk
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[21]/C
                         clock pessimism              0.346     9.174    
                         clock uncertainty           -0.119     9.055    
    SLICE_X54Y149        FDRE (Setup_fdre_C_D)        0.070     9.125    n/d/accum_reg[21]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                         -21.116    
  -------------------------------------------------------------------
                         slack                                -11.991    

Slack (VIOLATED) :        -11.982ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.469ns  (logic 19.600ns (91.294%)  route 1.869ns (8.706%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.829 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    20.479 r  n/d/d/accum0_inferred__0_carry__4/O[2]
                         net (fo=1, routed)           0.398    20.877    n/d/d/accum0[22]
    SLICE_X54Y149        LUT6 (Prop_lut6_I4_O)        0.230    21.107 r  n/d/d/accum[22]_i_1/O
                         net (fo=1, routed)           0.000    21.107    n/d/d_n_66
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.117     8.829    n/d/clk
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[22]/C
                         clock pessimism              0.346     9.174    
                         clock uncertainty           -0.119     9.055    
    SLICE_X54Y149        FDRE (Setup_fdre_C_D)        0.070     9.125    n/d/accum_reg[22]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                         -21.107    
  -------------------------------------------------------------------
                         slack                                -11.982    

Slack (VIOLATED) :        -11.965ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.547ns  (logic 19.750ns (91.660%)  route 1.797ns (8.340%))
  Logic Levels:           22  (CARRY4=8 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.477 r  n/d/d/accum0_inferred__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.477    n/d/d/accum0_inferred__0_carry__5_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    20.636 r  n/d/d/accum0_inferred__0_carry__6/O[0]
                         net (fo=1, routed)           0.325    20.961    n/d/d/accum0[28]
    SLICE_X56Y151        LUT6 (Prop_lut6_I4_O)        0.224    21.185 r  n/d/d/accum[28]_i_1/O
                         net (fo=1, routed)           0.000    21.185    n/d/d_n_72
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[28]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.119     9.148    
    SLICE_X56Y151        FDRE (Setup_fdre_C_D)        0.072     9.220    n/d/accum_reg[28]
  -------------------------------------------------------------------
                         required time                          9.220    
                         arrival time                         -21.185    
  -------------------------------------------------------------------
                         slack                                -11.965    

Slack (VIOLATED) :        -11.951ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.440ns  (logic 19.657ns (91.685%)  route 1.783ns (8.315%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.829 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    20.532 r  n/d/d/accum0_inferred__0_carry__4/O[3]
                         net (fo=1, routed)           0.311    20.844    n/d/d/accum0[23]
    SLICE_X54Y149        LUT6 (Prop_lut6_I4_O)        0.234    21.078 r  n/d/d/accum[23]_i_1/O
                         net (fo=1, routed)           0.000    21.078    n/d/d_n_67
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.117     8.829    n/d/clk
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[23]/C
                         clock pessimism              0.346     9.174    
                         clock uncertainty           -0.119     9.055    
    SLICE_X54Y149        FDRE (Setup_fdre_C_D)        0.072     9.127    n/d/accum_reg[23]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                         -21.078    
  -------------------------------------------------------------------
                         slack                                -11.951    

Slack (VIOLATED) :        -11.948ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.528ns  (logic 19.746ns (91.722%)  route 1.782ns (8.278%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    20.622 r  n/d/d/accum0_inferred__0_carry__5/O[3]
                         net (fo=1, routed)           0.310    20.932    n/d/d/accum0[27]
    SLICE_X56Y150        LUT6 (Prop_lut6_I4_O)        0.234    21.166 r  n/d/d/accum[27]_i_1/O
                         net (fo=1, routed)           0.000    21.166    n/d/d_n_71
    SLICE_X56Y150        FDRE                                         r  n/d/accum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X56Y150        FDRE                                         r  n/d/accum_reg[27]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.119     9.148    
    SLICE_X56Y150        FDRE (Setup_fdre_C_D)        0.070     9.218    n/d/accum_reg[27]
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                         -21.166    
  -------------------------------------------------------------------
                         slack                                -11.948    

Slack (VIOLATED) :        -11.907ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.487ns  (logic 19.689ns (91.632%)  route 1.798ns (8.368%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    20.569 r  n/d/d/accum0_inferred__0_carry__5/O[2]
                         net (fo=1, routed)           0.326    20.895    n/d/d/accum0[26]
    SLICE_X56Y151        LUT6 (Prop_lut6_I4_O)        0.230    21.125 r  n/d/d/accum[26]_i_1/O
                         net (fo=1, routed)           0.000    21.125    n/d/d_n_70
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[26]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.119     9.148    
    SLICE_X56Y151        FDRE (Setup_fdre_C_D)        0.070     9.218    n/d/accum_reg[26]
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                         -21.125    
  -------------------------------------------------------------------
                         slack                                -11.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.790%)  route 0.364ns (66.210%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X71Y102        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=1, routed)           0.364    -0.096    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/MD[9]
    SLICE_X71Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.051 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41/O
                         net (fo=1, routed)           0.000    -0.051    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41_n_0
    SLICE_X71Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X71Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                         clock pessimism              0.509    -0.323    
    SLICE_X71Y99         FDRE (Hold_fdre_C_D)         0.092    -0.231    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.207ns (37.584%)  route 0.344ns (62.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/aclk
    SLICE_X50Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/Q
                         net (fo=1, routed)           0.344    -0.091    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/Q[17]
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.043    -0.048 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[8].mlut1/O
                         net (fo=1, routed)           0.000    -0.048    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/O
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107    -0.228    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.208ns (37.561%)  route 0.346ns (62.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y94         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=1, routed)           0.346    -0.090    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][15]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.044    -0.046 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[7].mlut1/O
                         net (fo=1, routed)           0.000    -0.046    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[15]
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107    -0.228    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.766%)  route 0.330ns (61.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y95         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=1, routed)           0.330    -0.105    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][16]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.045    -0.060 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[8].mlut0/O
                         net (fo=1, routed)           0.000    -0.060    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[16]
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.092    -0.243    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.317ns (57.141%)  route 0.238ns (42.859%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X50Y92         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[8]/Q
                         net (fo=2, routed)           0.238    -0.215    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X53Y92         LUT3 (Prop_lut3_I0_O)        0.099    -0.116 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.046 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.046    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X53Y92         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.833    -0.840    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y92         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.105    -0.231    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.368%)  route 0.374ns (72.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X55Y88         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/Q
                         net (fo=1, routed)           0.374    -0.087    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/Q[7]
    SLICE_X49Y88         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.835    -0.838    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X49Y88         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/C
                         clock pessimism              0.504    -0.334    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.059    -0.275    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.148ns (23.913%)  route 0.471ns (76.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.569    -0.595    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/aclk
    SLICE_X62Y97         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/Q
                         net (fo=1, routed)           0.471     0.024    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/addrb[4]
    RAMB18_X1Y43         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.867    -0.805    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X1Y43         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
                         clock pessimism              0.509    -0.296    
    RAMB18_X1Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.166    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 n/fifo_last_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/focus_chroma_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.227ns (41.194%)  route 0.324ns (58.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    n/clk
    SLICE_X52Y139        FDRE                                         r  n/fifo_last_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y139        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  n/fifo_last_reg[183]/Q
                         net (fo=2, routed)           0.324    -0.156    n/d/fifo_last_reg[191][183]
    SLICE_X48Y141        LUT3 (Prop_lut3_I2_O)        0.099    -0.057 r  n/d/focus_chroma[183]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    n/d/focus_chroma[183]_i_1_n_0
    SLICE_X48Y141        FDRE                                         r  n/d/focus_chroma_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.830    -0.843    n/d/clk
    SLICE_X48Y141        FDRE                                         r  n/d/focus_chroma_reg[183]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X48Y141        FDRE (Hold_fdre_C_D)         0.092    -0.247    n/d/focus_chroma_reg[183]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 n/d/dot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/new_novelty_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.251ns (44.494%)  route 0.313ns (55.506%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.559    -0.605    n/d/clk
    SLICE_X52Y148        FDRE                                         r  n/d/dot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  n/d/dot_reg[8]/Q
                         net (fo=2, routed)           0.313    -0.151    n/d/dot[8]
    SLICE_X49Y147        LUT5 (Prop_lut5_I3_O)        0.045    -0.106 r  n/d/new_novelty[11]_i_4/O
                         net (fo=1, routed)           0.000    -0.106    n/d/new_novelty[11]_i_4_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.041 r  n/d/new_novelty_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.041    n/new_novelty[9]
    SLICE_X49Y147        FDRE                                         r  n/new_novelty_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.832    -0.841    n/clk
    SLICE_X49Y147        FDRE                                         r  n/new_novelty_reg[9]/C
                         clock pessimism              0.504    -0.337    
    SLICE_X49Y147        FDRE (Hold_fdre_C_D)         0.105    -0.232    n/new_novelty_reg[9]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/addr_base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.227ns (40.432%)  route 0.334ns (59.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/aclk
    SLICE_X71Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/addr_base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/addr_base_reg[4]/Q
                         net (fo=2, routed)           0.334    -0.139    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/addr_base_reg[9][4]
    SLICE_X71Y99         LUT5 (Prop_lut5_I0_O)        0.099    -0.040 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].mux41/O
                         net (fo=1, routed)           0.000    -0.040    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].mux41_n_0
    SLICE_X71Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X71Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/C
                         clock pessimism              0.509    -0.323    
    SLICE_X71Y99         FDRE (Hold_fdre_C_D)         0.092    -0.231    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.808 }
Period(ns):         9.615
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         9.615       5.615      XADC_X0Y0        xadc_demo/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y42     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X1Y40     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/half_sincos_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X1Y38     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.615       7.381      RAMB18_X1Y38     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y45     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y44     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         9.615       7.381      RAMB18_X2Y44     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         9.615       7.381      RAMB18_X1Y43     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.615       203.745    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y84     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y84     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y84     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y84     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y86     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y86     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y86     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y86     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X54Y85     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X54Y85     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y86     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y86     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y86     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y86     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X54Y82     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X54Y82     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X54Y82     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X54Y82     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y85     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         4.808       3.758      SLICE_X56Y85     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.018ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.587ns (13.730%)  route 3.688ns (86.270%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 14.596 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[7]/Q
                         net (fo=42, routed)          2.718     2.704    xvga1/hcount[7]
    SLICE_X52Y133        LUT6 (Prop_lut6_I2_O)        0.097     2.801 r  xvga1/hheight[9]_i_4/O
                         net (fo=1, routed)           0.971     3.771    xvga1/hheight[9]_i_4_n_0
    SLICE_X58Y133        LUT5 (Prop_lut5_I2_O)        0.097     3.868 r  xvga1/hheight[9]_i_2/O
                         net (fo=1, routed)           0.000     3.868    chroma_histogram/D[9]
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.115    14.596    chroma_histogram/clk_out2
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[9]/C
                         clock pessimism              0.346    14.942    
                         clock uncertainty           -0.127    14.815    
    SLICE_X58Y133        FDRE (Setup_fdre_C_D)        0.072    14.887    chroma_histogram/hheight_reg[9]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.018    

Slack (MET) :             11.112ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.722ns (18.915%)  route 3.095ns (81.085%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 14.699 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.275    -0.342    xvga1/clk_out2
    SLICE_X73Y121        FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.313    -0.029 f  xvga1/hcount_reg[1]/Q
                         net (fo=8, routed)           0.739     0.710    xvga1/hcount[1]
    SLICE_X73Y120        LUT4 (Prop_lut4_I0_O)        0.215     0.925 f  xvga1/hblank_i_5/O
                         net (fo=9, routed)           0.945     1.870    xvga1/hblank_i_5_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I5_O)        0.097     1.967 f  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.558     2.525    xvga1/hreset
    SLICE_X66Y130        LUT6 (Prop_lut6_I5_O)        0.097     2.622 f  xvga1/blank_i_1/O
                         net (fo=2, routed)           0.853     3.475    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    14.699    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.363    15.061    
                         clock uncertainty           -0.127    14.935    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.587    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -3.475    
  -------------------------------------------------------------------
                         slack                                 11.112    

Slack (MET) :             11.263ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.587ns (14.740%)  route 3.395ns (85.260%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 14.590 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.763     2.749    xvga1/hcount[6]
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.097     2.846 r  xvga1/hheight[2]_i_3/O
                         net (fo=1, routed)           0.632     3.478    xvga1/hheight[2]_i_3_n_0
    SLICE_X59Y128        LUT5 (Prop_lut5_I2_O)        0.097     3.575 r  xvga1/hheight[2]_i_1/O
                         net (fo=1, routed)           0.000     3.575    chroma_histogram/D[2]
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.109    14.590    chroma_histogram/clk_out2
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[2]/C
                         clock pessimism              0.346    14.936    
                         clock uncertainty           -0.127    14.809    
    SLICE_X59Y128        FDRE (Setup_fdre_C_D)        0.030    14.839    chroma_histogram/hheight_reg[2]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 11.263    

Slack (MET) :             11.333ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.587ns (14.975%)  route 3.333ns (85.025%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 14.595 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[7]/Q
                         net (fo=42, routed)          2.716     2.702    xvga1/hcount[7]
    SLICE_X49Y132        LUT6 (Prop_lut6_I2_O)        0.097     2.799 r  xvga1/hheight[6]_i_4/O
                         net (fo=1, routed)           0.616     3.416    xvga1/hheight[6]_i_4_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I4_O)        0.097     3.513 r  xvga1/hheight[6]_i_1/O
                         net (fo=1, routed)           0.000     3.513    chroma_histogram/D[6]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.114    14.595    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[6]/C
                         clock pessimism              0.346    14.941    
                         clock uncertainty           -0.127    14.814    
    SLICE_X59Y132        FDRE (Setup_fdre_C_D)        0.032    14.846    chroma_histogram/hheight_reg[6]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                 11.333    

Slack (MET) :             11.472ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.587ns (15.523%)  route 3.195ns (84.477%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 14.595 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.476     2.462    xvga1/hcount[6]
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.097     2.559 r  xvga1/hheight[4]_i_3/O
                         net (fo=1, routed)           0.718     3.277    xvga1/hheight[4]_i_3_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I2_O)        0.097     3.374 r  xvga1/hheight[4]_i_1/O
                         net (fo=1, routed)           0.000     3.374    chroma_histogram/D[4]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.114    14.595    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[4]/C
                         clock pessimism              0.346    14.941    
                         clock uncertainty           -0.127    14.814    
    SLICE_X59Y132        FDRE (Setup_fdre_C_D)        0.033    14.847    chroma_histogram/hheight_reg[4]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                 11.472    

Slack (MET) :             11.501ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.587ns (15.644%)  route 3.165ns (84.356%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 14.595 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.478     2.464    xvga1/hcount[6]
    SLICE_X59Y133        LUT6 (Prop_lut6_I4_O)        0.097     2.561 r  xvga1/hheight[7]_i_2/O
                         net (fo=1, routed)           0.687     3.248    xvga1/hheight[7]_i_2_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I0_O)        0.097     3.345 r  xvga1/hheight[7]_i_1/O
                         net (fo=1, routed)           0.000     3.345    chroma_histogram/D[7]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.114    14.595    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[7]/C
                         clock pessimism              0.346    14.941    
                         clock uncertainty           -0.127    14.814    
    SLICE_X59Y132        FDRE (Setup_fdre_C_D)        0.032    14.846    chroma_histogram/hheight_reg[7]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 11.501    

Slack (MET) :             11.563ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.587ns (15.916%)  route 3.101ns (84.084%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 14.592 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.340     2.325    xvga1/hcount[6]
    SLICE_X47Y128        LUT6 (Prop_lut6_I4_O)        0.097     2.422 r  xvga1/hheight[0]_i_4/O
                         net (fo=1, routed)           0.762     3.184    xvga1/hheight[0]_i_4_n_0
    SLICE_X61Y129        LUT5 (Prop_lut5_I4_O)        0.097     3.281 r  xvga1/hheight[0]_i_1/O
                         net (fo=1, routed)           0.000     3.281    chroma_histogram/D[0]
    SLICE_X61Y129        FDRE                                         r  chroma_histogram/hheight_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.111    14.592    chroma_histogram/clk_out2
    SLICE_X61Y129        FDRE                                         r  chroma_histogram/hheight_reg[0]/C
                         clock pessimism              0.346    14.938    
                         clock uncertainty           -0.127    14.811    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.033    14.844    chroma_histogram/hheight_reg[0]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                 11.563    

Slack (MET) :             11.611ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.587ns (15.948%)  route 3.094ns (84.052%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 14.596 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[7]/Q
                         net (fo=42, routed)          2.425     2.411    xvga1/hcount[7]
    SLICE_X53Y131        LUT6 (Prop_lut6_I2_O)        0.097     2.508 r  xvga1/hheight[8]_i_4/O
                         net (fo=1, routed)           0.668     3.177    xvga1/hheight[8]_i_4_n_0
    SLICE_X58Y133        LUT5 (Prop_lut5_I4_O)        0.097     3.274 r  xvga1/hheight[8]_i_1/O
                         net (fo=1, routed)           0.000     3.274    chroma_histogram/D[8]
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.115    14.596    chroma_histogram/clk_out2
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[8]/C
                         clock pessimism              0.346    14.942    
                         clock uncertainty           -0.127    14.815    
    SLICE_X58Y133        FDRE (Setup_fdre_C_D)        0.070    14.885    chroma_histogram/hheight_reg[8]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                 11.611    

Slack (MET) :             11.771ns  (required time - arrival time)
  Source:                 display/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.632ns (18.193%)  route 2.842ns (81.807%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 14.607 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.230    -0.387    display/clk_out2
    SLICE_X36Y141        FDRE                                         r  display/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y141        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  display/counter_reg[11]/Q
                         net (fo=47, routed)          1.800     1.754    display/counter_reg[11]
    SLICE_X45Y149        LUT6 (Prop_lut6_I4_O)        0.097     1.851 r  display/seg[0]_i_8/O
                         net (fo=1, routed)           0.347     2.198    display/seg[0]_i_8_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.097     2.295 r  display/seg[0]_i_5/O
                         net (fo=1, routed)           0.695     2.990    display/seg[0]_i_5_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I3_O)        0.097     3.087 r  display/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.087    display/seg[0]
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.126    14.607    display/clk_out2
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/C
                         clock pessimism              0.346    14.953    
                         clock uncertainty           -0.127    14.826    
    SLICE_X44Y149        FDRE (Setup_fdre_C_D)        0.032    14.858    display/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                 11.771    

Slack (MET) :             11.824ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.625ns (20.167%)  route 2.474ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 14.659 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.275    -0.342    xvga1/clk_out2
    SLICE_X73Y121        FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.313    -0.029 r  xvga1/hcount_reg[1]/Q
                         net (fo=8, routed)           0.739     0.710    xvga1/hcount[1]
    SLICE_X73Y120        LUT4 (Prop_lut4_I0_O)        0.215     0.925 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           0.945     1.870    xvga1/hblank_i_5_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I5_O)        0.097     1.967 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.790     2.757    xvga1/hreset
    SLICE_X73Y120        FDRE                                         r  xvga1/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.178    14.659    xvga1/clk_out2
    SLICE_X73Y120        FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.363    15.022    
                         clock uncertainty           -0.127    14.895    
    SLICE_X73Y120        FDRE (Setup_fdre_C_R)       -0.314    14.581    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                 11.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 chroma_histogram/blank1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.227ns (77.232%)  route 0.067ns (22.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.556    -0.608    chroma_histogram/clk_out2
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/blank1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y132        FDRE (Prop_fdre_C_Q)         0.128    -0.480 f  chroma_histogram/blank1_reg/Q
                         net (fo=2, routed)           0.067    -0.413    chroma_histogram/blank1
    SLICE_X64Y132        LUT2 (Prop_lut2_I1_O)        0.099    -0.314 r  chroma_histogram/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    chroma_histogram/pixel[0]_i_1_n_0
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.826    -0.847    chroma_histogram/clk_out2
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/pixel_reg[0]/C
                         clock pessimism              0.239    -0.608    
    SLICE_X64Y132        FDRE (Hold_fdre_C_D)         0.091    -0.517    chroma_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.406%)  route 0.089ns (26.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.553    -0.611    xvga1/clk_out2
    SLICE_X66Y129        FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y129        FDRE (Prop_fdre_C_Q)         0.148    -0.463 r  xvga1/vcount_reg[4]/Q
                         net (fo=5, routed)           0.089    -0.374    xvga1/vcount[4]
    SLICE_X66Y129        LUT6 (Prop_lut6_I2_O)        0.098    -0.276 r  xvga1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    xvga1/vcount[5]_i_1_n_0
    SLICE_X66Y129        FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.823    -0.850    xvga1/clk_out2
    SLICE_X66Y129        FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.239    -0.611    
    SLICE_X66Y129        FDRE (Hold_fdre_C_D)         0.121    -0.490    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.990%)  route 0.140ns (43.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.553    -0.611    xvga1/clk_out2
    SLICE_X65Y129        FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.470 f  xvga1/vcount_reg[3]/Q
                         net (fo=7, routed)           0.140    -0.330    xvga1/vcount[3]
    SLICE_X65Y130        LUT1 (Prop_lut1_I0_O)        0.045    -0.285 r  xvga1/vheight[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    chroma_histogram/vcount_reg[8][3]
    SLICE_X65Y130        FDRE                                         r  chroma_histogram/vheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.824    -0.849    chroma_histogram/clk_out2
    SLICE_X65Y130        FDRE                                         r  chroma_histogram/vheight_reg[3]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X65Y130        FDRE (Hold_fdre_C_D)         0.092    -0.504    chroma_histogram/vheight_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 xvga1/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/blank1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.522%)  route 0.176ns (55.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.554    -0.610    xvga1/clk_out2
    SLICE_X65Y130        FDRE                                         r  xvga1/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  xvga1/blank_reg/Q
                         net (fo=1, routed)           0.176    -0.293    chroma_histogram/blank
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/blank1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.826    -0.847    chroma_histogram/clk_out2
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/blank1_reg/C
                         clock pessimism              0.253    -0.594    
    SLICE_X64Y132        FDRE (Hold_fdre_C_D)         0.075    -0.519    chroma_histogram/blank1_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_delay_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.454%)  route 0.188ns (59.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.554    -0.610    xvga1/clk_out2
    SLICE_X65Y130        FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.188    -0.294    vsync
    SLICE_X62Y131        SRL16E                                       r  vsync_delay_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.823    -0.849    clk_65mhz
    SLICE_X62Y131        SRL16E                                       r  vsync_delay_reg[1]_srl2/CLK
                         clock pessimism              0.275    -0.574    
    SLICE_X62Y131        SRL16E (Hold_srl16e_CLK_D)
                                                      0.048    -0.526    vsync_delay_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.707%)  route 0.174ns (48.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.555    -0.609    xvga1/clk_out2
    SLICE_X65Y131        FDRE                                         r  xvga1/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  xvga1/vcount_reg[6]/Q
                         net (fo=7, routed)           0.174    -0.294    xvga1/vcount[6]
    SLICE_X63Y131        LUT1 (Prop_lut1_I0_O)        0.045    -0.249 r  xvga1/vheight[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    chroma_histogram/vcount_reg[8][6]
    SLICE_X63Y131        FDRE                                         r  chroma_histogram/vheight_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.823    -0.849    chroma_histogram/clk_out2
    SLICE_X63Y131        FDRE                                         r  chroma_histogram/vheight_reg[6]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X63Y131        FDRE (Hold_fdre_C_D)         0.091    -0.483    chroma_histogram/vheight_reg[6]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.226ns (62.605%)  route 0.135ns (37.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.555    -0.609    xvga1/clk_out2
    SLICE_X65Y131        FDRE                                         r  xvga1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.128    -0.481 f  xvga1/vcount_reg[7]/Q
                         net (fo=6, routed)           0.135    -0.346    xvga1/vcount[7]
    SLICE_X63Y131        LUT1 (Prop_lut1_I0_O)        0.098    -0.248 r  xvga1/vheight[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    chroma_histogram/vcount_reg[8][7]
    SLICE_X63Y131        FDRE                                         r  chroma_histogram/vheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.823    -0.849    chroma_histogram/clk_out2
    SLICE_X63Y131        FDRE                                         r  chroma_histogram/vheight_reg[7]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X63Y131        FDRE (Hold_fdre_C_D)         0.092    -0.482    chroma_histogram/vheight_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.365%)  route 0.172ns (47.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.579    -0.585    xvga1/clk_out2
    SLICE_X73Y121        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.172    -0.272    xvga1/hcount[0]
    SLICE_X73Y120        LUT5 (Prop_lut5_I2_O)        0.048    -0.224 r  xvga1/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    xvga1/p_0_in[4]
    SLICE_X73Y120        FDRE                                         r  xvga1/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.850    -0.823    xvga1/clk_out2
    SLICE_X73Y120        FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X73Y120        FDRE (Hold_fdre_C_D)         0.105    -0.465    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.867%)  route 0.159ns (43.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.550    -0.614    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  xvga1/hcount_reg[8]/Q
                         net (fo=21, routed)          0.159    -0.292    xvga1/hcount[8]
    SLICE_X66Y126        LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  xvga1/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    xvga1/p_0_in[8]
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.819    -0.854    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[8]/C
                         clock pessimism              0.240    -0.614    
    SLICE_X66Y126        FDRE (Hold_fdre_C_D)         0.121    -0.493    xvga1/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.246ns (62.339%)  route 0.149ns (37.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.553    -0.611    xvga1/clk_out2
    SLICE_X66Y129        FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y129        FDRE (Prop_fdre_C_Q)         0.148    -0.463 f  xvga1/vcount_reg[4]/Q
                         net (fo=5, routed)           0.149    -0.315    xvga1/vcount[4]
    SLICE_X66Y131        LUT1 (Prop_lut1_I0_O)        0.098    -0.217 r  xvga1/vheight[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    chroma_histogram/vcount_reg[8][4]
    SLICE_X66Y131        FDRE                                         r  chroma_histogram/vheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.825    -0.848    chroma_histogram/clk_out2
    SLICE_X66Y131        FDRE                                         r  chroma_histogram/vheight_reg[4]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X66Y131        FDRE (Hold_fdre_C_D)         0.120    -0.475    chroma_histogram/vheight_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB18_X2Y46     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y18   clockgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X64Y132    chroma_histogram/blank1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X61Y129    chroma_histogram/hheight_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X61Y128    chroma_histogram/hheight_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X59Y128    chroma_histogram/hheight_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X58Y131    chroma_histogram/hheight_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X59Y132    chroma_histogram/hheight_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X59Y128    chroma_histogram/hheight_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X62Y129    hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X62Y129    hsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X62Y131    vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X62Y131    vsync_delay_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y139    display/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y141    display/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y141    display/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y139    display/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y139    display/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y139    display/counter_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X62Y129    hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X62Y129    hsync_delay_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X62Y131    vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         7.692       6.922      SLICE_X62Y131    vsync_delay_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y132    chroma_histogram/blank1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y132    chroma_histogram/blank1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y129    chroma_histogram/hheight_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y129    chroma_histogram/hheight_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y128    chroma_histogram/hheight_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y128    chroma_histogram/hheight_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :          431  Failing Endpoints,  Worst Slack       -2.091ns,  Total Violation     -310.263ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.091ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.632ns (9.334%)  route 6.139ns (90.666%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 r  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          1.126     5.943    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X32Y162        LUT6 (Prop_lut6_I0_O)        0.097     6.040 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_3__19/O
                         net (fo=2, routed)           0.403     6.443    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_3__19_n_0
    SLICE_X32Y162        LUT6 (Prop_lut6_I5_O)        0.097     6.540 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[0]_i_1__19/O
                         net (fo=1, routed)           0.000     6.540    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/next_state[0]
    SLICE_X32Y162        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X32Y162        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.109     4.419    
    SLICE_X32Y162        FDRE (Setup_fdre_C_D)        0.030     4.449    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.449    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                 -2.091    

Slack (VIOLATED) :        -2.008ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.632ns (9.448%)  route 6.057ns (90.552%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 f  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 f  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          1.126     5.943    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X32Y162        LUT6 (Prop_lut6_I0_O)        0.097     6.040 f  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_3__19/O
                         net (fo=2, routed)           0.322     6.362    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_3__19_n_0
    SLICE_X32Y162        LUT6 (Prop_lut6_I2_O)        0.097     6.459 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_1__19/O
                         net (fo=1, routed)           0.000     6.459    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/next_state[3]
    SLICE_X32Y162        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X32Y162        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.109     4.419    
    SLICE_X32Y162        FDRE (Setup_fdre_C_D)        0.032     4.451    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.451    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                 -2.008    

Slack (VIOLATED) :        -1.967ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 0.632ns (9.508%)  route 6.015ns (90.492%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 r  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.981     5.798    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X33Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.895 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_3__20/O
                         net (fo=2, routed)           0.424     6.319    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_3__20_n_0
    SLICE_X33Y161        LUT6 (Prop_lut6_I5_O)        0.097     6.416 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[0]_i_1__20/O
                         net (fo=1, routed)           0.000     6.416    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/next_state[0]
    SLICE_X33Y161        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X33Y161        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.109     4.419    
    SLICE_X33Y161        FDRE (Setup_fdre_C_D)        0.030     4.449    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.449    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                 -1.967    

Slack (VIOLATED) :        -1.966ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.632ns (9.511%)  route 6.013ns (90.489%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 4.174 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 r  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.969     5.786    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X44Y155        LUT6 (Prop_lut6_I0_O)        0.097     5.883 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_3__18/O
                         net (fo=2, routed)           0.434     6.317    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_3__18_n_0
    SLICE_X44Y155        LUT6 (Prop_lut6_I5_O)        0.097     6.414 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[0]_i_1__18/O
                         net (fo=1, routed)           0.000     6.414    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/next_state[0]
    SLICE_X44Y155        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.270     4.174    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_o
    SLICE_X44Y155        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.353     4.527    
                         clock uncertainty           -0.109     4.418    
    SLICE_X44Y155        FDRE (Setup_fdre_C_D)        0.030     4.448    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.448    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                 -1.966    

Slack (VIOLATED) :        -1.815ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 0.773ns (11.915%)  route 5.715ns (88.085%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 4.168 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.675     4.785    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/s_daddr_o[2]
    SLICE_X53Y170        MUXF7 (Prop_muxf7_S_O)       0.203     4.988 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/slaveRegDo_mux_5_reg[0]_i_3/O
                         net (fo=1, routed)           1.040     6.028    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[2]_44
    SLICE_X39Y167        LUT6 (Prop_lut6_I1_O)        0.229     6.257 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/slaveRegDo_mux_5[0]_i_1/O
                         net (fo=1, routed)           0.000     6.257    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg_n_15
    SLICE_X39Y167        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.264     4.168    probey/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X39Y167        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/C
                         clock pessimism              0.353     4.521    
                         clock uncertainty           -0.109     4.412    
    SLICE_X39Y167        FDRE (Setup_fdre_C_D)        0.030     4.442    probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]
  -------------------------------------------------------------------
                         required time                          4.442    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                 -1.815    

Slack (VIOLATED) :        -1.815ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 0.632ns (9.829%)  route 5.798ns (90.171%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.644ns = ( 4.164 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 r  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.851     5.668    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X50Y157        LUT6 (Prop_lut6_I0_O)        0.097     5.765 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_3__17/O
                         net (fo=2, routed)           0.337     6.102    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_3__17_n_0
    SLICE_X52Y157        LUT6 (Prop_lut6_I5_O)        0.097     6.199 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[0]_i_1__17/O
                         net (fo=1, routed)           0.000     6.199    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/next_state[0]
    SLICE_X52Y157        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.260     4.164    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X52Y157        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.300     4.463    
                         clock uncertainty           -0.109     4.355    
    SLICE_X52Y157        FDRE (Setup_fdre_C_D)        0.030     4.385    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                 -1.815    

Slack (VIOLATED) :        -1.806ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.932ns (14.386%)  route 5.547ns (85.614%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 4.168 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.067     4.177    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X36Y167        LUT5 (Prop_lut5_I2_O)        0.097     4.274 r  probey/inst/ila_core_inst/current_state[1]_i_3/O
                         net (fo=20, routed)          0.978     5.252    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[4]
    SLICE_X25Y176        LUT2 (Prop_lut2_I0_O)        0.247     5.499 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state[3]_i_3__23/O
                         net (fo=2, routed)           0.502     6.001    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state[3]_i_3__23_n_0
    SLICE_X25Y176        LUT6 (Prop_lut6_I5_O)        0.247     6.248 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state[0]_i_1__23/O
                         net (fo=1, routed)           0.000     6.248    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/next_state[0]
    SLICE_X25Y176        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.264     4.168    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/s_dclk_o
    SLICE_X25Y176        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.353     4.521    
                         clock uncertainty           -0.109     4.412    
    SLICE_X25Y176        FDRE (Setup_fdre_C_D)        0.030     4.442    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.442    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -1.806    

Slack (VIOLATED) :        -1.774ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 0.632ns (9.888%)  route 5.760ns (90.112%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.644ns = ( 4.164 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 f  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 f  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.851     5.668    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X50Y157        LUT6 (Prop_lut6_I0_O)        0.097     5.765 f  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_3__17/O
                         net (fo=2, routed)           0.299     6.064    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_3__17_n_0
    SLICE_X52Y157        LUT6 (Prop_lut6_I2_O)        0.097     6.161 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_1__17/O
                         net (fo=1, routed)           0.000     6.161    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/next_state[3]
    SLICE_X52Y157        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.260     4.164    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X52Y157        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.300     4.463    
                         clock uncertainty           -0.109     4.355    
    SLICE_X52Y157        FDRE (Setup_fdre_C_D)        0.033     4.388    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.388    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                 -1.774    

Slack (VIOLATED) :        -1.761ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 0.632ns (9.809%)  route 5.811ns (90.191%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 f  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 f  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.981     5.798    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X33Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.895 f  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_3__20/O
                         net (fo=2, routed)           0.220     6.115    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_3__20_n_0
    SLICE_X33Y161        LUT6 (Prop_lut6_I2_O)        0.097     6.212 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_1__20/O
                         net (fo=1, routed)           0.000     6.212    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/next_state[3]
    SLICE_X33Y161        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X33Y161        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.109     4.419    
    SLICE_X33Y161        FDRE (Setup_fdre_C_D)        0.032     4.451    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.451    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                 -1.761    

Slack (VIOLATED) :        -1.757ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.632ns (9.818%)  route 5.805ns (90.182%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 4.174 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 f  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 f  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.969     5.786    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X44Y155        LUT6 (Prop_lut6_I0_O)        0.097     5.883 f  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_3__18/O
                         net (fo=2, routed)           0.227     6.110    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_3__18_n_0
    SLICE_X44Y155        LUT6 (Prop_lut6_I2_O)        0.097     6.207 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_1__18/O
                         net (fo=1, routed)           0.000     6.207    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/next_state[3]
    SLICE_X44Y155        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.270     4.174    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_o
    SLICE_X44Y155        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.353     4.527    
                         clock uncertainty           -0.109     4.418    
    SLICE_X44Y155        FDRE (Setup_fdre_C_D)        0.032     4.450    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.450    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                 -1.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.646    -0.518    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X18Y164        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.084    -0.293    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg_n_0_[9]
    SLICE_X19Y164        LUT6 (Prop_lut6_I0_O)        0.045    -0.248 r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[8]_i_1__56/O
                         net (fo=1, routed)           0.000    -0.248    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[8]_i_1__56_n_0
    SLICE_X19Y164        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X19Y164        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.247    -0.505    
    SLICE_X19Y164        FDRE (Hold_fdre_C_D)         0.092    -0.413    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.637    -0.527    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/s_dclk_o
    SLICE_X36Y177        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.084    -0.302    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg_n_0_[9]
    SLICE_X37Y177        LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow[8]_i_1__34/O
                         net (fo=1, routed)           0.000    -0.257    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow[8]_i_1__34_n_0
    SLICE_X37Y177        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.908    -0.765    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/s_dclk_o
    SLICE_X37Y177        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.251    -0.514    
    SLICE_X37Y177        FDRE (Hold_fdre_C_D)         0.092    -0.422    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.935%)  route 0.332ns (64.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.629    -0.535    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/s_dclk_o
    SLICE_X51Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y173        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.332    -0.062    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg_n_0_[15]
    SLICE_X52Y173        LUT6 (Prop_lut6_I0_O)        0.045    -0.017 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow[14]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.017    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow[14]_i_1__43_n_0
    SLICE_X52Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.899    -0.774    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/s_dclk_o
    SLICE_X52Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[14]/C
                         clock pessimism              0.500    -0.274    
    SLICE_X52Y173        FDRE (Hold_fdre_C_D)         0.092    -0.182    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.734%)  route 0.060ns (22.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.674    -0.490    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.164    -0.326 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/Q
                         net (fo=2, routed)           0.060    -0.266    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0
    SLICE_X7Y166         LUT2 (Prop_lut2_I1_O)        0.045    -0.221 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1/O
                         net (fo=1, routed)           0.000    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0
    SLICE_X7Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.949    -0.724    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.247    -0.477    
    SLICE_X7Y166         FDPE (Hold_fdpe_C_D)         0.091    -0.386    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.281%)  route 0.105ns (42.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.645    -0.519    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X39Y152        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.105    -0.273    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_do_o[12]
    SLICE_X40Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.920    -0.753    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X40Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[11]/C
                         clock pessimism              0.249    -0.504    
    SLICE_X40Y153        FDRE (Hold_fdre_C_D)         0.066    -0.438    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.003%)  route 0.109ns (36.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.645    -0.519    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_o
    SLICE_X43Y152        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.269    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg_n_0_[2]
    SLICE_X41Y152        LUT6 (Prop_lut6_I0_O)        0.045    -0.224 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[1]_i_1__16/O
                         net (fo=1, routed)           0.000    -0.224    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[1]_i_1__16_n_0
    SLICE_X41Y152        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_o
    SLICE_X41Y152        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X41Y152        FDRE (Hold_fdre_C_D)         0.092    -0.389    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.755%)  route 0.067ns (34.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.650    -0.514    probey/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X16Y154        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y154        FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  probey/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/Q
                         net (fo=4, routed)           0.067    -0.319    probey/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1
    SLICE_X17Y154        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.926    -0.747    probey/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X17Y154        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy_reg/C
                         clock pessimism              0.246    -0.501    
    SLICE_X17Y154        FDRE (Hold_fdre_C_D)         0.016    -0.485    probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.639    -0.525    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/s_dclk_o
    SLICE_X32Y170        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[13]/Q
                         net (fo=1, routed)           0.085    -0.298    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg_n_0_[13]
    SLICE_X33Y170        LUT6 (Prop_lut6_I0_O)        0.045    -0.253 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow[12]_i_1__40/O
                         net (fo=1, routed)           0.000    -0.253    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow[12]_i_1__40_n_0
    SLICE_X33Y170        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.911    -0.762    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/s_dclk_o
    SLICE_X33Y170        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.250    -0.512    
    SLICE_X33Y170        FDRE (Hold_fdre_C_D)         0.092    -0.420    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.640    -0.524    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/s_dclk_o
    SLICE_X36Y181        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y181        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.298    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg_n_0_[11]
    SLICE_X37Y181        LUT6 (Prop_lut6_I0_O)        0.045    -0.253 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow[10]_i_1__44/O
                         net (fo=1, routed)           0.000    -0.253    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow[10]_i_1__44_n_0
    SLICE_X37Y181        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.912    -0.761    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/s_dclk_o
    SLICE_X37Y181        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.250    -0.511    
    SLICE_X37Y181        FDRE (Hold_fdre_C_D)         0.091    -0.420    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.632    -0.532    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/s_dclk_o
    SLICE_X44Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y173        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.085    -0.305    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg_n_0_[12]
    SLICE_X45Y173        LUT6 (Prop_lut6_I0_O)        0.045    -0.260 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow[11]_i_1__45/O
                         net (fo=1, routed)           0.000    -0.260    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow[11]_i_1__45_n_0
    SLICE_X45Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.904    -0.769    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/s_dclk_o
    SLICE_X45Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.250    -0.519    
    SLICE_X45Y173        FDRE (Hold_fdre_C_D)         0.092    -0.427    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 2.404 }
Period(ns):         4.808
Sources:            { clockgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         4.808       2.574      RAMB36_X1Y31     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         4.808       2.574      RAMB36_X1Y31     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         4.808       2.574      RAMB36_X0Y28     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         4.808       2.574      RAMB36_X0Y28     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         4.808       2.574      RAMB36_X0Y30     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         4.808       2.574      RAMB36_X0Y30     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         4.808       2.574      RAMB36_X0Y31     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         4.808       2.574      RAMB36_X0Y31     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         4.808       2.574      RAMB36_X1Y30     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         4.808       2.574      RAMB36_X1Y30     probey/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.808       208.552    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y161    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y161    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y161    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y161    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y160    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y160    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y160    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y160    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y160    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y160    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_18_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y158    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y158    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y158    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y158    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y163    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y163    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y163    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X34Y163    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X14Y158    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         2.404       1.354      SLICE_X14Y158    probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clockgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y19   clockgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clockgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack      -12.062ns,  Total Violation     -376.454ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.062ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.640ns  (logic 19.733ns (91.187%)  route 1.907ns (8.813%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    20.618 r  n/d/d/accum0_inferred__0_carry__5/O[1]
                         net (fo=1, routed)           0.435    21.053    n/d/d/accum0[25]
    SLICE_X56Y151        LUT6 (Prop_lut6_I4_O)        0.225    21.278 r  n/d/d/accum[25]_i_1/O
                         net (fo=1, routed)           0.000    21.278    n/d/d_n_69
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[25]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.121     9.146    
    SLICE_X56Y151        FDRE (Setup_fdre_C_D)        0.070     9.216    n/d/accum_reg[25]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                         -21.278    
  -------------------------------------------------------------------
                         slack                                -12.062    

Slack (VIOLATED) :        -12.056ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.596ns  (logic 19.822ns (91.787%)  route 1.774ns (8.213%))
  Logic Levels:           22  (CARRY4=8 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.477 r  n/d/d/accum0_inferred__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.477    n/d/d/accum0_inferred__0_carry__5_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    20.707 r  n/d/d/accum0_inferred__0_carry__6/O[1]
                         net (fo=1, routed)           0.301    21.009    n/d/d/accum0[29]
    SLICE_X57Y152        LUT6 (Prop_lut6_I4_O)        0.225    21.234 r  n/d/d/accum[29]_i_1/O
                         net (fo=1, routed)           0.000    21.234    n/d/d_n_73
    SLICE_X57Y152        FDRE                                         r  n/d/accum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X57Y152        FDRE                                         r  n/d/accum_reg[29]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.121     9.146    
    SLICE_X57Y152        FDRE (Setup_fdre_C_D)        0.032     9.178    n/d/accum_reg[29]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                         -21.234    
  -------------------------------------------------------------------
                         slack                                -12.056    

Slack (VIOLATED) :        -12.042ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.618ns  (logic 19.835ns (91.750%)  route 1.783ns (8.250%))
  Logic Levels:           22  (CARRY4=8 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.644ns = ( 8.972 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.477 r  n/d/d/accum0_inferred__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.477    n/d/d/accum0_inferred__0_carry__5_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    20.711 r  n/d/d/accum0_inferred__0_carry__6/O[3]
                         net (fo=1, routed)           0.311    21.022    n/d/d/accum0[31]
    SLICE_X54Y151        LUT6 (Prop_lut6_I4_O)        0.234    21.256 r  n/d/d/accum[31]_i_1/O
                         net (fo=1, routed)           0.000    21.256    n/d/d_n_75
    SLICE_X54Y151        FDRE                                         r  n/d/accum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.260     8.972    n/d/clk
    SLICE_X54Y151        FDRE                                         r  n/d/accum_reg[31]/C
                         clock pessimism              0.292     9.264    
                         clock uncertainty           -0.121     9.143    
    SLICE_X54Y151        FDRE (Setup_fdre_C_D)        0.072     9.215    n/d/accum_reg[31]
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                         -21.256    
  -------------------------------------------------------------------
                         slack                                -12.042    

Slack (VIOLATED) :        -12.008ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.453ns  (logic 19.483ns (90.815%)  route 1.970ns (9.185%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.829 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    20.368 r  n/d/d/accum0_inferred__0_carry__3/O[0]
                         net (fo=1, routed)           0.499    20.867    n/d/d/accum0[16]
    SLICE_X53Y148        LUT6 (Prop_lut6_I4_O)        0.224    21.091 r  n/d/d/accum[16]_i_1/O
                         net (fo=1, routed)           0.000    21.091    n/d/d_n_60
    SLICE_X53Y148        FDRE                                         r  n/d/accum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.117     8.829    n/d/clk
    SLICE_X53Y148        FDRE                                         r  n/d/accum_reg[16]/C
                         clock pessimism              0.346     9.174    
                         clock uncertainty           -0.121     9.053    
    SLICE_X53Y148        FDRE (Setup_fdre_C_D)        0.030     9.083    n/d/accum_reg[16]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                         -21.091    
  -------------------------------------------------------------------
                         slack                                -12.008    

Slack (VIOLATED) :        -11.993ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.479ns  (logic 19.644ns (91.458%)  route 1.835ns (8.542%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.829 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    20.528 r  n/d/d/accum0_inferred__0_carry__4/O[1]
                         net (fo=1, routed)           0.363    20.891    n/d/d/accum0[21]
    SLICE_X54Y149        LUT6 (Prop_lut6_I4_O)        0.225    21.116 r  n/d/d/accum[21]_i_1/O
                         net (fo=1, routed)           0.000    21.116    n/d/d_n_65
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.117     8.829    n/d/clk
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[21]/C
                         clock pessimism              0.346     9.174    
                         clock uncertainty           -0.121     9.053    
    SLICE_X54Y149        FDRE (Setup_fdre_C_D)        0.070     9.123    n/d/accum_reg[21]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -21.116    
  -------------------------------------------------------------------
                         slack                                -11.993    

Slack (VIOLATED) :        -11.984ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.469ns  (logic 19.600ns (91.294%)  route 1.869ns (8.706%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.829 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    20.479 r  n/d/d/accum0_inferred__0_carry__4/O[2]
                         net (fo=1, routed)           0.398    20.877    n/d/d/accum0[22]
    SLICE_X54Y149        LUT6 (Prop_lut6_I4_O)        0.230    21.107 r  n/d/d/accum[22]_i_1/O
                         net (fo=1, routed)           0.000    21.107    n/d/d_n_66
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.117     8.829    n/d/clk
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[22]/C
                         clock pessimism              0.346     9.174    
                         clock uncertainty           -0.121     9.053    
    SLICE_X54Y149        FDRE (Setup_fdre_C_D)        0.070     9.123    n/d/accum_reg[22]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -21.107    
  -------------------------------------------------------------------
                         slack                                -11.984    

Slack (VIOLATED) :        -11.967ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.547ns  (logic 19.750ns (91.660%)  route 1.797ns (8.340%))
  Logic Levels:           22  (CARRY4=8 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.477 r  n/d/d/accum0_inferred__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.477    n/d/d/accum0_inferred__0_carry__5_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    20.636 r  n/d/d/accum0_inferred__0_carry__6/O[0]
                         net (fo=1, routed)           0.325    20.961    n/d/d/accum0[28]
    SLICE_X56Y151        LUT6 (Prop_lut6_I4_O)        0.224    21.185 r  n/d/d/accum[28]_i_1/O
                         net (fo=1, routed)           0.000    21.185    n/d/d_n_72
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[28]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.121     9.146    
    SLICE_X56Y151        FDRE (Setup_fdre_C_D)        0.072     9.218    n/d/accum_reg[28]
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                         -21.185    
  -------------------------------------------------------------------
                         slack                                -11.967    

Slack (VIOLATED) :        -11.953ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.440ns  (logic 19.657ns (91.685%)  route 1.783ns (8.315%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.829 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    20.532 r  n/d/d/accum0_inferred__0_carry__4/O[3]
                         net (fo=1, routed)           0.311    20.844    n/d/d/accum0[23]
    SLICE_X54Y149        LUT6 (Prop_lut6_I4_O)        0.234    21.078 r  n/d/d/accum[23]_i_1/O
                         net (fo=1, routed)           0.000    21.078    n/d/d_n_67
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.117     8.829    n/d/clk
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[23]/C
                         clock pessimism              0.346     9.174    
                         clock uncertainty           -0.121     9.053    
    SLICE_X54Y149        FDRE (Setup_fdre_C_D)        0.072     9.125    n/d/accum_reg[23]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                         -21.078    
  -------------------------------------------------------------------
                         slack                                -11.953    

Slack (VIOLATED) :        -11.950ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.528ns  (logic 19.746ns (91.722%)  route 1.782ns (8.278%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    20.622 r  n/d/d/accum0_inferred__0_carry__5/O[3]
                         net (fo=1, routed)           0.310    20.932    n/d/d/accum0[27]
    SLICE_X56Y150        LUT6 (Prop_lut6_I4_O)        0.234    21.166 r  n/d/d/accum[27]_i_1/O
                         net (fo=1, routed)           0.000    21.166    n/d/d_n_71
    SLICE_X56Y150        FDRE                                         r  n/d/accum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X56Y150        FDRE                                         r  n/d/accum_reg[27]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.121     9.146    
    SLICE_X56Y150        FDRE (Setup_fdre_C_D)        0.070     9.216    n/d/accum_reg[27]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                         -21.166    
  -------------------------------------------------------------------
                         slack                                -11.950    

Slack (VIOLATED) :        -11.909ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0 rise@9.615ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.487ns  (logic 19.689ns (91.632%)  route 1.798ns (8.368%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    20.569 r  n/d/d/accum0_inferred__0_carry__5/O[2]
                         net (fo=1, routed)           0.326    20.895    n/d/d/accum0[26]
    SLICE_X56Y151        LUT6 (Prop_lut6_I4_O)        0.230    21.125 r  n/d/d/accum[26]_i_1/O
                         net (fo=1, routed)           0.000    21.125    n/d/d_n_70
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[26]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.121     9.146    
    SLICE_X56Y151        FDRE (Setup_fdre_C_D)        0.070     9.216    n/d/accum_reg[26]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                         -21.125    
  -------------------------------------------------------------------
                         slack                                -11.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.790%)  route 0.364ns (66.210%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X71Y102        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=1, routed)           0.364    -0.096    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/MD[9]
    SLICE_X71Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.051 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41/O
                         net (fo=1, routed)           0.000    -0.051    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41_n_0
    SLICE_X71Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X71Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.121    -0.202    
    SLICE_X71Y99         FDRE (Hold_fdre_C_D)         0.092    -0.110    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.207ns (37.584%)  route 0.344ns (62.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/aclk
    SLICE_X50Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/Q
                         net (fo=1, routed)           0.344    -0.091    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/Q[17]
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.043    -0.048 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[8].mlut1/O
                         net (fo=1, routed)           0.000    -0.048    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/O
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]/C
                         clock pessimism              0.504    -0.335    
                         clock uncertainty            0.121    -0.214    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107    -0.107    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.208ns (37.561%)  route 0.346ns (62.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y94         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=1, routed)           0.346    -0.090    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][15]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.044    -0.046 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[7].mlut1/O
                         net (fo=1, routed)           0.000    -0.046    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[15]
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/C
                         clock pessimism              0.504    -0.335    
                         clock uncertainty            0.121    -0.214    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107    -0.107    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.766%)  route 0.330ns (61.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y95         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=1, routed)           0.330    -0.105    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][16]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.045    -0.060 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[8].mlut0/O
                         net (fo=1, routed)           0.000    -0.060    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[16]
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/C
                         clock pessimism              0.504    -0.335    
                         clock uncertainty            0.121    -0.214    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.092    -0.122    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.317ns (57.141%)  route 0.238ns (42.859%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X50Y92         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[8]/Q
                         net (fo=2, routed)           0.238    -0.215    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X53Y92         LUT3 (Prop_lut3_I0_O)        0.099    -0.116 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.046 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.046    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X53Y92         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.833    -0.840    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y92         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.121    -0.215    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.105    -0.110    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.368%)  route 0.374ns (72.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X55Y88         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/Q
                         net (fo=1, routed)           0.374    -0.087    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/Q[7]
    SLICE_X49Y88         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.835    -0.838    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X49Y88         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/C
                         clock pessimism              0.504    -0.334    
                         clock uncertainty            0.121    -0.213    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.059    -0.154    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.148ns (23.913%)  route 0.471ns (76.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.569    -0.595    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/aclk
    SLICE_X62Y97         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/Q
                         net (fo=1, routed)           0.471     0.024    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/addrb[4]
    RAMB18_X1Y43         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.867    -0.805    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X1Y43         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
                         clock pessimism              0.509    -0.296    
                         clock uncertainty            0.121    -0.175    
    RAMB18_X1Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.045    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 n/fifo_last_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/focus_chroma_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.227ns (41.194%)  route 0.324ns (58.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    n/clk
    SLICE_X52Y139        FDRE                                         r  n/fifo_last_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y139        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  n/fifo_last_reg[183]/Q
                         net (fo=2, routed)           0.324    -0.156    n/d/fifo_last_reg[191][183]
    SLICE_X48Y141        LUT3 (Prop_lut3_I2_O)        0.099    -0.057 r  n/d/focus_chroma[183]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    n/d/focus_chroma[183]_i_1_n_0
    SLICE_X48Y141        FDRE                                         r  n/d/focus_chroma_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.830    -0.843    n/d/clk
    SLICE_X48Y141        FDRE                                         r  n/d/focus_chroma_reg[183]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.121    -0.218    
    SLICE_X48Y141        FDRE (Hold_fdre_C_D)         0.092    -0.126    n/d/focus_chroma_reg[183]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 n/d/dot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/new_novelty_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.251ns (44.494%)  route 0.313ns (55.506%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.559    -0.605    n/d/clk
    SLICE_X52Y148        FDRE                                         r  n/d/dot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  n/d/dot_reg[8]/Q
                         net (fo=2, routed)           0.313    -0.151    n/d/dot[8]
    SLICE_X49Y147        LUT5 (Prop_lut5_I3_O)        0.045    -0.106 r  n/d/new_novelty[11]_i_4/O
                         net (fo=1, routed)           0.000    -0.106    n/d/new_novelty[11]_i_4_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.041 r  n/d/new_novelty_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.041    n/new_novelty[9]
    SLICE_X49Y147        FDRE                                         r  n/new_novelty_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.832    -0.841    n/clk
    SLICE_X49Y147        FDRE                                         r  n/new_novelty_reg[9]/C
                         clock pessimism              0.504    -0.337    
                         clock uncertainty            0.121    -0.216    
    SLICE_X49Y147        FDRE (Hold_fdre_C_D)         0.105    -0.111    n/new_novelty_reg[9]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/addr_base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.227ns (40.432%)  route 0.334ns (59.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/aclk
    SLICE_X71Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/addr_base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/addr_base_reg[4]/Q
                         net (fo=2, routed)           0.334    -0.139    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/addr_base_reg[9][4]
    SLICE_X71Y99         LUT5 (Prop_lut5_I0_O)        0.099    -0.040 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].mux41/O
                         net (fo=1, routed)           0.000    -0.040    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].mux41_n_0
    SLICE_X71Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X71Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.121    -0.202    
    SLICE_X71Y99         FDRE (Hold_fdre_C_D)         0.092    -0.110    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           27  Failing Endpoints,  Worst Slack       -1.411ns,  Total Violation      -25.165ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.411ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.518ns  (logic 0.438ns (17.393%)  route 2.080ns (82.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 30.083 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.340ns = ( 28.506 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.277    28.506    db0/clk
    SLICE_X72Y120        FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.341    28.847 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.365    30.212    xvga1/clean[0]
    SLICE_X72Y120        LUT6 (Prop_lut6_I2_O)        0.097    30.309 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.716    31.024    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    30.083    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.304    
                         clock uncertainty           -0.249    30.055    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.442    29.613    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.613    
                         arrival time                         -31.024    
  -------------------------------------------------------------------
                         slack                                 -1.411    

Slack (VIOLATED) :        -1.386ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.493ns  (logic 0.438ns (17.567%)  route 2.055ns (82.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 30.083 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.340ns = ( 28.506 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.277    28.506    db0/clk
    SLICE_X72Y120        FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.341    28.847 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.059    29.906    xvga1/clean[0]
    SLICE_X73Y120        LUT6 (Prop_lut6_I2_O)        0.097    30.003 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.996    30.999    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    30.083    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.304    
                         clock uncertainty           -0.249    30.055    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    29.613    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.613    
                         arrival time                         -30.999    
  -------------------------------------------------------------------
                         slack                                 -1.386    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.847ns  (logic 0.632ns (22.201%)  route 2.215ns (77.799%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 29.989 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.390ns = ( 28.456 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.227    28.456    n/clk
    SLICE_X47Y146        FDRE                                         r  n/mid_novelty_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y146        FDRE (Prop_fdre_C_Q)         0.341    28.797 r  n/mid_novelty_reg[14]/Q
                         net (fo=7, routed)           0.850    29.647    display/mid_novelty[14]
    SLICE_X48Y148        LUT4 (Prop_lut4_I2_O)        0.097    29.744 r  display/seg[5]_i_7/O
                         net (fo=1, routed)           0.617    30.361    display/seg[5]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.097    30.458 r  display/seg[5]_i_3/O
                         net (fo=1, routed)           0.748    31.206    display/seg[5]_i_3_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I1_O)        0.097    31.303 r  display/seg[5]_i_1/O
                         net (fo=1, routed)           0.000    31.303    display/seg[5]
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.124    29.989    display/clk_out2
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[5]/C
                         clock pessimism              0.220    30.210    
                         clock uncertainty           -0.249    29.961    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.030    29.991    display/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         29.991    
                         arrival time                         -31.303    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.278ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.385ns  (logic 0.438ns (18.368%)  route 1.947ns (81.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 30.083 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.340ns = ( 28.506 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.277    28.506    db0/clk
    SLICE_X72Y120        FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.341    28.847 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          1.165    30.012    xvga1/clean[1]
    SLICE_X73Y120        LUT6 (Prop_lut6_I4_O)        0.097    30.109 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.781    30.891    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    30.083    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.304    
                         clock uncertainty           -0.249    30.055    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    29.613    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.613    
                         arrival time                         -30.891    
  -------------------------------------------------------------------
                         slack                                 -1.278    

Slack (VIOLATED) :        -1.273ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.380ns  (logic 0.438ns (18.405%)  route 1.942ns (81.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 30.083 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.340ns = ( 28.506 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.277    28.506    db0/clk
    SLICE_X72Y120        FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.341    28.847 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          1.052    29.899    xvga1/clean[1]
    SLICE_X72Y119        LUT6 (Prop_lut6_I4_O)        0.097    29.996 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.889    30.886    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    30.083    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.304    
                         clock uncertainty           -0.249    30.055    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    29.613    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.613    
                         arrival time                         -30.886    
  -------------------------------------------------------------------
                         slack                                 -1.273    

Slack (VIOLATED) :        -1.211ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.744ns  (logic 0.778ns (28.357%)  route 1.966ns (71.643%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 29.989 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.388ns = ( 28.458 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.229    28.458    n/clk
    SLICE_X44Y145        FDRE                                         r  n/mid_novelty_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y145        FDRE (Prop_fdre_C_Q)         0.341    28.799 r  n/mid_novelty_reg[5]/Q
                         net (fo=8, routed)           0.837    29.636    display/mid_novelty[5]
    SLICE_X44Y146        LUT4 (Prop_lut4_I1_O)        0.101    29.737 r  display/seg[3]_i_6/O
                         net (fo=1, routed)           0.324    30.061    display/seg[3]_i_6_n_0
    SLICE_X44Y146        LUT6 (Prop_lut6_I5_O)        0.239    30.300 r  display/seg[3]_i_2/O
                         net (fo=1, routed)           0.805    31.105    display/seg[3]_i_2_n_0
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.097    31.202 r  display/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    31.202    display/seg[3]
    SLICE_X47Y147        FDRE                                         r  display/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.124    29.989    display/clk_out2
    SLICE_X47Y147        FDRE                                         r  display/seg_reg[3]/C
                         clock pessimism              0.220    30.210    
                         clock uncertainty           -0.249    29.961    
    SLICE_X47Y147        FDRE (Setup_fdre_C_D)        0.030    29.991    display/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         29.991    
                         arrival time                         -31.202    
  -------------------------------------------------------------------
                         slack                                 -1.211    

Slack (VIOLATED) :        -1.143ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.529ns  (logic 0.632ns (24.994%)  route 1.897ns (75.006%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 29.989 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.239ns = ( 28.607 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.378    28.607    n/clk
    SLICE_X48Y150        FDRE                                         r  n/mid_novelty_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y150        FDRE (Prop_fdre_C_Q)         0.341    28.948 r  n/mid_novelty_reg[24]/Q
                         net (fo=7, routed)           0.922    29.871    display/mid_novelty[24]
    SLICE_X48Y150        LUT5 (Prop_lut5_I4_O)        0.097    29.968 r  display/seg[6]_i_9/O
                         net (fo=1, routed)           0.444    30.412    display/seg[6]_i_9_n_0
    SLICE_X48Y150        LUT5 (Prop_lut5_I3_O)        0.097    30.509 r  display/seg[6]_i_5/O
                         net (fo=1, routed)           0.530    31.039    display/seg[6]_i_5_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.097    31.136 r  display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    31.136    display/seg[6]
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.124    29.989    display/clk_out2
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[6]/C
                         clock pessimism              0.220    30.210    
                         clock uncertainty           -0.249    29.961    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.032    29.993    display/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         29.993    
                         arrival time                         -31.136    
  -------------------------------------------------------------------
                         slack                                 -1.143    

Slack (VIOLATED) :        -1.138ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.525ns  (logic 0.786ns (31.125%)  route 1.739ns (68.875%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 29.991 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.239ns = ( 28.607 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.378    28.607    n/clk
    SLICE_X47Y151        FDRE                                         r  n/mid_novelty_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.341    28.948 r  n/mid_novelty_reg[31]/Q
                         net (fo=7, routed)           1.039    29.988    display/mid_novelty[31]
    SLICE_X47Y151        LUT4 (Prop_lut4_I0_O)        0.101    30.089 f  display/seg[0]_i_7/O
                         net (fo=1, routed)           0.177    30.266    display/seg[0]_i_7_n_0
    SLICE_X47Y151        LUT6 (Prop_lut6_I5_O)        0.247    30.513 f  display/seg[0]_i_4/O
                         net (fo=1, routed)           0.523    31.036    display/seg[0]_i_4_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I2_O)        0.097    31.133 r  display/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    31.133    display/seg[0]
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.126    29.991    display/clk_out2
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/C
                         clock pessimism              0.220    30.212    
                         clock uncertainty           -0.249    29.963    
    SLICE_X44Y149        FDRE (Setup_fdre_C_D)        0.032    29.995    display/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.995    
                         arrival time                         -31.133    
  -------------------------------------------------------------------
                         slack                                 -1.138    

Slack (VIOLATED) :        -1.086ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.471ns  (logic 0.778ns (31.479%)  route 1.693ns (68.521%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 29.991 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.239ns = ( 28.607 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.378    28.607    n/clk
    SLICE_X47Y151        FDRE                                         r  n/mid_novelty_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.341    28.948 r  n/mid_novelty_reg[31]/Q
                         net (fo=7, routed)           1.040    29.989    display/mid_novelty[31]
    SLICE_X47Y151        LUT5 (Prop_lut5_I2_O)        0.101    30.090 r  display/seg[2]_i_8/O
                         net (fo=1, routed)           0.381    30.471    display/seg[2]_i_8_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I5_O)        0.239    30.710 f  display/seg[2]_i_4/O
                         net (fo=1, routed)           0.272    30.982    display/seg[2]_i_4_n_0
    SLICE_X45Y145        LUT6 (Prop_lut6_I3_O)        0.097    31.079 r  display/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    31.079    display/seg[2]
    SLICE_X45Y145        FDRE                                         r  display/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.126    29.991    display/clk_out2
    SLICE_X45Y145        FDRE                                         r  display/seg_reg[2]/C
                         clock pessimism              0.220    30.212    
                         clock uncertainty           -0.249    29.963    
    SLICE_X45Y145        FDRE (Setup_fdre_C_D)        0.030    29.993    display/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.993    
                         arrival time                         -31.079    
  -------------------------------------------------------------------
                         slack                                 -1.086    

Slack (VIOLATED) :        -1.058ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.587ns  (logic 0.788ns (30.460%)  route 1.799ns (69.540%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 30.132 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.239ns = ( 28.607 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.378    28.607    n/clk
    SLICE_X48Y150        FDRE                                         r  n/mid_novelty_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y150        FDRE (Prop_fdre_C_Q)         0.341    28.948 r  n/mid_novelty_reg[24]/Q
                         net (fo=7, routed)           0.922    29.871    display/mid_novelty[24]
    SLICE_X48Y150        LUT5 (Prop_lut5_I3_O)        0.111    29.982 r  display/seg[4]_i_9/O
                         net (fo=1, routed)           0.583    30.564    display/seg[4]_i_9_n_0
    SLICE_X47Y150        LUT6 (Prop_lut6_I2_O)        0.239    30.803 r  display/seg[4]_i_6/O
                         net (fo=1, routed)           0.294    31.097    display/seg[4]_i_6_n_0
    SLICE_X47Y150        LUT5 (Prop_lut5_I4_O)        0.097    31.194 r  display/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    31.194    display/seg[4]
    SLICE_X47Y150        FDRE                                         r  display/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.267    30.132    display/clk_out2
    SLICE_X47Y150        FDRE                                         r  display/seg_reg[4]/C
                         clock pessimism              0.220    30.353    
                         clock uncertainty           -0.249    30.104    
    SLICE_X47Y150        FDRE (Setup_fdre_C_D)        0.032    30.136    display/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         30.136    
                         arrival time                         -31.194    
  -------------------------------------------------------------------
                         slack                                 -1.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.231ns (31.632%)  route 0.499ns (68.368%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.550    -0.614    chroma_calc1/clk
    SLICE_X47Y128        FDRE                                         r  chroma_calc1/chroma_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  chroma_calc1/chroma_reg[11]/Q
                         net (fo=2, routed)           0.452    -0.022    xvga1/chroma[5]
    SLICE_X59Y128        LUT6 (Prop_lut6_I5_O)        0.045     0.023 r  xvga1/hheight[5]_i_4/O
                         net (fo=1, routed)           0.048     0.071    xvga1/hheight[5]_i_4_n_0
    SLICE_X59Y128        LUT5 (Prop_lut5_I4_O)        0.045     0.116 r  xvga1/hheight[5]_i_1/O
                         net (fo=1, routed)           0.000     0.116    chroma_histogram/D[5]
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.819    -0.854    chroma_histogram/clk_out2
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[5]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.249    -0.049    
    SLICE_X59Y128        FDRE (Hold_fdre_C_D)         0.092     0.043    chroma_histogram/hheight_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.231ns (30.114%)  route 0.536ns (69.886%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    chroma_calc1/clk
    SLICE_X59Y134        FDRE                                         r  chroma_calc1/chroma_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  chroma_calc1/chroma_reg[89]/Q
                         net (fo=2, routed)           0.197    -0.271    xvga1/chroma[53]
    SLICE_X59Y134        LUT6 (Prop_lut6_I3_O)        0.045    -0.226 r  xvga1/hheight[3]_i_3/O
                         net (fo=1, routed)           0.339     0.114    xvga1/hheight[3]_i_3_n_0
    SLICE_X58Y131        LUT5 (Prop_lut5_I2_O)        0.045     0.159 r  xvga1/hheight[3]_i_1/O
                         net (fo=1, routed)           0.000     0.159    chroma_histogram/D[3]
    SLICE_X58Y131        FDRE                                         r  chroma_histogram/hheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.822    -0.851    chroma_histogram/clk_out2
    SLICE_X58Y131        FDRE                                         r  chroma_histogram/hheight_reg[3]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.249    -0.046    
    SLICE_X58Y131        FDRE (Hold_fdre_C_D)         0.121     0.075    chroma_histogram/hheight_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[142]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.231ns (30.005%)  route 0.539ns (69.995%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    chroma_calc1/clk
    SLICE_X59Y134        FDRE                                         r  chroma_calc1/chroma_reg[142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  chroma_calc1/chroma_reg[142]/Q
                         net (fo=2, routed)           0.246    -0.221    xvga1/chroma[88]
    SLICE_X59Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.176 r  xvga1/hheight[8]_i_2/O
                         net (fo=1, routed)           0.293     0.117    xvga1/hheight[8]_i_2_n_0
    SLICE_X58Y133        LUT5 (Prop_lut5_I0_O)        0.045     0.162 r  xvga1/hheight[8]_i_1/O
                         net (fo=1, routed)           0.000     0.162    chroma_histogram/D[8]
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.824    -0.849    chroma_histogram/clk_out2
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[8]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.249    -0.044    
    SLICE_X58Y133        FDRE (Hold_fdre_C_D)         0.121     0.077    chroma_histogram/hheight_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[159]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.254ns (32.509%)  route 0.527ns (67.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    chroma_calc1/clk
    SLICE_X58Y134        FDRE                                         r  chroma_calc1/chroma_reg[159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  chroma_calc1/chroma_reg[159]/Q
                         net (fo=2, routed)           0.204    -0.240    xvga1/chroma[99]
    SLICE_X58Y133        LUT6 (Prop_lut6_I3_O)        0.045    -0.195 r  xvga1/hheight[9]_i_3/O
                         net (fo=1, routed)           0.323     0.128    xvga1/hheight[9]_i_3_n_0
    SLICE_X58Y133        LUT5 (Prop_lut5_I0_O)        0.045     0.173 r  xvga1/hheight[9]_i_2/O
                         net (fo=1, routed)           0.000     0.173    chroma_histogram/D[9]
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.824    -0.849    chroma_histogram/clk_out2
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[9]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.249    -0.044    
    SLICE_X58Y133        FDRE (Hold_fdre_C_D)         0.121     0.077    chroma_histogram/hheight_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.291ns (38.566%)  route 0.464ns (61.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.554    -0.610    chroma_calc1/clk
    SLICE_X56Y133        FDRE                                         r  chroma_calc1/chroma_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y133        FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  chroma_calc1/chroma_reg[93]/Q
                         net (fo=2, routed)           0.206    -0.256    xvga1/chroma[57]
    SLICE_X56Y132        LUT6 (Prop_lut6_I3_O)        0.098    -0.158 r  xvga1/hheight[7]_i_3/O
                         net (fo=1, routed)           0.258     0.099    xvga1/hheight[7]_i_3_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I2_O)        0.045     0.144 r  xvga1/hheight[7]_i_1/O
                         net (fo=1, routed)           0.000     0.144    chroma_histogram/D[7]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.822    -0.850    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[7]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.249    -0.045    
    SLICE_X59Y132        FDRE (Hold_fdre_C_D)         0.092     0.047    chroma_histogram/hheight_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.231ns (30.525%)  route 0.526ns (69.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.548    -0.616    chroma_calc1/clk
    SLICE_X47Y126        FDRE                                         r  chroma_calc1/chroma_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  chroma_calc1/chroma_reg[40]/Q
                         net (fo=2, routed)           0.197    -0.278    xvga1/chroma[22]
    SLICE_X51Y126        LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  xvga1/hheight[2]_i_4/O
                         net (fo=1, routed)           0.328     0.096    xvga1/hheight[2]_i_4_n_0
    SLICE_X59Y128        LUT5 (Prop_lut5_I4_O)        0.045     0.141 r  xvga1/hheight[2]_i_1/O
                         net (fo=1, routed)           0.000     0.141    chroma_histogram/D[2]
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.819    -0.854    chroma_histogram/clk_out2
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[2]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.249    -0.049    
    SLICE_X59Y128        FDRE (Hold_fdre_C_D)         0.091     0.042    chroma_histogram/hheight_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 n/mid_novelty_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.231ns (30.433%)  route 0.528ns (69.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.560    -0.604    n/clk
    SLICE_X47Y146        FDRE                                         r  n/mid_novelty_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  n/mid_novelty_reg[14]/Q
                         net (fo=7, routed)           0.341    -0.122    display/mid_novelty[14]
    SLICE_X47Y148        LUT6 (Prop_lut6_I1_O)        0.045    -0.077 f  display/seg[6]_i_4/O
                         net (fo=1, routed)           0.187     0.110    display/seg[6]_i_4_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I3_O)        0.045     0.155 r  display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.155    display/seg[6]
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.832    -0.841    display/clk_out2
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[6]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.249    -0.036    
    SLICE_X48Y148        FDRE (Hold_fdre_C_D)         0.092     0.056    display/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.254ns (33.180%)  route 0.512ns (66.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.551    -0.613    chroma_calc1/clk
    SLICE_X56Y130        FDRE                                         r  chroma_calc1/chroma_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  chroma_calc1/chroma_reg[26]/Q
                         net (fo=2, routed)           0.264    -0.185    xvga1/chroma[14]
    SLICE_X58Y130        LUT6 (Prop_lut6_I3_O)        0.045    -0.140 r  xvga1/hheight[4]_i_4/O
                         net (fo=1, routed)           0.248     0.107    xvga1/hheight[4]_i_4_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I4_O)        0.045     0.152 r  xvga1/hheight[4]_i_1/O
                         net (fo=1, routed)           0.000     0.152    chroma_histogram/D[4]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.822    -0.850    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[4]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.249    -0.045    
    SLICE_X59Y132        FDRE (Hold_fdre_C_D)         0.092     0.047    chroma_histogram/hheight_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 n/mid_novelty_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.231ns (29.959%)  route 0.540ns (70.041%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.560    -0.604    n/clk
    SLICE_X48Y146        FDRE                                         r  n/mid_novelty_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  n/mid_novelty_reg[11]/Q
                         net (fo=7, routed)           0.311    -0.152    display/mid_novelty[11]
    SLICE_X44Y147        LUT6 (Prop_lut6_I0_O)        0.045    -0.107 f  display/seg[0]_i_6/O
                         net (fo=1, routed)           0.229     0.122    display/seg[0]_i_6_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I5_O)        0.045     0.167 r  display/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.167    display/seg[0]
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.833    -0.840    display/clk_out2
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.249    -0.035    
    SLICE_X44Y149        FDRE (Hold_fdre_C_D)         0.092     0.057    display/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.254ns (33.060%)  route 0.514ns (66.940%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.550    -0.614    chroma_calc1/clk
    SLICE_X60Y128        FDRE                                         r  chroma_calc1/chroma_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  chroma_calc1/chroma_reg[135]/Q
                         net (fo=2, routed)           0.059    -0.391    xvga1/chroma[81]
    SLICE_X61Y128        LUT6 (Prop_lut6_I5_O)        0.045    -0.346 r  xvga1/hheight[1]_i_2/O
                         net (fo=1, routed)           0.455     0.109    xvga1/hheight[1]_i_2_n_0
    SLICE_X61Y128        LUT5 (Prop_lut5_I0_O)        0.045     0.154 r  xvga1/hheight[1]_i_1/O
                         net (fo=1, routed)           0.000     0.154    chroma_histogram/D[1]
    SLICE_X61Y128        FDRE                                         r  chroma_histogram/hheight_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.819    -0.854    chroma_histogram/clk_out2
    SLICE_X61Y128        FDRE                                         r  chroma_histogram/hheight_reg[1]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.249    -0.049    
    SLICE_X61Y128        FDRE (Hold_fdre_C_D)         0.092     0.043    chroma_histogram/hheight_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :           27  Failing Endpoints,  Worst Slack       -1.411ns,  Total Violation      -25.165ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.411ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.518ns  (logic 0.438ns (17.393%)  route 2.080ns (82.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 30.083 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.340ns = ( 28.506 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.277    28.506    db0/clk
    SLICE_X72Y120        FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.341    28.847 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.365    30.212    xvga1/clean[0]
    SLICE_X72Y120        LUT6 (Prop_lut6_I2_O)        0.097    30.309 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.716    31.024    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    30.083    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.304    
                         clock uncertainty           -0.249    30.055    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.442    29.613    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.613    
                         arrival time                         -31.024    
  -------------------------------------------------------------------
                         slack                                 -1.411    

Slack (VIOLATED) :        -1.386ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.493ns  (logic 0.438ns (17.567%)  route 2.055ns (82.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 30.083 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.340ns = ( 28.506 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.277    28.506    db0/clk
    SLICE_X72Y120        FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.341    28.847 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.059    29.906    xvga1/clean[0]
    SLICE_X73Y120        LUT6 (Prop_lut6_I2_O)        0.097    30.003 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.996    30.999    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    30.083    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.304    
                         clock uncertainty           -0.249    30.055    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    29.613    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.613    
                         arrival time                         -30.999    
  -------------------------------------------------------------------
                         slack                                 -1.386    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.847ns  (logic 0.632ns (22.201%)  route 2.215ns (77.799%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 29.989 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.390ns = ( 28.456 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.227    28.456    n/clk
    SLICE_X47Y146        FDRE                                         r  n/mid_novelty_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y146        FDRE (Prop_fdre_C_Q)         0.341    28.797 r  n/mid_novelty_reg[14]/Q
                         net (fo=7, routed)           0.850    29.647    display/mid_novelty[14]
    SLICE_X48Y148        LUT4 (Prop_lut4_I2_O)        0.097    29.744 r  display/seg[5]_i_7/O
                         net (fo=1, routed)           0.617    30.361    display/seg[5]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.097    30.458 r  display/seg[5]_i_3/O
                         net (fo=1, routed)           0.748    31.206    display/seg[5]_i_3_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I1_O)        0.097    31.303 r  display/seg[5]_i_1/O
                         net (fo=1, routed)           0.000    31.303    display/seg[5]
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.124    29.989    display/clk_out2
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[5]/C
                         clock pessimism              0.220    30.210    
                         clock uncertainty           -0.249    29.961    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.030    29.991    display/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         29.991    
                         arrival time                         -31.303    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.278ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.385ns  (logic 0.438ns (18.368%)  route 1.947ns (81.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 30.083 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.340ns = ( 28.506 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.277    28.506    db0/clk
    SLICE_X72Y120        FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.341    28.847 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          1.165    30.012    xvga1/clean[1]
    SLICE_X73Y120        LUT6 (Prop_lut6_I4_O)        0.097    30.109 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.781    30.891    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    30.083    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.304    
                         clock uncertainty           -0.249    30.055    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    29.613    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.613    
                         arrival time                         -30.891    
  -------------------------------------------------------------------
                         slack                                 -1.278    

Slack (VIOLATED) :        -1.273ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.380ns  (logic 0.438ns (18.405%)  route 1.942ns (81.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 30.083 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.340ns = ( 28.506 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.277    28.506    db0/clk
    SLICE_X72Y120        FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.341    28.847 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          1.052    29.899    xvga1/clean[1]
    SLICE_X72Y119        LUT6 (Prop_lut6_I4_O)        0.097    29.996 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.889    30.886    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    30.083    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.304    
                         clock uncertainty           -0.249    30.055    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    29.613    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.613    
                         arrival time                         -30.886    
  -------------------------------------------------------------------
                         slack                                 -1.273    

Slack (VIOLATED) :        -1.211ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.744ns  (logic 0.778ns (28.357%)  route 1.966ns (71.643%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 29.989 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.388ns = ( 28.458 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.229    28.458    n/clk
    SLICE_X44Y145        FDRE                                         r  n/mid_novelty_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y145        FDRE (Prop_fdre_C_Q)         0.341    28.799 r  n/mid_novelty_reg[5]/Q
                         net (fo=8, routed)           0.837    29.636    display/mid_novelty[5]
    SLICE_X44Y146        LUT4 (Prop_lut4_I1_O)        0.101    29.737 r  display/seg[3]_i_6/O
                         net (fo=1, routed)           0.324    30.061    display/seg[3]_i_6_n_0
    SLICE_X44Y146        LUT6 (Prop_lut6_I5_O)        0.239    30.300 r  display/seg[3]_i_2/O
                         net (fo=1, routed)           0.805    31.105    display/seg[3]_i_2_n_0
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.097    31.202 r  display/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    31.202    display/seg[3]
    SLICE_X47Y147        FDRE                                         r  display/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.124    29.989    display/clk_out2
    SLICE_X47Y147        FDRE                                         r  display/seg_reg[3]/C
                         clock pessimism              0.220    30.210    
                         clock uncertainty           -0.249    29.961    
    SLICE_X47Y147        FDRE (Setup_fdre_C_D)        0.030    29.991    display/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         29.991    
                         arrival time                         -31.202    
  -------------------------------------------------------------------
                         slack                                 -1.211    

Slack (VIOLATED) :        -1.143ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.529ns  (logic 0.632ns (24.994%)  route 1.897ns (75.006%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 29.989 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.239ns = ( 28.607 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.378    28.607    n/clk
    SLICE_X48Y150        FDRE                                         r  n/mid_novelty_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y150        FDRE (Prop_fdre_C_Q)         0.341    28.948 r  n/mid_novelty_reg[24]/Q
                         net (fo=7, routed)           0.922    29.871    display/mid_novelty[24]
    SLICE_X48Y150        LUT5 (Prop_lut5_I4_O)        0.097    29.968 r  display/seg[6]_i_9/O
                         net (fo=1, routed)           0.444    30.412    display/seg[6]_i_9_n_0
    SLICE_X48Y150        LUT5 (Prop_lut5_I3_O)        0.097    30.509 r  display/seg[6]_i_5/O
                         net (fo=1, routed)           0.530    31.039    display/seg[6]_i_5_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.097    31.136 r  display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    31.136    display/seg[6]
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.124    29.989    display/clk_out2
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[6]/C
                         clock pessimism              0.220    30.210    
                         clock uncertainty           -0.249    29.961    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.032    29.993    display/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         29.993    
                         arrival time                         -31.136    
  -------------------------------------------------------------------
                         slack                                 -1.143    

Slack (VIOLATED) :        -1.138ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.525ns  (logic 0.786ns (31.125%)  route 1.739ns (68.875%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 29.991 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.239ns = ( 28.607 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.378    28.607    n/clk
    SLICE_X47Y151        FDRE                                         r  n/mid_novelty_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.341    28.948 r  n/mid_novelty_reg[31]/Q
                         net (fo=7, routed)           1.039    29.988    display/mid_novelty[31]
    SLICE_X47Y151        LUT4 (Prop_lut4_I0_O)        0.101    30.089 f  display/seg[0]_i_7/O
                         net (fo=1, routed)           0.177    30.266    display/seg[0]_i_7_n_0
    SLICE_X47Y151        LUT6 (Prop_lut6_I5_O)        0.247    30.513 f  display/seg[0]_i_4/O
                         net (fo=1, routed)           0.523    31.036    display/seg[0]_i_4_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I2_O)        0.097    31.133 r  display/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    31.133    display/seg[0]
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.126    29.991    display/clk_out2
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/C
                         clock pessimism              0.220    30.212    
                         clock uncertainty           -0.249    29.963    
    SLICE_X44Y149        FDRE (Setup_fdre_C_D)        0.032    29.995    display/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.995    
                         arrival time                         -31.133    
  -------------------------------------------------------------------
                         slack                                 -1.138    

Slack (VIOLATED) :        -1.086ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.471ns  (logic 0.778ns (31.479%)  route 1.693ns (68.521%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 29.991 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.239ns = ( 28.607 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.378    28.607    n/clk
    SLICE_X47Y151        FDRE                                         r  n/mid_novelty_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.341    28.948 r  n/mid_novelty_reg[31]/Q
                         net (fo=7, routed)           1.040    29.989    display/mid_novelty[31]
    SLICE_X47Y151        LUT5 (Prop_lut5_I2_O)        0.101    30.090 r  display/seg[2]_i_8/O
                         net (fo=1, routed)           0.381    30.471    display/seg[2]_i_8_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I5_O)        0.239    30.710 f  display/seg[2]_i_4/O
                         net (fo=1, routed)           0.272    30.982    display/seg[2]_i_4_n_0
    SLICE_X45Y145        LUT6 (Prop_lut6_I3_O)        0.097    31.079 r  display/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    31.079    display/seg[2]
    SLICE_X45Y145        FDRE                                         r  display/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.126    29.991    display/clk_out2
    SLICE_X45Y145        FDRE                                         r  display/seg_reg[2]/C
                         clock pessimism              0.220    30.212    
                         clock uncertainty           -0.249    29.963    
    SLICE_X45Y145        FDRE (Setup_fdre_C_D)        0.030    29.993    display/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.993    
                         arrival time                         -31.079    
  -------------------------------------------------------------------
                         slack                                 -1.086    

Slack (VIOLATED) :        -1.058ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.587ns  (logic 0.788ns (30.460%)  route 1.799ns (69.540%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 30.132 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.239ns = ( 28.607 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.378    28.607    n/clk
    SLICE_X48Y150        FDRE                                         r  n/mid_novelty_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y150        FDRE (Prop_fdre_C_Q)         0.341    28.948 r  n/mid_novelty_reg[24]/Q
                         net (fo=7, routed)           0.922    29.871    display/mid_novelty[24]
    SLICE_X48Y150        LUT5 (Prop_lut5_I3_O)        0.111    29.982 r  display/seg[4]_i_9/O
                         net (fo=1, routed)           0.583    30.564    display/seg[4]_i_9_n_0
    SLICE_X47Y150        LUT6 (Prop_lut6_I2_O)        0.239    30.803 r  display/seg[4]_i_6/O
                         net (fo=1, routed)           0.294    31.097    display/seg[4]_i_6_n_0
    SLICE_X47Y150        LUT5 (Prop_lut5_I4_O)        0.097    31.194 r  display/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    31.194    display/seg[4]
    SLICE_X47Y150        FDRE                                         r  display/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.267    30.132    display/clk_out2
    SLICE_X47Y150        FDRE                                         r  display/seg_reg[4]/C
                         clock pessimism              0.220    30.353    
                         clock uncertainty           -0.249    30.104    
    SLICE_X47Y150        FDRE (Setup_fdre_C_D)        0.032    30.136    display/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         30.136    
                         arrival time                         -31.194    
  -------------------------------------------------------------------
                         slack                                 -1.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.231ns (31.632%)  route 0.499ns (68.368%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.550    -0.614    chroma_calc1/clk
    SLICE_X47Y128        FDRE                                         r  chroma_calc1/chroma_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  chroma_calc1/chroma_reg[11]/Q
                         net (fo=2, routed)           0.452    -0.022    xvga1/chroma[5]
    SLICE_X59Y128        LUT6 (Prop_lut6_I5_O)        0.045     0.023 r  xvga1/hheight[5]_i_4/O
                         net (fo=1, routed)           0.048     0.071    xvga1/hheight[5]_i_4_n_0
    SLICE_X59Y128        LUT5 (Prop_lut5_I4_O)        0.045     0.116 r  xvga1/hheight[5]_i_1/O
                         net (fo=1, routed)           0.000     0.116    chroma_histogram/D[5]
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.819    -0.854    chroma_histogram/clk_out2
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[5]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.249    -0.049    
    SLICE_X59Y128        FDRE (Hold_fdre_C_D)         0.092     0.043    chroma_histogram/hheight_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.231ns (30.114%)  route 0.536ns (69.886%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    chroma_calc1/clk
    SLICE_X59Y134        FDRE                                         r  chroma_calc1/chroma_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  chroma_calc1/chroma_reg[89]/Q
                         net (fo=2, routed)           0.197    -0.271    xvga1/chroma[53]
    SLICE_X59Y134        LUT6 (Prop_lut6_I3_O)        0.045    -0.226 r  xvga1/hheight[3]_i_3/O
                         net (fo=1, routed)           0.339     0.114    xvga1/hheight[3]_i_3_n_0
    SLICE_X58Y131        LUT5 (Prop_lut5_I2_O)        0.045     0.159 r  xvga1/hheight[3]_i_1/O
                         net (fo=1, routed)           0.000     0.159    chroma_histogram/D[3]
    SLICE_X58Y131        FDRE                                         r  chroma_histogram/hheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.822    -0.851    chroma_histogram/clk_out2
    SLICE_X58Y131        FDRE                                         r  chroma_histogram/hheight_reg[3]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.249    -0.046    
    SLICE_X58Y131        FDRE (Hold_fdre_C_D)         0.121     0.075    chroma_histogram/hheight_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[142]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.231ns (30.005%)  route 0.539ns (69.995%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    chroma_calc1/clk
    SLICE_X59Y134        FDRE                                         r  chroma_calc1/chroma_reg[142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  chroma_calc1/chroma_reg[142]/Q
                         net (fo=2, routed)           0.246    -0.221    xvga1/chroma[88]
    SLICE_X59Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.176 r  xvga1/hheight[8]_i_2/O
                         net (fo=1, routed)           0.293     0.117    xvga1/hheight[8]_i_2_n_0
    SLICE_X58Y133        LUT5 (Prop_lut5_I0_O)        0.045     0.162 r  xvga1/hheight[8]_i_1/O
                         net (fo=1, routed)           0.000     0.162    chroma_histogram/D[8]
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.824    -0.849    chroma_histogram/clk_out2
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[8]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.249    -0.044    
    SLICE_X58Y133        FDRE (Hold_fdre_C_D)         0.121     0.077    chroma_histogram/hheight_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[159]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.254ns (32.509%)  route 0.527ns (67.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    chroma_calc1/clk
    SLICE_X58Y134        FDRE                                         r  chroma_calc1/chroma_reg[159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  chroma_calc1/chroma_reg[159]/Q
                         net (fo=2, routed)           0.204    -0.240    xvga1/chroma[99]
    SLICE_X58Y133        LUT6 (Prop_lut6_I3_O)        0.045    -0.195 r  xvga1/hheight[9]_i_3/O
                         net (fo=1, routed)           0.323     0.128    xvga1/hheight[9]_i_3_n_0
    SLICE_X58Y133        LUT5 (Prop_lut5_I0_O)        0.045     0.173 r  xvga1/hheight[9]_i_2/O
                         net (fo=1, routed)           0.000     0.173    chroma_histogram/D[9]
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.824    -0.849    chroma_histogram/clk_out2
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[9]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.249    -0.044    
    SLICE_X58Y133        FDRE (Hold_fdre_C_D)         0.121     0.077    chroma_histogram/hheight_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.291ns (38.566%)  route 0.464ns (61.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.554    -0.610    chroma_calc1/clk
    SLICE_X56Y133        FDRE                                         r  chroma_calc1/chroma_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y133        FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  chroma_calc1/chroma_reg[93]/Q
                         net (fo=2, routed)           0.206    -0.256    xvga1/chroma[57]
    SLICE_X56Y132        LUT6 (Prop_lut6_I3_O)        0.098    -0.158 r  xvga1/hheight[7]_i_3/O
                         net (fo=1, routed)           0.258     0.099    xvga1/hheight[7]_i_3_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I2_O)        0.045     0.144 r  xvga1/hheight[7]_i_1/O
                         net (fo=1, routed)           0.000     0.144    chroma_histogram/D[7]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.822    -0.850    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[7]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.249    -0.045    
    SLICE_X59Y132        FDRE (Hold_fdre_C_D)         0.092     0.047    chroma_histogram/hheight_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.231ns (30.525%)  route 0.526ns (69.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.548    -0.616    chroma_calc1/clk
    SLICE_X47Y126        FDRE                                         r  chroma_calc1/chroma_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  chroma_calc1/chroma_reg[40]/Q
                         net (fo=2, routed)           0.197    -0.278    xvga1/chroma[22]
    SLICE_X51Y126        LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  xvga1/hheight[2]_i_4/O
                         net (fo=1, routed)           0.328     0.096    xvga1/hheight[2]_i_4_n_0
    SLICE_X59Y128        LUT5 (Prop_lut5_I4_O)        0.045     0.141 r  xvga1/hheight[2]_i_1/O
                         net (fo=1, routed)           0.000     0.141    chroma_histogram/D[2]
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.819    -0.854    chroma_histogram/clk_out2
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[2]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.249    -0.049    
    SLICE_X59Y128        FDRE (Hold_fdre_C_D)         0.091     0.042    chroma_histogram/hheight_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 n/mid_novelty_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.231ns (30.433%)  route 0.528ns (69.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.560    -0.604    n/clk
    SLICE_X47Y146        FDRE                                         r  n/mid_novelty_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  n/mid_novelty_reg[14]/Q
                         net (fo=7, routed)           0.341    -0.122    display/mid_novelty[14]
    SLICE_X47Y148        LUT6 (Prop_lut6_I1_O)        0.045    -0.077 f  display/seg[6]_i_4/O
                         net (fo=1, routed)           0.187     0.110    display/seg[6]_i_4_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I3_O)        0.045     0.155 r  display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.155    display/seg[6]
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.832    -0.841    display/clk_out2
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[6]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.249    -0.036    
    SLICE_X48Y148        FDRE (Hold_fdre_C_D)         0.092     0.056    display/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.254ns (33.180%)  route 0.512ns (66.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.551    -0.613    chroma_calc1/clk
    SLICE_X56Y130        FDRE                                         r  chroma_calc1/chroma_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  chroma_calc1/chroma_reg[26]/Q
                         net (fo=2, routed)           0.264    -0.185    xvga1/chroma[14]
    SLICE_X58Y130        LUT6 (Prop_lut6_I3_O)        0.045    -0.140 r  xvga1/hheight[4]_i_4/O
                         net (fo=1, routed)           0.248     0.107    xvga1/hheight[4]_i_4_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I4_O)        0.045     0.152 r  xvga1/hheight[4]_i_1/O
                         net (fo=1, routed)           0.000     0.152    chroma_histogram/D[4]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.822    -0.850    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[4]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.249    -0.045    
    SLICE_X59Y132        FDRE (Hold_fdre_C_D)         0.092     0.047    chroma_histogram/hheight_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 n/mid_novelty_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.231ns (29.959%)  route 0.540ns (70.041%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.560    -0.604    n/clk
    SLICE_X48Y146        FDRE                                         r  n/mid_novelty_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  n/mid_novelty_reg[11]/Q
                         net (fo=7, routed)           0.311    -0.152    display/mid_novelty[11]
    SLICE_X44Y147        LUT6 (Prop_lut6_I0_O)        0.045    -0.107 f  display/seg[0]_i_6/O
                         net (fo=1, routed)           0.229     0.122    display/seg[0]_i_6_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I5_O)        0.045     0.167 r  display/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.167    display/seg[0]
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.833    -0.840    display/clk_out2
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.249    -0.035    
    SLICE_X44Y149        FDRE (Hold_fdre_C_D)         0.092     0.057    display/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.254ns (33.060%)  route 0.514ns (66.940%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.550    -0.614    chroma_calc1/clk
    SLICE_X60Y128        FDRE                                         r  chroma_calc1/chroma_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  chroma_calc1/chroma_reg[135]/Q
                         net (fo=2, routed)           0.059    -0.391    xvga1/chroma[81]
    SLICE_X61Y128        LUT6 (Prop_lut6_I5_O)        0.045    -0.346 r  xvga1/hheight[1]_i_2/O
                         net (fo=1, routed)           0.455     0.109    xvga1/hheight[1]_i_2_n_0
    SLICE_X61Y128        LUT5 (Prop_lut5_I0_O)        0.045     0.154 r  xvga1/hheight[1]_i_1/O
                         net (fo=1, routed)           0.000     0.154    chroma_histogram/D[1]
    SLICE_X61Y128        FDRE                                         r  chroma_histogram/hheight_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.819    -0.854    chroma_histogram/clk_out2
    SLICE_X61Y128        FDRE                                         r  chroma_histogram/hheight_reg[1]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.249    -0.049    
    SLICE_X61Y128        FDRE (Hold_fdre_C_D)         0.092     0.043    chroma_histogram/hheight_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.587ns (13.730%)  route 3.688ns (86.270%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 14.596 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[7]/Q
                         net (fo=42, routed)          2.718     2.704    xvga1/hcount[7]
    SLICE_X52Y133        LUT6 (Prop_lut6_I2_O)        0.097     2.801 r  xvga1/hheight[9]_i_4/O
                         net (fo=1, routed)           0.971     3.771    xvga1/hheight[9]_i_4_n_0
    SLICE_X58Y133        LUT5 (Prop_lut5_I2_O)        0.097     3.868 r  xvga1/hheight[9]_i_2/O
                         net (fo=1, routed)           0.000     3.868    chroma_histogram/D[9]
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.115    14.596    chroma_histogram/clk_out2
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[9]/C
                         clock pessimism              0.346    14.942    
                         clock uncertainty           -0.129    14.813    
    SLICE_X58Y133        FDRE (Setup_fdre_C_D)        0.072    14.885    chroma_histogram/hheight_reg[9]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.017    

Slack (MET) :             11.110ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.722ns (18.915%)  route 3.095ns (81.085%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 14.699 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.275    -0.342    xvga1/clk_out2
    SLICE_X73Y121        FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.313    -0.029 f  xvga1/hcount_reg[1]/Q
                         net (fo=8, routed)           0.739     0.710    xvga1/hcount[1]
    SLICE_X73Y120        LUT4 (Prop_lut4_I0_O)        0.215     0.925 f  xvga1/hblank_i_5/O
                         net (fo=9, routed)           0.945     1.870    xvga1/hblank_i_5_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I5_O)        0.097     1.967 f  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.558     2.525    xvga1/hreset
    SLICE_X66Y130        LUT6 (Prop_lut6_I5_O)        0.097     2.622 f  xvga1/blank_i_1/O
                         net (fo=2, routed)           0.853     3.475    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    14.699    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.363    15.061    
                         clock uncertainty           -0.129    14.933    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.585    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -3.475    
  -------------------------------------------------------------------
                         slack                                 11.110    

Slack (MET) :             11.262ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.587ns (14.740%)  route 3.395ns (85.260%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 14.590 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.763     2.749    xvga1/hcount[6]
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.097     2.846 r  xvga1/hheight[2]_i_3/O
                         net (fo=1, routed)           0.632     3.478    xvga1/hheight[2]_i_3_n_0
    SLICE_X59Y128        LUT5 (Prop_lut5_I2_O)        0.097     3.575 r  xvga1/hheight[2]_i_1/O
                         net (fo=1, routed)           0.000     3.575    chroma_histogram/D[2]
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.109    14.590    chroma_histogram/clk_out2
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[2]/C
                         clock pessimism              0.346    14.936    
                         clock uncertainty           -0.129    14.807    
    SLICE_X59Y128        FDRE (Setup_fdre_C_D)        0.030    14.837    chroma_histogram/hheight_reg[2]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 11.262    

Slack (MET) :             11.331ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.587ns (14.975%)  route 3.333ns (85.025%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 14.595 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[7]/Q
                         net (fo=42, routed)          2.716     2.702    xvga1/hcount[7]
    SLICE_X49Y132        LUT6 (Prop_lut6_I2_O)        0.097     2.799 r  xvga1/hheight[6]_i_4/O
                         net (fo=1, routed)           0.616     3.416    xvga1/hheight[6]_i_4_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I4_O)        0.097     3.513 r  xvga1/hheight[6]_i_1/O
                         net (fo=1, routed)           0.000     3.513    chroma_histogram/D[6]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.114    14.595    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[6]/C
                         clock pessimism              0.346    14.941    
                         clock uncertainty           -0.129    14.812    
    SLICE_X59Y132        FDRE (Setup_fdre_C_D)        0.032    14.844    chroma_histogram/hheight_reg[6]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                 11.331    

Slack (MET) :             11.470ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.587ns (15.523%)  route 3.195ns (84.477%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 14.595 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.476     2.462    xvga1/hcount[6]
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.097     2.559 r  xvga1/hheight[4]_i_3/O
                         net (fo=1, routed)           0.718     3.277    xvga1/hheight[4]_i_3_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I2_O)        0.097     3.374 r  xvga1/hheight[4]_i_1/O
                         net (fo=1, routed)           0.000     3.374    chroma_histogram/D[4]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.114    14.595    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[4]/C
                         clock pessimism              0.346    14.941    
                         clock uncertainty           -0.129    14.812    
    SLICE_X59Y132        FDRE (Setup_fdre_C_D)        0.033    14.845    chroma_histogram/hheight_reg[4]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                 11.470    

Slack (MET) :             11.499ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.587ns (15.644%)  route 3.165ns (84.356%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 14.595 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.478     2.464    xvga1/hcount[6]
    SLICE_X59Y133        LUT6 (Prop_lut6_I4_O)        0.097     2.561 r  xvga1/hheight[7]_i_2/O
                         net (fo=1, routed)           0.687     3.248    xvga1/hheight[7]_i_2_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I0_O)        0.097     3.345 r  xvga1/hheight[7]_i_1/O
                         net (fo=1, routed)           0.000     3.345    chroma_histogram/D[7]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.114    14.595    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[7]/C
                         clock pessimism              0.346    14.941    
                         clock uncertainty           -0.129    14.812    
    SLICE_X59Y132        FDRE (Setup_fdre_C_D)        0.032    14.844    chroma_histogram/hheight_reg[7]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 11.499    

Slack (MET) :             11.561ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.587ns (15.916%)  route 3.101ns (84.084%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 14.592 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.340     2.325    xvga1/hcount[6]
    SLICE_X47Y128        LUT6 (Prop_lut6_I4_O)        0.097     2.422 r  xvga1/hheight[0]_i_4/O
                         net (fo=1, routed)           0.762     3.184    xvga1/hheight[0]_i_4_n_0
    SLICE_X61Y129        LUT5 (Prop_lut5_I4_O)        0.097     3.281 r  xvga1/hheight[0]_i_1/O
                         net (fo=1, routed)           0.000     3.281    chroma_histogram/D[0]
    SLICE_X61Y129        FDRE                                         r  chroma_histogram/hheight_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.111    14.592    chroma_histogram/clk_out2
    SLICE_X61Y129        FDRE                                         r  chroma_histogram/hheight_reg[0]/C
                         clock pessimism              0.346    14.938    
                         clock uncertainty           -0.129    14.809    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.033    14.842    chroma_histogram/hheight_reg[0]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                 11.561    

Slack (MET) :             11.609ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.587ns (15.948%)  route 3.094ns (84.052%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 14.596 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[7]/Q
                         net (fo=42, routed)          2.425     2.411    xvga1/hcount[7]
    SLICE_X53Y131        LUT6 (Prop_lut6_I2_O)        0.097     2.508 r  xvga1/hheight[8]_i_4/O
                         net (fo=1, routed)           0.668     3.177    xvga1/hheight[8]_i_4_n_0
    SLICE_X58Y133        LUT5 (Prop_lut5_I4_O)        0.097     3.274 r  xvga1/hheight[8]_i_1/O
                         net (fo=1, routed)           0.000     3.274    chroma_histogram/D[8]
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.115    14.596    chroma_histogram/clk_out2
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[8]/C
                         clock pessimism              0.346    14.942    
                         clock uncertainty           -0.129    14.813    
    SLICE_X58Y133        FDRE (Setup_fdre_C_D)        0.070    14.883    chroma_histogram/hheight_reg[8]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                 11.609    

Slack (MET) :             11.769ns  (required time - arrival time)
  Source:                 display/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.632ns (18.193%)  route 2.842ns (81.807%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 14.607 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.230    -0.387    display/clk_out2
    SLICE_X36Y141        FDRE                                         r  display/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y141        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  display/counter_reg[11]/Q
                         net (fo=47, routed)          1.800     1.754    display/counter_reg[11]
    SLICE_X45Y149        LUT6 (Prop_lut6_I4_O)        0.097     1.851 r  display/seg[0]_i_8/O
                         net (fo=1, routed)           0.347     2.198    display/seg[0]_i_8_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.097     2.295 r  display/seg[0]_i_5/O
                         net (fo=1, routed)           0.695     2.990    display/seg[0]_i_5_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I3_O)        0.097     3.087 r  display/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.087    display/seg[0]
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.126    14.607    display/clk_out2
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/C
                         clock pessimism              0.346    14.953    
                         clock uncertainty           -0.129    14.824    
    SLICE_X44Y149        FDRE (Setup_fdre_C_D)        0.032    14.856    display/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                 11.769    

Slack (MET) :             11.822ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.625ns (20.167%)  route 2.474ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 14.659 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.275    -0.342    xvga1/clk_out2
    SLICE_X73Y121        FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.313    -0.029 r  xvga1/hcount_reg[1]/Q
                         net (fo=8, routed)           0.739     0.710    xvga1/hcount[1]
    SLICE_X73Y120        LUT4 (Prop_lut4_I0_O)        0.215     0.925 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           0.945     1.870    xvga1/hblank_i_5_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I5_O)        0.097     1.967 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.790     2.757    xvga1/hreset
    SLICE_X73Y120        FDRE                                         r  xvga1/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.178    14.659    xvga1/clk_out2
    SLICE_X73Y120        FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.363    15.022    
                         clock uncertainty           -0.129    14.893    
    SLICE_X73Y120        FDRE (Setup_fdre_C_R)       -0.314    14.579    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                 11.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 chroma_histogram/blank1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.227ns (77.232%)  route 0.067ns (22.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.556    -0.608    chroma_histogram/clk_out2
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/blank1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y132        FDRE (Prop_fdre_C_Q)         0.128    -0.480 f  chroma_histogram/blank1_reg/Q
                         net (fo=2, routed)           0.067    -0.413    chroma_histogram/blank1
    SLICE_X64Y132        LUT2 (Prop_lut2_I1_O)        0.099    -0.314 r  chroma_histogram/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    chroma_histogram/pixel[0]_i_1_n_0
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.826    -0.847    chroma_histogram/clk_out2
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/pixel_reg[0]/C
                         clock pessimism              0.239    -0.608    
                         clock uncertainty            0.129    -0.480    
    SLICE_X64Y132        FDRE (Hold_fdre_C_D)         0.091    -0.389    chroma_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.406%)  route 0.089ns (26.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.553    -0.611    xvga1/clk_out2
    SLICE_X66Y129        FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y129        FDRE (Prop_fdre_C_Q)         0.148    -0.463 r  xvga1/vcount_reg[4]/Q
                         net (fo=5, routed)           0.089    -0.374    xvga1/vcount[4]
    SLICE_X66Y129        LUT6 (Prop_lut6_I2_O)        0.098    -0.276 r  xvga1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    xvga1/vcount[5]_i_1_n_0
    SLICE_X66Y129        FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.823    -0.850    xvga1/clk_out2
    SLICE_X66Y129        FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.239    -0.611    
                         clock uncertainty            0.129    -0.483    
    SLICE_X66Y129        FDRE (Hold_fdre_C_D)         0.121    -0.362    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.990%)  route 0.140ns (43.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.553    -0.611    xvga1/clk_out2
    SLICE_X65Y129        FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.470 f  xvga1/vcount_reg[3]/Q
                         net (fo=7, routed)           0.140    -0.330    xvga1/vcount[3]
    SLICE_X65Y130        LUT1 (Prop_lut1_I0_O)        0.045    -0.285 r  xvga1/vheight[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    chroma_histogram/vcount_reg[8][3]
    SLICE_X65Y130        FDRE                                         r  chroma_histogram/vheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.824    -0.849    chroma_histogram/clk_out2
    SLICE_X65Y130        FDRE                                         r  chroma_histogram/vheight_reg[3]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.129    -0.468    
    SLICE_X65Y130        FDRE (Hold_fdre_C_D)         0.092    -0.376    chroma_histogram/vheight_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 xvga1/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/blank1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.522%)  route 0.176ns (55.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.554    -0.610    xvga1/clk_out2
    SLICE_X65Y130        FDRE                                         r  xvga1/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  xvga1/blank_reg/Q
                         net (fo=1, routed)           0.176    -0.293    chroma_histogram/blank
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/blank1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.826    -0.847    chroma_histogram/clk_out2
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/blank1_reg/C
                         clock pessimism              0.253    -0.594    
                         clock uncertainty            0.129    -0.466    
    SLICE_X64Y132        FDRE (Hold_fdre_C_D)         0.075    -0.391    chroma_histogram/blank1_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_delay_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.454%)  route 0.188ns (59.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.554    -0.610    xvga1/clk_out2
    SLICE_X65Y130        FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.188    -0.294    vsync
    SLICE_X62Y131        SRL16E                                       r  vsync_delay_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.823    -0.849    clk_65mhz
    SLICE_X62Y131        SRL16E                                       r  vsync_delay_reg[1]_srl2/CLK
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.129    -0.446    
    SLICE_X62Y131        SRL16E (Hold_srl16e_CLK_D)
                                                      0.048    -0.398    vsync_delay_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.707%)  route 0.174ns (48.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.555    -0.609    xvga1/clk_out2
    SLICE_X65Y131        FDRE                                         r  xvga1/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  xvga1/vcount_reg[6]/Q
                         net (fo=7, routed)           0.174    -0.294    xvga1/vcount[6]
    SLICE_X63Y131        LUT1 (Prop_lut1_I0_O)        0.045    -0.249 r  xvga1/vheight[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    chroma_histogram/vcount_reg[8][6]
    SLICE_X63Y131        FDRE                                         r  chroma_histogram/vheight_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.823    -0.849    chroma_histogram/clk_out2
    SLICE_X63Y131        FDRE                                         r  chroma_histogram/vheight_reg[6]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.129    -0.446    
    SLICE_X63Y131        FDRE (Hold_fdre_C_D)         0.091    -0.355    chroma_histogram/vheight_reg[6]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.226ns (62.605%)  route 0.135ns (37.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.555    -0.609    xvga1/clk_out2
    SLICE_X65Y131        FDRE                                         r  xvga1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.128    -0.481 f  xvga1/vcount_reg[7]/Q
                         net (fo=6, routed)           0.135    -0.346    xvga1/vcount[7]
    SLICE_X63Y131        LUT1 (Prop_lut1_I0_O)        0.098    -0.248 r  xvga1/vheight[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    chroma_histogram/vcount_reg[8][7]
    SLICE_X63Y131        FDRE                                         r  chroma_histogram/vheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.823    -0.849    chroma_histogram/clk_out2
    SLICE_X63Y131        FDRE                                         r  chroma_histogram/vheight_reg[7]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.129    -0.446    
    SLICE_X63Y131        FDRE (Hold_fdre_C_D)         0.092    -0.354    chroma_histogram/vheight_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.365%)  route 0.172ns (47.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.579    -0.585    xvga1/clk_out2
    SLICE_X73Y121        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.172    -0.272    xvga1/hcount[0]
    SLICE_X73Y120        LUT5 (Prop_lut5_I2_O)        0.048    -0.224 r  xvga1/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    xvga1/p_0_in[4]
    SLICE_X73Y120        FDRE                                         r  xvga1/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.850    -0.823    xvga1/clk_out2
    SLICE_X73Y120        FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.129    -0.442    
    SLICE_X73Y120        FDRE (Hold_fdre_C_D)         0.105    -0.337    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.867%)  route 0.159ns (43.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.550    -0.614    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  xvga1/hcount_reg[8]/Q
                         net (fo=21, routed)          0.159    -0.292    xvga1/hcount[8]
    SLICE_X66Y126        LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  xvga1/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    xvga1/p_0_in[8]
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.819    -0.854    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[8]/C
                         clock pessimism              0.240    -0.614    
                         clock uncertainty            0.129    -0.486    
    SLICE_X66Y126        FDRE (Hold_fdre_C_D)         0.121    -0.365    xvga1/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.246ns (62.339%)  route 0.149ns (37.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.553    -0.611    xvga1/clk_out2
    SLICE_X66Y129        FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y129        FDRE (Prop_fdre_C_Q)         0.148    -0.463 f  xvga1/vcount_reg[4]/Q
                         net (fo=5, routed)           0.149    -0.315    xvga1/vcount[4]
    SLICE_X66Y131        LUT1 (Prop_lut1_I0_O)        0.098    -0.217 r  xvga1/vheight[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    chroma_histogram/vcount_reg[8][4]
    SLICE_X66Y131        FDRE                                         r  chroma_histogram/vheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.825    -0.848    chroma_histogram/clk_out2
    SLICE_X66Y131        FDRE                                         r  chroma_histogram/vheight_reg[4]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.129    -0.467    
    SLICE_X66Y131        FDRE (Hold_fdre_C_D)         0.120    -0.347    chroma_histogram/vheight_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           89  Failing Endpoints,  Worst Slack      -15.553ns,  Total Violation    -1313.516ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.610ns,  Total Violation       -1.106ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.553ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.872ns  (logic 18.341ns (92.297%)  route 1.531ns (7.703%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 4.024 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.107    18.800 r  n/d/d/out__9/P[31]
                         net (fo=4, routed)           0.710    19.510    probey/inst/ila_core_inst/probe5[31]
    SLICE_X56Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.120     4.024    probey/inst/ila_core_inst/out
    SLICE_X56Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/CLK
                         clock pessimism              0.220     4.244    
                         clock uncertainty           -0.241     4.003    
    SLICE_X56Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     3.956    probey/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8
  -------------------------------------------------------------------
                         required time                          3.956    
                         arrival time                         -19.510    
  -------------------------------------------------------------------
                         slack                                -15.553    

Slack (VIOLATED) :        -15.471ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.785ns  (logic 18.341ns (92.700%)  route 1.444ns (7.300%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[33])
                                                      1.107    18.800 r  n/d/d/out__9/P[33]
                         net (fo=2, routed)           0.623    19.423    probey/inst/ila_core_inst/probe5[33]
    SLICE_X58Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.241     4.004    
    SLICE_X58Y148        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     3.952    probey/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8
  -------------------------------------------------------------------
                         required time                          3.952    
                         arrival time                         -19.423    
  -------------------------------------------------------------------
                         slack                                -15.471    

Slack (VIOLATED) :        -15.464ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.786ns  (logic 18.341ns (92.698%)  route 1.445ns (7.302%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 4.024 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.107    18.800 r  n/d/d/out__9/P[12]
                         net (fo=4, routed)           0.624    19.424    probey/inst/ila_core_inst/probe5[12]
    SLICE_X56Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.120     4.024    probey/inst/ila_core_inst/out
    SLICE_X56Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism              0.220     4.244    
                         clock uncertainty           -0.241     4.003    
    SLICE_X56Y148        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.959    probey/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                          3.959    
                         arrival time                         -19.424    
  -------------------------------------------------------------------
                         slack                                -15.464    

Slack (VIOLATED) :        -15.460ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.762ns  (logic 18.341ns (92.810%)  route 1.421ns (7.190%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    18.800 r  n/d/d/out__9/P[19]
                         net (fo=4, routed)           0.600    19.400    probey/inst/ila_core_inst/probe5[19]
    SLICE_X58Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.241     4.004    
    SLICE_X58Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064     3.940    probey/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                          3.940    
                         arrival time                         -19.400    
  -------------------------------------------------------------------
                         slack                                -15.460    

Slack (VIOLATED) :        -15.451ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.770ns  (logic 18.341ns (92.770%)  route 1.429ns (7.230%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    18.800 r  n/d/d/out__9/P[23]
                         net (fo=4, routed)           0.608    19.408    probey/inst/ila_core_inst/probe5[23]
    SLICE_X58Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.241     4.004    
    SLICE_X58Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     3.957    probey/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8
  -------------------------------------------------------------------
                         required time                          3.957    
                         arrival time                         -19.408    
  -------------------------------------------------------------------
                         slack                                -15.451    

Slack (VIOLATED) :        -15.439ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.758ns  (logic 18.341ns (92.828%)  route 1.417ns (7.172%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.107    18.800 r  n/d/d/out__9/P[7]
                         net (fo=4, routed)           0.596    19.396    probey/inst/ila_core_inst/probe5[7]
    SLICE_X58Y146        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y146        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.241     4.004    
    SLICE_X58Y146        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     3.957    probey/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                          3.957    
                         arrival time                         -19.396    
  -------------------------------------------------------------------
                         slack                                -15.439    

Slack (VIOLATED) :        -15.415ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.758ns  (logic 18.341ns (92.827%)  route 1.417ns (7.173%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 4.024 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    18.800 r  n/d/d/out__9/P[30]
                         net (fo=4, routed)           0.596    19.396    probey/inst/ila_core_inst/probe5[30]
    SLICE_X56Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.120     4.024    probey/inst/ila_core_inst/out
    SLICE_X56Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/CLK
                         clock pessimism              0.220     4.244    
                         clock uncertainty           -0.241     4.003    
    SLICE_X56Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     3.981    probey/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8
  -------------------------------------------------------------------
                         required time                          3.981    
                         arrival time                         -19.396    
  -------------------------------------------------------------------
                         slack                                -15.415    

Slack (VIOLATED) :        -15.408ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.747ns  (logic 18.341ns (92.880%)  route 1.406ns (7.120%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.107    18.800 r  n/d/d/out__9/P[1]
                         net (fo=4, routed)           0.585    19.385    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[0]
    SLICE_X58Y144        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X58Y144        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.241     4.004    
    SLICE_X58Y144        FDRE (Setup_fdre_C_D)       -0.027     3.977    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.977    
                         arrival time                         -19.385    
  -------------------------------------------------------------------
                         slack                                -15.408    

Slack (VIOLATED) :        -15.400ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.745ns  (logic 18.341ns (92.891%)  route 1.404ns (7.109%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.107    18.800 r  n/d/d/out__9/P[38]
                         net (fo=2, routed)           0.582    19.382    probey/inst/ila_core_inst/probe5[38]
    SLICE_X58Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.241     4.004    
    SLICE_X58Y148        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     3.982    probey/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8
  -------------------------------------------------------------------
                         required time                          3.982    
                         arrival time                         -19.382    
  -------------------------------------------------------------------
                         slack                                -15.400    

Slack (VIOLATED) :        -15.366ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.669ns  (logic 18.341ns (93.250%)  route 1.328ns (6.750%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107    18.800 r  n/d/d/out__9/P[3]
                         net (fo=4, routed)           0.507    19.306    probey/inst/ila_core_inst/probe5[3]
    SLICE_X58Y146        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y146        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.241     4.004    
    SLICE_X58Y146        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064     3.940    probey/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                          3.940    
                         arrival time                         -19.306    
  -------------------------------------------------------------------
                         slack                                -15.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.610ns  (arrival time - required time)
  Source:                 clockgen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.026ns (2.122%)  route 1.199ns (97.878%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.700    -0.464    probey/inst/ila_core_inst/probe0[0]
    SLICE_X62Y155        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.919    -0.754    probey/inst/ila_core_inst/out
    SLICE_X62Y155        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.557    -0.197    
                         clock uncertainty            0.241     0.044    
    SLICE_X62Y155        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.146    probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                 -0.610    

Slack (VIOLATED) :        -0.496ns  (arrival time - required time)
  Source:                 clockgen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.071ns (5.605%)  route 1.196ns (94.395%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.697    -0.467    probey/inst/ila_core_inst/probe0[0]
    SLICE_X56Y145        LUT3 (Prop_lut3_I1_O)        0.045    -0.422 r  probey/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.422    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/xsdb_reg_reg[0]
    SLICE_X56Y145        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.829    -0.844    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X56Y145        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.241    -0.046    
    SLICE_X56Y145        FDRE (Hold_fdre_C_D)         0.121     0.075    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.094%)  route 0.527ns (78.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.558    -0.606    n/d/clk
    SLICE_X48Y139        FDRE                                         r  n/d/focus_chroma_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  n/d/focus_chroma_reg[102]/Q
                         net (fo=2, routed)           0.527     0.062    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[102]
    SLICE_X51Y142        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.828    -0.845    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y142        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[102]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.241    -0.047    
    SLICE_X51Y142        FDRE (Hold_fdre_C_D)         0.046    -0.001    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[102]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.164ns (23.973%)  route 0.520ns (76.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.559    -0.605    n/d/clk
    SLICE_X58Y140        FDRE                                         r  n/d/focus_chroma_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  n/d/focus_chroma_reg[131]/Q
                         net (fo=2, routed)           0.520     0.079    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[131]
    SLICE_X57Y144        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.829    -0.844    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X57Y144        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[131]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.241    -0.046    
    SLICE_X57Y144        FDRE (Hold_fdre_C_D)         0.059     0.013    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[131]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.164ns (21.919%)  route 0.584ns (78.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    n/d/clk
    SLICE_X54Y139        FDRE                                         r  n/d/focus_chroma_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  n/d/focus_chroma_reg[89]/Q
                         net (fo=2, routed)           0.584     0.140    probey/inst/ila_core_inst/probe6[89]
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.830    -0.843    probey/inst/ila_core_inst/out
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/CLK
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.241    -0.045    
    SLICE_X60Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.072    probey/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.095%)  route 0.578ns (77.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    n/d/clk
    SLICE_X56Y137        FDRE                                         r  n/d/focus_chroma_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  n/d/focus_chroma_reg[86]/Q
                         net (fo=2, routed)           0.578     0.134    probey/inst/ila_core_inst/probe6[86]
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.830    -0.843    probey/inst/ila_core_inst/out
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8/CLK
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.241    -0.045    
    SLICE_X60Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.064    probey/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.788%)  route 0.609ns (81.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.548    -0.616    n/d/clk
    SLICE_X59Y123        FDRE                                         r  n/d/focus_chroma_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  n/d/focus_chroma_reg[3]/Q
                         net (fo=2, routed)           0.609     0.134    probey/inst/ila_core_inst/probe6[3]
    SLICE_X70Y135        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.829    -0.844    probey/inst/ila_core_inst/out
    SLICE_X70Y135        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/CLK
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.241    -0.046    
    SLICE_X70Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.063    probey/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.164ns (23.577%)  route 0.532ns (76.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.555    -0.609    n/d/clk
    SLICE_X54Y137        FDRE                                         r  n/d/focus_chroma_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  n/d/focus_chroma_reg[100]/Q
                         net (fo=2, routed)           0.532     0.086    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[100]
    SLICE_X55Y141        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.826    -0.846    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X55Y141        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[100]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.241    -0.048    
    SLICE_X55Y141        FDRE (Hold_fdre_C_D)         0.061     0.013    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.141ns (20.686%)  route 0.541ns (79.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.558    -0.606    n/d/clk
    SLICE_X49Y139        FDRE                                         r  n/d/focus_chroma_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  n/d/focus_chroma_reg[104]/Q
                         net (fo=2, routed)           0.541     0.075    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[104]
    SLICE_X51Y142        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.828    -0.845    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y142        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.241    -0.047    
    SLICE_X51Y142        FDRE (Hold_fdre_C_D)         0.047    -0.000    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.093%)  route 0.578ns (77.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.555    -0.609    n/d/clk
    SLICE_X54Y137        FDRE                                         r  n/d/focus_chroma_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  n/d/focus_chroma_reg[85]/Q
                         net (fo=2, routed)           0.578     0.133    probey/inst/ila_core_inst/probe6[85]
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.830    -0.843    probey/inst/ila_core_inst/out
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8/CLK
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.241    -0.045    
    SLICE_X60Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.057    probey/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :           89  Failing Endpoints,  Worst Slack      -15.551ns,  Total Violation    -1313.336ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.608ns,  Total Violation       -1.102ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.551ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.872ns  (logic 18.341ns (92.297%)  route 1.531ns (7.703%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 4.024 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.107    18.800 r  n/d/d/out__9/P[31]
                         net (fo=4, routed)           0.710    19.510    probey/inst/ila_core_inst/probe5[31]
    SLICE_X56Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.120     4.024    probey/inst/ila_core_inst/out
    SLICE_X56Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/CLK
                         clock pessimism              0.220     4.244    
                         clock uncertainty           -0.239     4.005    
    SLICE_X56Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     3.958    probey/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8
  -------------------------------------------------------------------
                         required time                          3.958    
                         arrival time                         -19.510    
  -------------------------------------------------------------------
                         slack                                -15.551    

Slack (VIOLATED) :        -15.469ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.785ns  (logic 18.341ns (92.700%)  route 1.444ns (7.300%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[33])
                                                      1.107    18.800 r  n/d/d/out__9/P[33]
                         net (fo=2, routed)           0.623    19.423    probey/inst/ila_core_inst/probe5[33]
    SLICE_X58Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.239     4.006    
    SLICE_X58Y148        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     3.954    probey/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8
  -------------------------------------------------------------------
                         required time                          3.954    
                         arrival time                         -19.423    
  -------------------------------------------------------------------
                         slack                                -15.469    

Slack (VIOLATED) :        -15.462ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.786ns  (logic 18.341ns (92.698%)  route 1.445ns (7.302%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 4.024 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.107    18.800 r  n/d/d/out__9/P[12]
                         net (fo=4, routed)           0.624    19.424    probey/inst/ila_core_inst/probe5[12]
    SLICE_X56Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.120     4.024    probey/inst/ila_core_inst/out
    SLICE_X56Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism              0.220     4.244    
                         clock uncertainty           -0.239     4.005    
    SLICE_X56Y148        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.961    probey/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                          3.961    
                         arrival time                         -19.424    
  -------------------------------------------------------------------
                         slack                                -15.462    

Slack (VIOLATED) :        -15.458ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.762ns  (logic 18.341ns (92.810%)  route 1.421ns (7.190%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    18.800 r  n/d/d/out__9/P[19]
                         net (fo=4, routed)           0.600    19.400    probey/inst/ila_core_inst/probe5[19]
    SLICE_X58Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.239     4.006    
    SLICE_X58Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064     3.942    probey/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                          3.942    
                         arrival time                         -19.400    
  -------------------------------------------------------------------
                         slack                                -15.458    

Slack (VIOLATED) :        -15.449ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.770ns  (logic 18.341ns (92.770%)  route 1.429ns (7.230%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    18.800 r  n/d/d/out__9/P[23]
                         net (fo=4, routed)           0.608    19.408    probey/inst/ila_core_inst/probe5[23]
    SLICE_X58Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.239     4.006    
    SLICE_X58Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     3.959    probey/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8
  -------------------------------------------------------------------
                         required time                          3.959    
                         arrival time                         -19.408    
  -------------------------------------------------------------------
                         slack                                -15.449    

Slack (VIOLATED) :        -15.437ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.758ns  (logic 18.341ns (92.828%)  route 1.417ns (7.172%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.107    18.800 r  n/d/d/out__9/P[7]
                         net (fo=4, routed)           0.596    19.396    probey/inst/ila_core_inst/probe5[7]
    SLICE_X58Y146        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y146        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.239     4.006    
    SLICE_X58Y146        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     3.959    probey/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                          3.959    
                         arrival time                         -19.396    
  -------------------------------------------------------------------
                         slack                                -15.437    

Slack (VIOLATED) :        -15.413ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.758ns  (logic 18.341ns (92.827%)  route 1.417ns (7.173%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 4.024 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    18.800 r  n/d/d/out__9/P[30]
                         net (fo=4, routed)           0.596    19.396    probey/inst/ila_core_inst/probe5[30]
    SLICE_X56Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.120     4.024    probey/inst/ila_core_inst/out
    SLICE_X56Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/CLK
                         clock pessimism              0.220     4.244    
                         clock uncertainty           -0.239     4.005    
    SLICE_X56Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     3.983    probey/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8
  -------------------------------------------------------------------
                         required time                          3.983    
                         arrival time                         -19.396    
  -------------------------------------------------------------------
                         slack                                -15.413    

Slack (VIOLATED) :        -15.406ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.747ns  (logic 18.341ns (92.880%)  route 1.406ns (7.120%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.107    18.800 r  n/d/d/out__9/P[1]
                         net (fo=4, routed)           0.585    19.385    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[0]
    SLICE_X58Y144        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X58Y144        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.239     4.006    
    SLICE_X58Y144        FDRE (Setup_fdre_C_D)       -0.027     3.979    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.979    
                         arrival time                         -19.385    
  -------------------------------------------------------------------
                         slack                                -15.406    

Slack (VIOLATED) :        -15.398ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.745ns  (logic 18.341ns (92.891%)  route 1.404ns (7.109%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.107    18.800 r  n/d/d/out__9/P[38]
                         net (fo=2, routed)           0.582    19.382    probey/inst/ila_core_inst/probe5[38]
    SLICE_X58Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.239     4.006    
    SLICE_X58Y148        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     3.984    probey/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                         -19.382    
  -------------------------------------------------------------------
                         slack                                -15.398    

Slack (VIOLATED) :        -15.364ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.669ns  (logic 18.341ns (93.250%)  route 1.328ns (6.750%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107    18.800 r  n/d/d/out__9/P[3]
                         net (fo=4, routed)           0.507    19.306    probey/inst/ila_core_inst/probe5[3]
    SLICE_X58Y146        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y146        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.239     4.006    
    SLICE_X58Y146        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064     3.942    probey/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                          3.942    
                         arrival time                         -19.306    
  -------------------------------------------------------------------
                         slack                                -15.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.608ns  (arrival time - required time)
  Source:                 clockgen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out1_clk_wiz_0_1 fall@4.808ns)
  Data Path Delay:        1.225ns  (logic 0.026ns (2.122%)  route 1.199ns (97.878%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 4.054 - 4.808 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 3.119 - 4.808 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      4.808     4.808 f  
    E3                                                0.000     4.808 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.057 f  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.498    clockgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     3.119 f  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     3.618    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.644 f  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.700     4.344    probey/inst/ila_core_inst/probe0[0]
    SLICE_X62Y155        SRL16E                                       f  probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.245 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.725    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163     2.562 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     3.106    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.135 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.919     4.054    probey/inst/ila_core_inst/out
    SLICE_X62Y155        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.557     4.611    
                         clock uncertainty            0.239     4.850    
    SLICE_X62Y155        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     4.952    probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -4.952    
                         arrival time                           4.344    
  -------------------------------------------------------------------
                         slack                                 -0.608    

Slack (VIOLATED) :        -0.494ns  (arrival time - required time)
  Source:                 clockgen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.071ns (5.605%)  route 1.196ns (94.395%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.697    -0.467    probey/inst/ila_core_inst/probe0[0]
    SLICE_X56Y145        LUT3 (Prop_lut3_I1_O)        0.045    -0.422 r  probey/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.422    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/xsdb_reg_reg[0]
    SLICE_X56Y145        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.829    -0.844    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X56Y145        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.239    -0.048    
    SLICE_X56Y145        FDRE (Hold_fdre_C_D)         0.121     0.073    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                 -0.494    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.094%)  route 0.527ns (78.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.558    -0.606    n/d/clk
    SLICE_X48Y139        FDRE                                         r  n/d/focus_chroma_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  n/d/focus_chroma_reg[102]/Q
                         net (fo=2, routed)           0.527     0.062    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[102]
    SLICE_X51Y142        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.828    -0.845    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y142        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[102]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.239    -0.049    
    SLICE_X51Y142        FDRE (Hold_fdre_C_D)         0.046    -0.003    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[102]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.164ns (23.973%)  route 0.520ns (76.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.559    -0.605    n/d/clk
    SLICE_X58Y140        FDRE                                         r  n/d/focus_chroma_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  n/d/focus_chroma_reg[131]/Q
                         net (fo=2, routed)           0.520     0.079    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[131]
    SLICE_X57Y144        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.829    -0.844    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X57Y144        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[131]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.239    -0.048    
    SLICE_X57Y144        FDRE (Hold_fdre_C_D)         0.059     0.011    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[131]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.164ns (21.919%)  route 0.584ns (78.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    n/d/clk
    SLICE_X54Y139        FDRE                                         r  n/d/focus_chroma_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  n/d/focus_chroma_reg[89]/Q
                         net (fo=2, routed)           0.584     0.140    probey/inst/ila_core_inst/probe6[89]
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.830    -0.843    probey/inst/ila_core_inst/out
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/CLK
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.239    -0.047    
    SLICE_X60Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.070    probey/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.095%)  route 0.578ns (77.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    n/d/clk
    SLICE_X56Y137        FDRE                                         r  n/d/focus_chroma_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  n/d/focus_chroma_reg[86]/Q
                         net (fo=2, routed)           0.578     0.134    probey/inst/ila_core_inst/probe6[86]
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.830    -0.843    probey/inst/ila_core_inst/out
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8/CLK
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.239    -0.047    
    SLICE_X60Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.062    probey/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.788%)  route 0.609ns (81.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.548    -0.616    n/d/clk
    SLICE_X59Y123        FDRE                                         r  n/d/focus_chroma_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  n/d/focus_chroma_reg[3]/Q
                         net (fo=2, routed)           0.609     0.134    probey/inst/ila_core_inst/probe6[3]
    SLICE_X70Y135        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.829    -0.844    probey/inst/ila_core_inst/out
    SLICE_X70Y135        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/CLK
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.239    -0.048    
    SLICE_X70Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.061    probey/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.164ns (23.577%)  route 0.532ns (76.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.555    -0.609    n/d/clk
    SLICE_X54Y137        FDRE                                         r  n/d/focus_chroma_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  n/d/focus_chroma_reg[100]/Q
                         net (fo=2, routed)           0.532     0.086    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[100]
    SLICE_X55Y141        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.826    -0.846    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X55Y141        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[100]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.239    -0.050    
    SLICE_X55Y141        FDRE (Hold_fdre_C_D)         0.061     0.011    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.141ns (20.686%)  route 0.541ns (79.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.558    -0.606    n/d/clk
    SLICE_X49Y139        FDRE                                         r  n/d/focus_chroma_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  n/d/focus_chroma_reg[104]/Q
                         net (fo=2, routed)           0.541     0.075    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[104]
    SLICE_X51Y142        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.828    -0.845    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y142        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.239    -0.049    
    SLICE_X51Y142        FDRE (Hold_fdre_C_D)         0.047    -0.002    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.093%)  route 0.578ns (77.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.555    -0.609    n/d/clk
    SLICE_X54Y137        FDRE                                         r  n/d/focus_chroma_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  n/d/focus_chroma_reg[85]/Q
                         net (fo=2, routed)           0.578     0.133    probey/inst/ila_core_inst/probe6[85]
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.830    -0.843    probey/inst/ila_core_inst/out
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8/CLK
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.239    -0.047    
    SLICE_X60Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.055    probey/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :          432  Failing Endpoints,  Worst Slack       -2.094ns,  Total Violation     -311.213ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.094ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.632ns (9.334%)  route 6.139ns (90.666%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 r  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          1.126     5.943    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X32Y162        LUT6 (Prop_lut6_I0_O)        0.097     6.040 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_3__19/O
                         net (fo=2, routed)           0.403     6.443    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_3__19_n_0
    SLICE_X32Y162        LUT6 (Prop_lut6_I5_O)        0.097     6.540 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[0]_i_1__19/O
                         net (fo=1, routed)           0.000     6.540    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/next_state[0]
    SLICE_X32Y162        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X32Y162        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X32Y162        FDRE (Setup_fdre_C_D)        0.030     4.447    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.447    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                 -2.094    

Slack (VIOLATED) :        -2.010ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.632ns (9.448%)  route 6.057ns (90.552%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 f  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 f  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          1.126     5.943    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X32Y162        LUT6 (Prop_lut6_I0_O)        0.097     6.040 f  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_3__19/O
                         net (fo=2, routed)           0.322     6.362    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_3__19_n_0
    SLICE_X32Y162        LUT6 (Prop_lut6_I2_O)        0.097     6.459 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_1__19/O
                         net (fo=1, routed)           0.000     6.459    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/next_state[3]
    SLICE_X32Y162        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X32Y162        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X32Y162        FDRE (Setup_fdre_C_D)        0.032     4.449    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.449    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                 -2.010    

Slack (VIOLATED) :        -1.969ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 0.632ns (9.508%)  route 6.015ns (90.492%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 r  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.981     5.798    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X33Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.895 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_3__20/O
                         net (fo=2, routed)           0.424     6.319    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_3__20_n_0
    SLICE_X33Y161        LUT6 (Prop_lut6_I5_O)        0.097     6.416 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[0]_i_1__20/O
                         net (fo=1, routed)           0.000     6.416    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/next_state[0]
    SLICE_X33Y161        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X33Y161        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X33Y161        FDRE (Setup_fdre_C_D)        0.030     4.447    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.447    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                 -1.969    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.632ns (9.511%)  route 6.013ns (90.489%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 4.174 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 r  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.969     5.786    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X44Y155        LUT6 (Prop_lut6_I0_O)        0.097     5.883 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_3__18/O
                         net (fo=2, routed)           0.434     6.317    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_3__18_n_0
    SLICE_X44Y155        LUT6 (Prop_lut6_I5_O)        0.097     6.414 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[0]_i_1__18/O
                         net (fo=1, routed)           0.000     6.414    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/next_state[0]
    SLICE_X44Y155        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.270     4.174    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_o
    SLICE_X44Y155        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.353     4.527    
                         clock uncertainty           -0.111     4.416    
    SLICE_X44Y155        FDRE (Setup_fdre_C_D)        0.030     4.446    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.446    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.817ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 0.773ns (11.915%)  route 5.715ns (88.085%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 4.168 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.675     4.785    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/s_daddr_o[2]
    SLICE_X53Y170        MUXF7 (Prop_muxf7_S_O)       0.203     4.988 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/slaveRegDo_mux_5_reg[0]_i_3/O
                         net (fo=1, routed)           1.040     6.028    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[2]_44
    SLICE_X39Y167        LUT6 (Prop_lut6_I1_O)        0.229     6.257 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/slaveRegDo_mux_5[0]_i_1/O
                         net (fo=1, routed)           0.000     6.257    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg_n_15
    SLICE_X39Y167        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.264     4.168    probey/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X39Y167        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/C
                         clock pessimism              0.353     4.521    
                         clock uncertainty           -0.111     4.410    
    SLICE_X39Y167        FDRE (Setup_fdre_C_D)        0.030     4.440    probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]
  -------------------------------------------------------------------
                         required time                          4.440    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                 -1.817    

Slack (VIOLATED) :        -1.817ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 0.632ns (9.829%)  route 5.798ns (90.171%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.644ns = ( 4.164 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 r  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.851     5.668    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X50Y157        LUT6 (Prop_lut6_I0_O)        0.097     5.765 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_3__17/O
                         net (fo=2, routed)           0.337     6.102    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_3__17_n_0
    SLICE_X52Y157        LUT6 (Prop_lut6_I5_O)        0.097     6.199 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[0]_i_1__17/O
                         net (fo=1, routed)           0.000     6.199    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/next_state[0]
    SLICE_X52Y157        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.260     4.164    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X52Y157        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.300     4.463    
                         clock uncertainty           -0.111     4.352    
    SLICE_X52Y157        FDRE (Setup_fdre_C_D)        0.030     4.382    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.382    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                 -1.817    

Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.932ns (14.386%)  route 5.547ns (85.614%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 4.168 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.067     4.177    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X36Y167        LUT5 (Prop_lut5_I2_O)        0.097     4.274 r  probey/inst/ila_core_inst/current_state[1]_i_3/O
                         net (fo=20, routed)          0.978     5.252    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[4]
    SLICE_X25Y176        LUT2 (Prop_lut2_I0_O)        0.247     5.499 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state[3]_i_3__23/O
                         net (fo=2, routed)           0.502     6.001    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state[3]_i_3__23_n_0
    SLICE_X25Y176        LUT6 (Prop_lut6_I5_O)        0.247     6.248 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state[0]_i_1__23/O
                         net (fo=1, routed)           0.000     6.248    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/next_state[0]
    SLICE_X25Y176        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.264     4.168    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/s_dclk_o
    SLICE_X25Y176        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.353     4.521    
                         clock uncertainty           -0.111     4.410    
    SLICE_X25Y176        FDRE (Setup_fdre_C_D)        0.030     4.440    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.440    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -1.808    

Slack (VIOLATED) :        -1.776ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 0.632ns (9.888%)  route 5.760ns (90.112%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.644ns = ( 4.164 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 f  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 f  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.851     5.668    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X50Y157        LUT6 (Prop_lut6_I0_O)        0.097     5.765 f  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_3__17/O
                         net (fo=2, routed)           0.299     6.064    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_3__17_n_0
    SLICE_X52Y157        LUT6 (Prop_lut6_I2_O)        0.097     6.161 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_1__17/O
                         net (fo=1, routed)           0.000     6.161    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/next_state[3]
    SLICE_X52Y157        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.260     4.164    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X52Y157        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.300     4.463    
                         clock uncertainty           -0.111     4.352    
    SLICE_X52Y157        FDRE (Setup_fdre_C_D)        0.033     4.385    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                 -1.776    

Slack (VIOLATED) :        -1.763ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 0.632ns (9.809%)  route 5.811ns (90.191%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 f  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 f  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.981     5.798    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X33Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.895 f  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_3__20/O
                         net (fo=2, routed)           0.220     6.115    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_3__20_n_0
    SLICE_X33Y161        LUT6 (Prop_lut6_I2_O)        0.097     6.212 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_1__20/O
                         net (fo=1, routed)           0.000     6.212    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/next_state[3]
    SLICE_X33Y161        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X33Y161        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X33Y161        FDRE (Setup_fdre_C_D)        0.032     4.449    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.449    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                 -1.763    

Slack (VIOLATED) :        -1.759ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.632ns (9.818%)  route 5.805ns (90.182%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 4.174 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 f  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 f  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.969     5.786    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X44Y155        LUT6 (Prop_lut6_I0_O)        0.097     5.883 f  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_3__18/O
                         net (fo=2, routed)           0.227     6.110    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_3__18_n_0
    SLICE_X44Y155        LUT6 (Prop_lut6_I2_O)        0.097     6.207 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_1__18/O
                         net (fo=1, routed)           0.000     6.207    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/next_state[3]
    SLICE_X44Y155        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.270     4.174    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_o
    SLICE_X44Y155        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.353     4.527    
                         clock uncertainty           -0.111     4.416    
    SLICE_X44Y155        FDRE (Setup_fdre_C_D)        0.032     4.448    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.448    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                 -1.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.646    -0.518    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X18Y164        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.084    -0.293    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg_n_0_[9]
    SLICE_X19Y164        LUT6 (Prop_lut6_I0_O)        0.045    -0.248 r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[8]_i_1__56/O
                         net (fo=1, routed)           0.000    -0.248    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[8]_i_1__56_n_0
    SLICE_X19Y164        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X19Y164        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.247    -0.505    
                         clock uncertainty            0.111    -0.394    
    SLICE_X19Y164        FDRE (Hold_fdre_C_D)         0.092    -0.302    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.637    -0.527    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/s_dclk_o
    SLICE_X36Y177        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.084    -0.302    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg_n_0_[9]
    SLICE_X37Y177        LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow[8]_i_1__34/O
                         net (fo=1, routed)           0.000    -0.257    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow[8]_i_1__34_n_0
    SLICE_X37Y177        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.908    -0.765    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/s_dclk_o
    SLICE_X37Y177        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X37Y177        FDRE (Hold_fdre_C_D)         0.092    -0.311    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.935%)  route 0.332ns (64.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.629    -0.535    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/s_dclk_o
    SLICE_X51Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y173        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.332    -0.062    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg_n_0_[15]
    SLICE_X52Y173        LUT6 (Prop_lut6_I0_O)        0.045    -0.017 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow[14]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.017    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow[14]_i_1__43_n_0
    SLICE_X52Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.899    -0.774    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/s_dclk_o
    SLICE_X52Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[14]/C
                         clock pessimism              0.500    -0.274    
                         clock uncertainty            0.111    -0.163    
    SLICE_X52Y173        FDRE (Hold_fdre_C_D)         0.092    -0.071    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.734%)  route 0.060ns (22.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.674    -0.490    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.164    -0.326 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/Q
                         net (fo=2, routed)           0.060    -0.266    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0
    SLICE_X7Y166         LUT2 (Prop_lut2_I1_O)        0.045    -0.221 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1/O
                         net (fo=1, routed)           0.000    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0
    SLICE_X7Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.949    -0.724    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.247    -0.477    
                         clock uncertainty            0.111    -0.366    
    SLICE_X7Y166         FDPE (Hold_fdpe_C_D)         0.091    -0.275    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.281%)  route 0.105ns (42.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.645    -0.519    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X39Y152        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.105    -0.273    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_do_o[12]
    SLICE_X40Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.920    -0.753    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X40Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[11]/C
                         clock pessimism              0.249    -0.504    
                         clock uncertainty            0.111    -0.393    
    SLICE_X40Y153        FDRE (Hold_fdre_C_D)         0.066    -0.327    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.003%)  route 0.109ns (36.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.645    -0.519    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_o
    SLICE_X43Y152        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.269    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg_n_0_[2]
    SLICE_X41Y152        LUT6 (Prop_lut6_I0_O)        0.045    -0.224 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[1]_i_1__16/O
                         net (fo=1, routed)           0.000    -0.224    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[1]_i_1__16_n_0
    SLICE_X41Y152        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_o
    SLICE_X41Y152        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.111    -0.370    
    SLICE_X41Y152        FDRE (Hold_fdre_C_D)         0.092    -0.278    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.755%)  route 0.067ns (34.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.650    -0.514    probey/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X16Y154        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y154        FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  probey/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/Q
                         net (fo=4, routed)           0.067    -0.319    probey/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1
    SLICE_X17Y154        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.926    -0.747    probey/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X17Y154        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy_reg/C
                         clock pessimism              0.246    -0.501    
                         clock uncertainty            0.111    -0.390    
    SLICE_X17Y154        FDRE (Hold_fdre_C_D)         0.016    -0.374    probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.639    -0.525    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/s_dclk_o
    SLICE_X32Y170        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[13]/Q
                         net (fo=1, routed)           0.085    -0.298    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg_n_0_[13]
    SLICE_X33Y170        LUT6 (Prop_lut6_I0_O)        0.045    -0.253 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow[12]_i_1__40/O
                         net (fo=1, routed)           0.000    -0.253    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow[12]_i_1__40_n_0
    SLICE_X33Y170        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.911    -0.762    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/s_dclk_o
    SLICE_X33Y170        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.250    -0.512    
                         clock uncertainty            0.111    -0.401    
    SLICE_X33Y170        FDRE (Hold_fdre_C_D)         0.092    -0.309    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.640    -0.524    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/s_dclk_o
    SLICE_X36Y181        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y181        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.298    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg_n_0_[11]
    SLICE_X37Y181        LUT6 (Prop_lut6_I0_O)        0.045    -0.253 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow[10]_i_1__44/O
                         net (fo=1, routed)           0.000    -0.253    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow[10]_i_1__44_n_0
    SLICE_X37Y181        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.912    -0.761    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/s_dclk_o
    SLICE_X37Y181        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.250    -0.511    
                         clock uncertainty            0.111    -0.400    
    SLICE_X37Y181        FDRE (Hold_fdre_C_D)         0.091    -0.309    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.632    -0.532    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/s_dclk_o
    SLICE_X44Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y173        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.085    -0.305    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg_n_0_[12]
    SLICE_X45Y173        LUT6 (Prop_lut6_I0_O)        0.045    -0.260 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow[11]_i_1__45/O
                         net (fo=1, routed)           0.000    -0.260    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow[11]_i_1__45_n_0
    SLICE_X45Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.904    -0.769    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/s_dclk_o
    SLICE_X45Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.111    -0.408    
    SLICE_X45Y173        FDRE (Hold_fdre_C_D)         0.092    -0.316    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       57.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.438ns (22.839%)  route 1.480ns (77.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 32.669 - 30.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.377     2.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.341     3.336 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.653     3.989    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X18Y169        LUT2 (Prop_lut2_I1_O)        0.097     4.086 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.827     4.913    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X18Y169        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.272    62.669    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X18Y169        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    62.669    
                         clock uncertainty           -0.035    62.633    
    SLICE_X18Y169        FDCE (Setup_fdce_C_CE)      -0.150    62.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         62.483    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                 57.571    

Slack (MET) :             57.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.438ns (22.839%)  route 1.480ns (77.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 32.669 - 30.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.377     2.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.341     3.336 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.653     3.989    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X18Y169        LUT2 (Prop_lut2_I1_O)        0.097     4.086 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.827     4.913    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X18Y169        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.272    62.669    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X18Y169        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    62.669    
                         clock uncertainty           -0.035    62.633    
    SLICE_X18Y169        FDCE (Setup_fdce_C_CE)      -0.150    62.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         62.483    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                 57.571    

Slack (MET) :             57.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.438ns (22.839%)  route 1.480ns (77.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 32.669 - 30.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.377     2.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.341     3.336 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.653     3.989    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X18Y169        LUT2 (Prop_lut2_I1_O)        0.097     4.086 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.827     4.913    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X18Y169        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.272    62.669    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X18Y169        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000    62.669    
                         clock uncertainty           -0.035    62.633    
    SLICE_X18Y169        FDCE (Setup_fdce_C_CE)      -0.150    62.483    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         62.483    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                 57.571    

Slack (MET) :             57.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.438ns (27.652%)  route 1.146ns (72.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 32.670 - 30.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.377     2.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.341     3.336 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.653     3.989    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X18Y169        LUT2 (Prop_lut2_I1_O)        0.097     4.086 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.493     4.579    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X18Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.273    62.670    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X18Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    62.670    
                         clock uncertainty           -0.035    62.634    
    SLICE_X18Y168        FDCE (Setup_fdce_C_CE)      -0.150    62.484    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         62.484    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 57.905    

Slack (MET) :             57.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.438ns (27.652%)  route 1.146ns (72.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 32.670 - 30.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.377     2.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.341     3.336 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.653     3.989    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X18Y169        LUT2 (Prop_lut2_I1_O)        0.097     4.086 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.493     4.579    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.273    62.670    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    62.670    
                         clock uncertainty           -0.035    62.634    
    SLICE_X19Y168        FDCE (Setup_fdce_C_CE)      -0.150    62.484    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         62.484    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 57.905    

Slack (MET) :             57.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.438ns (27.652%)  route 1.146ns (72.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 32.670 - 30.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.377     2.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.341     3.336 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.653     3.989    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X18Y169        LUT2 (Prop_lut2_I1_O)        0.097     4.086 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.493     4.579    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.273    62.670    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    62.670    
                         clock uncertainty           -0.035    62.634    
    SLICE_X19Y168        FDCE (Setup_fdce_C_CE)      -0.150    62.484    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         62.484    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 57.905    

Slack (MET) :             57.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.438ns (27.652%)  route 1.146ns (72.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 32.670 - 30.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.377     2.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.341     3.336 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.653     3.989    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X18Y169        LUT2 (Prop_lut2_I1_O)        0.097     4.086 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.493     4.579    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.273    62.670    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    62.670    
                         clock uncertainty           -0.035    62.634    
    SLICE_X19Y168        FDCE (Setup_fdce_C_CE)      -0.150    62.484    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         62.484    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 57.905    

Slack (MET) :             57.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.438ns (27.652%)  route 1.146ns (72.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 32.670 - 30.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.377     2.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.341     3.336 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.653     3.989    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X18Y169        LUT2 (Prop_lut2_I1_O)        0.097     4.086 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.493     4.579    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.273    62.670    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    62.670    
                         clock uncertainty           -0.035    62.634    
    SLICE_X19Y168        FDCE (Setup_fdce_C_CE)      -0.150    62.484    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         62.484    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 57.905    

Slack (MET) :             57.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.438ns (27.652%)  route 1.146ns (72.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 32.670 - 30.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.377     2.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.341     3.336 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.653     3.989    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X18Y169        LUT2 (Prop_lut2_I1_O)        0.097     4.086 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.493     4.579    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.273    62.670    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    62.670    
                         clock uncertainty           -0.035    62.634    
    SLICE_X19Y168        FDCE (Setup_fdce_C_CE)      -0.150    62.484    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         62.484    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 57.905    

Slack (MET) :             57.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.438ns (27.652%)  route 1.146ns (72.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 32.670 - 30.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.542     1.542    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     1.618 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.377     2.995    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.341     3.336 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.653     3.989    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X18Y169        LUT2 (Prop_lut2_I1_O)        0.097     4.086 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.493     4.579    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    61.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    61.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.273    62.670    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000    62.670    
                         clock uncertainty           -0.035    62.634    
    SLICE_X19Y168        FDCE (Setup_fdce_C_CE)      -0.150    62.484    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         62.484    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 57.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.283%)  route 0.472ns (71.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.141     1.612 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.179     1.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X18Y171        LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.293     2.128    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X20Y171        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.871    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X20Y171        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000     1.871    
    SLICE_X20Y171        FDRE (Hold_fdre_C_R)        -0.018     1.853    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.283%)  route 0.472ns (71.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.141     1.612 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.179     1.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X18Y171        LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.293     2.128    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X20Y171        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.871    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X20Y171        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000     1.871    
    SLICE_X20Y171        FDRE (Hold_fdre_C_R)        -0.018     1.853    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.283%)  route 0.472ns (71.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.141     1.612 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.179     1.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X18Y171        LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.293     2.128    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X20Y171        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.871    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X20Y171        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000     1.871    
    SLICE_X20Y171        FDRE (Hold_fdre_C_R)        -0.018     1.853    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.283%)  route 0.472ns (71.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.141     1.612 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.179     1.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X18Y171        LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.293     2.128    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X20Y171        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.871    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X20Y171        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000     1.871    
    SLICE_X20Y171        FDRE (Hold_fdre_C_R)        -0.018     1.853    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.283%)  route 0.472ns (71.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.141     1.612 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.179     1.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X18Y171        LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.293     2.128    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X20Y171        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.871    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X20Y171        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000     1.871    
    SLICE_X20Y171        FDRE (Hold_fdre_C_R)        -0.018     1.853    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.283%)  route 0.472ns (71.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.141     1.612 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.179     1.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X18Y171        LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.293     2.128    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X20Y171        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.871    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X20Y171        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000     1.871    
    SLICE_X20Y171        FDRE (Hold_fdre_C_R)        -0.018     1.853    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.283%)  route 0.472ns (71.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.141     1.612 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.179     1.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X18Y171        LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.293     2.128    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X20Y171        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.871    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X20Y171        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000     1.871    
    SLICE_X20Y171        FDRE (Hold_fdre_C_R)        -0.018     1.853    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.283%)  route 0.472ns (71.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.141     1.612 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.179     1.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X18Y171        LUT1 (Prop_lut1_I0_O)        0.045     1.835 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.293     2.128    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X20Y171        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.916     1.871    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X20Y171        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000     1.871    
    SLICE_X20Y171        FDRE (Hold_fdre_C_R)        -0.018     1.853    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.515%)  route 0.605ns (76.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.141     1.612 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.349     1.960    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X18Y169        LUT2 (Prop_lut2_I1_O)        0.045     2.005 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.256     2.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X18Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.919     1.874    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X18Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000     1.874    
    SLICE_X18Y168        FDCE (Hold_fdce_C_CE)       -0.039     1.835    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.515%)  route 0.605ns (76.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.803     0.803    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.829 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.642     1.471    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X18Y171        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y171        FDCE (Prop_fdce_C_Q)         0.141     1.612 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.349     1.960    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X18Y169        LUT2 (Prop_lut2_I1_O)        0.045     2.005 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.256     2.262    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.919     1.874    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000     1.874    
    SLICE_X19Y168        FDCE (Hold_fdce_C_CE)       -0.039     1.835    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           32  Failing Endpoints,  Worst Slack      -12.062ns,  Total Violation     -376.454ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.062ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.640ns  (logic 19.733ns (91.187%)  route 1.907ns (8.813%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    20.618 r  n/d/d/accum0_inferred__0_carry__5/O[1]
                         net (fo=1, routed)           0.435    21.053    n/d/d/accum0[25]
    SLICE_X56Y151        LUT6 (Prop_lut6_I4_O)        0.225    21.278 r  n/d/d/accum[25]_i_1/O
                         net (fo=1, routed)           0.000    21.278    n/d/d_n_69
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[25]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.121     9.146    
    SLICE_X56Y151        FDRE (Setup_fdre_C_D)        0.070     9.216    n/d/accum_reg[25]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                         -21.278    
  -------------------------------------------------------------------
                         slack                                -12.062    

Slack (VIOLATED) :        -12.056ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.596ns  (logic 19.822ns (91.787%)  route 1.774ns (8.213%))
  Logic Levels:           22  (CARRY4=8 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.477 r  n/d/d/accum0_inferred__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.477    n/d/d/accum0_inferred__0_carry__5_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    20.707 r  n/d/d/accum0_inferred__0_carry__6/O[1]
                         net (fo=1, routed)           0.301    21.009    n/d/d/accum0[29]
    SLICE_X57Y152        LUT6 (Prop_lut6_I4_O)        0.225    21.234 r  n/d/d/accum[29]_i_1/O
                         net (fo=1, routed)           0.000    21.234    n/d/d_n_73
    SLICE_X57Y152        FDRE                                         r  n/d/accum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X57Y152        FDRE                                         r  n/d/accum_reg[29]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.121     9.146    
    SLICE_X57Y152        FDRE (Setup_fdre_C_D)        0.032     9.178    n/d/accum_reg[29]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                         -21.234    
  -------------------------------------------------------------------
                         slack                                -12.056    

Slack (VIOLATED) :        -12.042ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.618ns  (logic 19.835ns (91.750%)  route 1.783ns (8.250%))
  Logic Levels:           22  (CARRY4=8 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.644ns = ( 8.972 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.477 r  n/d/d/accum0_inferred__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.477    n/d/d/accum0_inferred__0_carry__5_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    20.711 r  n/d/d/accum0_inferred__0_carry__6/O[3]
                         net (fo=1, routed)           0.311    21.022    n/d/d/accum0[31]
    SLICE_X54Y151        LUT6 (Prop_lut6_I4_O)        0.234    21.256 r  n/d/d/accum[31]_i_1/O
                         net (fo=1, routed)           0.000    21.256    n/d/d_n_75
    SLICE_X54Y151        FDRE                                         r  n/d/accum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.260     8.972    n/d/clk
    SLICE_X54Y151        FDRE                                         r  n/d/accum_reg[31]/C
                         clock pessimism              0.292     9.264    
                         clock uncertainty           -0.121     9.143    
    SLICE_X54Y151        FDRE (Setup_fdre_C_D)        0.072     9.215    n/d/accum_reg[31]
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                         -21.256    
  -------------------------------------------------------------------
                         slack                                -12.042    

Slack (VIOLATED) :        -12.008ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.453ns  (logic 19.483ns (90.815%)  route 1.970ns (9.185%))
  Logic Levels:           19  (CARRY4=5 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.829 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    20.368 r  n/d/d/accum0_inferred__0_carry__3/O[0]
                         net (fo=1, routed)           0.499    20.867    n/d/d/accum0[16]
    SLICE_X53Y148        LUT6 (Prop_lut6_I4_O)        0.224    21.091 r  n/d/d/accum[16]_i_1/O
                         net (fo=1, routed)           0.000    21.091    n/d/d_n_60
    SLICE_X53Y148        FDRE                                         r  n/d/accum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.117     8.829    n/d/clk
    SLICE_X53Y148        FDRE                                         r  n/d/accum_reg[16]/C
                         clock pessimism              0.346     9.174    
                         clock uncertainty           -0.121     9.053    
    SLICE_X53Y148        FDRE (Setup_fdre_C_D)        0.030     9.083    n/d/accum_reg[16]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                         -21.091    
  -------------------------------------------------------------------
                         slack                                -12.008    

Slack (VIOLATED) :        -11.993ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.479ns  (logic 19.644ns (91.458%)  route 1.835ns (8.542%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.829 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    20.528 r  n/d/d/accum0_inferred__0_carry__4/O[1]
                         net (fo=1, routed)           0.363    20.891    n/d/d/accum0[21]
    SLICE_X54Y149        LUT6 (Prop_lut6_I4_O)        0.225    21.116 r  n/d/d/accum[21]_i_1/O
                         net (fo=1, routed)           0.000    21.116    n/d/d_n_65
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.117     8.829    n/d/clk
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[21]/C
                         clock pessimism              0.346     9.174    
                         clock uncertainty           -0.121     9.053    
    SLICE_X54Y149        FDRE (Setup_fdre_C_D)        0.070     9.123    n/d/accum_reg[21]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -21.116    
  -------------------------------------------------------------------
                         slack                                -11.993    

Slack (VIOLATED) :        -11.984ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.469ns  (logic 19.600ns (91.294%)  route 1.869ns (8.706%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.829 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    20.479 r  n/d/d/accum0_inferred__0_carry__4/O[2]
                         net (fo=1, routed)           0.398    20.877    n/d/d/accum0[22]
    SLICE_X54Y149        LUT6 (Prop_lut6_I4_O)        0.230    21.107 r  n/d/d/accum[22]_i_1/O
                         net (fo=1, routed)           0.000    21.107    n/d/d_n_66
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.117     8.829    n/d/clk
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[22]/C
                         clock pessimism              0.346     9.174    
                         clock uncertainty           -0.121     9.053    
    SLICE_X54Y149        FDRE (Setup_fdre_C_D)        0.070     9.123    n/d/accum_reg[22]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -21.107    
  -------------------------------------------------------------------
                         slack                                -11.984    

Slack (VIOLATED) :        -11.967ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.547ns  (logic 19.750ns (91.660%)  route 1.797ns (8.340%))
  Logic Levels:           22  (CARRY4=8 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.477 r  n/d/d/accum0_inferred__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.477    n/d/d/accum0_inferred__0_carry__5_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    20.636 r  n/d/d/accum0_inferred__0_carry__6/O[0]
                         net (fo=1, routed)           0.325    20.961    n/d/d/accum0[28]
    SLICE_X56Y151        LUT6 (Prop_lut6_I4_O)        0.224    21.185 r  n/d/d/accum[28]_i_1/O
                         net (fo=1, routed)           0.000    21.185    n/d/d_n_72
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[28]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.121     9.146    
    SLICE_X56Y151        FDRE (Setup_fdre_C_D)        0.072     9.218    n/d/accum_reg[28]
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                         -21.185    
  -------------------------------------------------------------------
                         slack                                -11.967    

Slack (VIOLATED) :        -11.953ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.440ns  (logic 19.657ns (91.685%)  route 1.783ns (8.315%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 8.829 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    20.532 r  n/d/d/accum0_inferred__0_carry__4/O[3]
                         net (fo=1, routed)           0.311    20.844    n/d/d/accum0[23]
    SLICE_X54Y149        LUT6 (Prop_lut6_I4_O)        0.234    21.078 r  n/d/d/accum[23]_i_1/O
                         net (fo=1, routed)           0.000    21.078    n/d/d_n_67
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.117     8.829    n/d/clk
    SLICE_X54Y149        FDRE                                         r  n/d/accum_reg[23]/C
                         clock pessimism              0.346     9.174    
                         clock uncertainty           -0.121     9.053    
    SLICE_X54Y149        FDRE (Setup_fdre_C_D)        0.072     9.125    n/d/accum_reg[23]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                         -21.078    
  -------------------------------------------------------------------
                         slack                                -11.953    

Slack (VIOLATED) :        -11.950ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.528ns  (logic 19.746ns (91.722%)  route 1.782ns (8.278%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    20.622 r  n/d/d/accum0_inferred__0_carry__5/O[3]
                         net (fo=1, routed)           0.310    20.932    n/d/d/accum0[27]
    SLICE_X56Y150        LUT6 (Prop_lut6_I4_O)        0.234    21.166 r  n/d/d/accum[27]_i_1/O
                         net (fo=1, routed)           0.000    21.166    n/d/d_n_71
    SLICE_X56Y150        FDRE                                         r  n/d/accum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X56Y150        FDRE                                         r  n/d/accum_reg[27]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.121     9.146    
    SLICE_X56Y150        FDRE (Setup_fdre_C_D)        0.070     9.216    n/d/accum_reg[27]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                         -21.166    
  -------------------------------------------------------------------
                         slack                                -11.950    

Slack (VIOLATED) :        -11.909ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/accum_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_out1_clk_wiz_0_1 rise@9.615ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.487ns  (logic 19.689ns (91.632%)  route 1.798ns (8.368%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 8.975 - 9.615 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    18.800 r  n/d/d/out__9/P[0]
                         net (fo=4, routed)           0.651    19.450    n/d/d/dot_product_out[0]
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.097    19.547 r  n/d/d/accum0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    19.547    n/d/d/accum0_inferred__0_carry_i_4_n_0
    SLICE_X55Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.942 r  n/d/d/accum0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.942    n/d/d/accum0_inferred__0_carry_n_0
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.031 r  n/d/d/accum0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.031    n/d/d/accum0_inferred__0_carry__0_n_0
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.120 r  n/d/d/accum0_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.120    n/d/d/accum0_inferred__0_carry__1_n_0
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.209 r  n/d/d/accum0_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.209    n/d/d/accum0_inferred__0_carry__2_n_0
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.298 r  n/d/d/accum0_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.298    n/d/d/accum0_inferred__0_carry__3_n_0
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.387 r  n/d/d/accum0_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    20.388    n/d/d/accum0_inferred__0_carry__4_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    20.569 r  n/d/d/accum0_inferred__0_carry__5/O[2]
                         net (fo=1, routed)           0.326    20.895    n/d/d/accum0[26]
    SLICE_X56Y151        LUT6 (Prop_lut6_I4_O)        0.230    21.125 r  n/d/d/accum[26]_i_1/O
                         net (fo=1, routed)           0.000    21.125    n/d/d_n_70
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.615     9.615 r  
    E3                                                0.000     9.615 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.615    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.878 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.795    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.405 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.639    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.711 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.263     8.975    n/d/clk
    SLICE_X56Y151        FDRE                                         r  n/d/accum_reg[26]/C
                         clock pessimism              0.292     9.267    
                         clock uncertainty           -0.121     9.146    
    SLICE_X56Y151        FDRE (Setup_fdre_C_D)        0.070     9.216    n/d/accum_reg[26]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                         -21.125    
  -------------------------------------------------------------------
                         slack                                -11.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.790%)  route 0.364ns (66.210%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X71Y102        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/ADD0/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=1, routed)           0.364    -0.096    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/MD[9]
    SLICE_X71Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.051 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41/O
                         net (fo=1, routed)           0.000    -0.051    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].mux41_n_0
    SLICE_X71Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X71Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.121    -0.202    
    SLICE_X71Y99         FDRE (Hold_fdre_C_D)         0.092    -0.110    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[9].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.207ns (37.584%)  route 0.344ns (62.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.566    -0.598    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/aclk
    SLICE_X50Y98         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/Q
                         net (fo=1, routed)           0.344    -0.091    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/Q[17]
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.043    -0.048 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[8].mlut1/O
                         net (fo=1, routed)           0.000    -0.048    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/O
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]/C
                         clock pessimism              0.504    -0.335    
                         clock uncertainty            0.121    -0.214    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107    -0.107    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.208ns (37.561%)  route 0.346ns (62.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y94         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=1, routed)           0.346    -0.090    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][15]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.044    -0.046 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[7].mlut1/O
                         net (fo=1, routed)           0.000    -0.046    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[15]
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]/C
                         clock pessimism              0.504    -0.335    
                         clock uncertainty            0.121    -0.214    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107    -0.107    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.766%)  route 0.330ns (61.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y95         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.sub_r/sub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=1, routed)           0.330    -0.105    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/i_no_async_controls.output_reg[18][16]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.045    -0.060 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[8].mlut0/O
                         net (fo=1, routed)           0.000    -0.060    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/qi[16]
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X52Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]/C
                         clock pessimism              0.504    -0.335    
                         clock uncertainty            0.121    -0.214    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.092    -0.122    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.317ns (57.141%)  route 0.238ns (42.859%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.564    -0.600    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X50Y92         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_im_reg[8]/Q
                         net (fo=2, routed)           0.238    -0.215    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X53Y92         LUT3 (Prop_lut3_I0_O)        0.099    -0.116 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.116    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.046 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.046    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X53Y92         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.833    -0.840    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X53Y92         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.504    -0.336    
                         clock uncertainty            0.121    -0.215    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.105    -0.110    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FB_2.BF_2/BTFLY0/logic_bfly_byp.add_i/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.368%)  route 0.374ns (72.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X55Y88         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg/Q
                         net (fo=1, routed)           0.374    -0.087    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/Q[7]
    SLICE_X49Y88         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.835    -0.838    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X49Y88         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg/C
                         clock pessimism              0.504    -0.334    
                         clock uncertainty            0.121    -0.213    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.059    -0.154    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.first_fract_bit_reg
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.148ns (23.913%)  route 0.471ns (76.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.569    -0.595    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/aclk
    SLICE_X62Y97         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/Q
                         net (fo=1, routed)           0.471     0.024    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/addrb[4]
    RAMB18_X1Y43         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.867    -0.805    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X1Y43         RAMB18E1                                     r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
                         clock pessimism              0.509    -0.296    
                         clock uncertainty            0.121    -0.175    
    RAMB18_X1Y43         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.045    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 n/fifo_last_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/d/focus_chroma_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.227ns (41.194%)  route 0.324ns (58.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    n/clk
    SLICE_X52Y139        FDRE                                         r  n/fifo_last_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y139        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  n/fifo_last_reg[183]/Q
                         net (fo=2, routed)           0.324    -0.156    n/d/fifo_last_reg[191][183]
    SLICE_X48Y141        LUT3 (Prop_lut3_I2_O)        0.099    -0.057 r  n/d/focus_chroma[183]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    n/d/focus_chroma[183]_i_1_n_0
    SLICE_X48Y141        FDRE                                         r  n/d/focus_chroma_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.830    -0.843    n/d/clk
    SLICE_X48Y141        FDRE                                         r  n/d/focus_chroma_reg[183]/C
                         clock pessimism              0.504    -0.339    
                         clock uncertainty            0.121    -0.218    
    SLICE_X48Y141        FDRE (Hold_fdre_C_D)         0.092    -0.126    n/d/focus_chroma_reg[183]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 n/d/dot_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            n/new_novelty_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.251ns (44.494%)  route 0.313ns (55.506%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.559    -0.605    n/d/clk
    SLICE_X52Y148        FDRE                                         r  n/d/dot_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  n/d/dot_reg[8]/Q
                         net (fo=2, routed)           0.313    -0.151    n/d/dot[8]
    SLICE_X49Y147        LUT5 (Prop_lut5_I3_O)        0.045    -0.106 r  n/d/new_novelty[11]_i_4/O
                         net (fo=1, routed)           0.000    -0.106    n/d/new_novelty[11]_i_4_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.041 r  n/d/new_novelty_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.041    n/new_novelty[9]
    SLICE_X49Y147        FDRE                                         r  n/new_novelty_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.832    -0.841    n/clk
    SLICE_X49Y147        FDRE                                         r  n/new_novelty_reg[9]/C
                         clock pessimism              0.504    -0.337    
                         clock uncertainty            0.121    -0.216    
    SLICE_X49Y147        FDRE (Hold_fdre_C_D)         0.105    -0.111    n/new_novelty_reg[9]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/addr_base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.227ns (40.432%)  route 0.334ns (59.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.563    -0.601    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/aclk
    SLICE_X71Y101        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/addr_base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/addr_base_reg[4]/Q
                         net (fo=2, routed)           0.334    -0.139    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/addr_base_reg[9][4]
    SLICE_X71Y99         LUT5 (Prop_lut5_I0_O)        0.099    -0.040 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].mux41/O
                         net (fo=1, routed)           0.000    -0.040    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].mux41_n_0
    SLICE_X71Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.841    -0.832    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X71Y99         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.121    -0.202    
    SLICE_X71Y99         FDRE (Hold_fdre_C_D)         0.092    -0.110    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           27  Failing Endpoints,  Worst Slack       -1.409ns,  Total Violation      -25.114ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.409ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.518ns  (logic 0.438ns (17.393%)  route 2.080ns (82.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 30.083 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.340ns = ( 28.506 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.277    28.506    db0/clk
    SLICE_X72Y120        FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.341    28.847 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.365    30.212    xvga1/clean[0]
    SLICE_X72Y120        LUT6 (Prop_lut6_I2_O)        0.097    30.309 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.716    31.024    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    30.083    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.304    
                         clock uncertainty           -0.247    30.057    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.442    29.615    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.615    
                         arrival time                         -31.024    
  -------------------------------------------------------------------
                         slack                                 -1.409    

Slack (VIOLATED) :        -1.384ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.493ns  (logic 0.438ns (17.567%)  route 2.055ns (82.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 30.083 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.340ns = ( 28.506 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.277    28.506    db0/clk
    SLICE_X72Y120        FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.341    28.847 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.059    29.906    xvga1/clean[0]
    SLICE_X73Y120        LUT6 (Prop_lut6_I2_O)        0.097    30.003 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.996    30.999    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    30.083    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.304    
                         clock uncertainty           -0.247    30.057    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    29.615    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.615    
                         arrival time                         -30.999    
  -------------------------------------------------------------------
                         slack                                 -1.384    

Slack (VIOLATED) :        -1.310ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.847ns  (logic 0.632ns (22.201%)  route 2.215ns (77.799%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 29.989 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.390ns = ( 28.456 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.227    28.456    n/clk
    SLICE_X47Y146        FDRE                                         r  n/mid_novelty_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y146        FDRE (Prop_fdre_C_Q)         0.341    28.797 r  n/mid_novelty_reg[14]/Q
                         net (fo=7, routed)           0.850    29.647    display/mid_novelty[14]
    SLICE_X48Y148        LUT4 (Prop_lut4_I2_O)        0.097    29.744 r  display/seg[5]_i_7/O
                         net (fo=1, routed)           0.617    30.361    display/seg[5]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.097    30.458 r  display/seg[5]_i_3/O
                         net (fo=1, routed)           0.748    31.206    display/seg[5]_i_3_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I1_O)        0.097    31.303 r  display/seg[5]_i_1/O
                         net (fo=1, routed)           0.000    31.303    display/seg[5]
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.124    29.989    display/clk_out2
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[5]/C
                         clock pessimism              0.220    30.210    
                         clock uncertainty           -0.247    29.963    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.030    29.993    display/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         29.993    
                         arrival time                         -31.303    
  -------------------------------------------------------------------
                         slack                                 -1.310    

Slack (VIOLATED) :        -1.276ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.385ns  (logic 0.438ns (18.368%)  route 1.947ns (81.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 30.083 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.340ns = ( 28.506 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.277    28.506    db0/clk
    SLICE_X72Y120        FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.341    28.847 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          1.165    30.012    xvga1/clean[1]
    SLICE_X73Y120        LUT6 (Prop_lut6_I4_O)        0.097    30.109 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.781    30.891    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    30.083    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.304    
                         clock uncertainty           -0.247    30.057    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    29.615    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.615    
                         arrival time                         -30.891    
  -------------------------------------------------------------------
                         slack                                 -1.276    

Slack (VIOLATED) :        -1.271ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.380ns  (logic 0.438ns (18.405%)  route 1.942ns (81.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 30.083 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.340ns = ( 28.506 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.277    28.506    db0/clk
    SLICE_X72Y120        FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.341    28.847 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          1.052    29.899    xvga1/clean[1]
    SLICE_X72Y119        LUT6 (Prop_lut6_I4_O)        0.097    29.996 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.889    30.886    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    30.083    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.304    
                         clock uncertainty           -0.247    30.057    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    29.615    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.615    
                         arrival time                         -30.886    
  -------------------------------------------------------------------
                         slack                                 -1.271    

Slack (VIOLATED) :        -1.209ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.744ns  (logic 0.778ns (28.357%)  route 1.966ns (71.643%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 29.989 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.388ns = ( 28.458 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.229    28.458    n/clk
    SLICE_X44Y145        FDRE                                         r  n/mid_novelty_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y145        FDRE (Prop_fdre_C_Q)         0.341    28.799 r  n/mid_novelty_reg[5]/Q
                         net (fo=8, routed)           0.837    29.636    display/mid_novelty[5]
    SLICE_X44Y146        LUT4 (Prop_lut4_I1_O)        0.101    29.737 r  display/seg[3]_i_6/O
                         net (fo=1, routed)           0.324    30.061    display/seg[3]_i_6_n_0
    SLICE_X44Y146        LUT6 (Prop_lut6_I5_O)        0.239    30.300 r  display/seg[3]_i_2/O
                         net (fo=1, routed)           0.805    31.105    display/seg[3]_i_2_n_0
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.097    31.202 r  display/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    31.202    display/seg[3]
    SLICE_X47Y147        FDRE                                         r  display/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.124    29.989    display/clk_out2
    SLICE_X47Y147        FDRE                                         r  display/seg_reg[3]/C
                         clock pessimism              0.220    30.210    
                         clock uncertainty           -0.247    29.963    
    SLICE_X47Y147        FDRE (Setup_fdre_C_D)        0.030    29.993    display/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         29.993    
                         arrival time                         -31.202    
  -------------------------------------------------------------------
                         slack                                 -1.209    

Slack (VIOLATED) :        -1.141ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.529ns  (logic 0.632ns (24.994%)  route 1.897ns (75.006%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 29.989 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.239ns = ( 28.607 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.378    28.607    n/clk
    SLICE_X48Y150        FDRE                                         r  n/mid_novelty_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y150        FDRE (Prop_fdre_C_Q)         0.341    28.948 r  n/mid_novelty_reg[24]/Q
                         net (fo=7, routed)           0.922    29.871    display/mid_novelty[24]
    SLICE_X48Y150        LUT5 (Prop_lut5_I4_O)        0.097    29.968 r  display/seg[6]_i_9/O
                         net (fo=1, routed)           0.444    30.412    display/seg[6]_i_9_n_0
    SLICE_X48Y150        LUT5 (Prop_lut5_I3_O)        0.097    30.509 r  display/seg[6]_i_5/O
                         net (fo=1, routed)           0.530    31.039    display/seg[6]_i_5_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.097    31.136 r  display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    31.136    display/seg[6]
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.124    29.989    display/clk_out2
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[6]/C
                         clock pessimism              0.220    30.210    
                         clock uncertainty           -0.247    29.963    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.032    29.995    display/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         29.995    
                         arrival time                         -31.136    
  -------------------------------------------------------------------
                         slack                                 -1.141    

Slack (VIOLATED) :        -1.136ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.525ns  (logic 0.786ns (31.125%)  route 1.739ns (68.875%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 29.991 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.239ns = ( 28.607 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.378    28.607    n/clk
    SLICE_X47Y151        FDRE                                         r  n/mid_novelty_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.341    28.948 r  n/mid_novelty_reg[31]/Q
                         net (fo=7, routed)           1.039    29.988    display/mid_novelty[31]
    SLICE_X47Y151        LUT4 (Prop_lut4_I0_O)        0.101    30.089 f  display/seg[0]_i_7/O
                         net (fo=1, routed)           0.177    30.266    display/seg[0]_i_7_n_0
    SLICE_X47Y151        LUT6 (Prop_lut6_I5_O)        0.247    30.513 f  display/seg[0]_i_4/O
                         net (fo=1, routed)           0.523    31.036    display/seg[0]_i_4_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I2_O)        0.097    31.133 r  display/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    31.133    display/seg[0]
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.126    29.991    display/clk_out2
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/C
                         clock pessimism              0.220    30.212    
                         clock uncertainty           -0.247    29.965    
    SLICE_X44Y149        FDRE (Setup_fdre_C_D)        0.032    29.997    display/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.997    
                         arrival time                         -31.133    
  -------------------------------------------------------------------
                         slack                                 -1.136    

Slack (VIOLATED) :        -1.084ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.471ns  (logic 0.778ns (31.479%)  route 1.693ns (68.521%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 29.991 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.239ns = ( 28.607 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.378    28.607    n/clk
    SLICE_X47Y151        FDRE                                         r  n/mid_novelty_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.341    28.948 r  n/mid_novelty_reg[31]/Q
                         net (fo=7, routed)           1.040    29.989    display/mid_novelty[31]
    SLICE_X47Y151        LUT5 (Prop_lut5_I2_O)        0.101    30.090 r  display/seg[2]_i_8/O
                         net (fo=1, routed)           0.381    30.471    display/seg[2]_i_8_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I5_O)        0.239    30.710 f  display/seg[2]_i_4/O
                         net (fo=1, routed)           0.272    30.982    display/seg[2]_i_4_n_0
    SLICE_X45Y145        LUT6 (Prop_lut6_I3_O)        0.097    31.079 r  display/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    31.079    display/seg[2]
    SLICE_X45Y145        FDRE                                         r  display/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.126    29.991    display/clk_out2
    SLICE_X45Y145        FDRE                                         r  display/seg_reg[2]/C
                         clock pessimism              0.220    30.212    
                         clock uncertainty           -0.247    29.965    
    SLICE_X45Y145        FDRE (Setup_fdre_C_D)        0.030    29.995    display/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.995    
                         arrival time                         -31.079    
  -------------------------------------------------------------------
                         slack                                 -1.084    

Slack (VIOLATED) :        -1.056ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@28.846ns)
  Data Path Delay:        2.587ns  (logic 0.788ns (30.460%)  route 1.799ns (69.540%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 30.132 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.239ns = ( 28.607 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.378    28.607    n/clk
    SLICE_X48Y150        FDRE                                         r  n/mid_novelty_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y150        FDRE (Prop_fdre_C_Q)         0.341    28.948 r  n/mid_novelty_reg[24]/Q
                         net (fo=7, routed)           0.922    29.871    display/mid_novelty[24]
    SLICE_X48Y150        LUT5 (Prop_lut5_I3_O)        0.111    29.982 r  display/seg[4]_i_9/O
                         net (fo=1, routed)           0.583    30.564    display/seg[4]_i_9_n_0
    SLICE_X47Y150        LUT6 (Prop_lut6_I2_O)        0.239    30.803 r  display/seg[4]_i_6/O
                         net (fo=1, routed)           0.294    31.097    display/seg[4]_i_6_n_0
    SLICE_X47Y150        LUT5 (Prop_lut5_I4_O)        0.097    31.194 r  display/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    31.194    display/seg[4]
    SLICE_X47Y150        FDRE                                         r  display/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.267    30.132    display/clk_out2
    SLICE_X47Y150        FDRE                                         r  display/seg_reg[4]/C
                         clock pessimism              0.220    30.353    
                         clock uncertainty           -0.247    30.106    
    SLICE_X47Y150        FDRE (Setup_fdre_C_D)        0.032    30.138    display/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         30.138    
                         arrival time                         -31.194    
  -------------------------------------------------------------------
                         slack                                 -1.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.231ns (31.632%)  route 0.499ns (68.368%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.550    -0.614    chroma_calc1/clk
    SLICE_X47Y128        FDRE                                         r  chroma_calc1/chroma_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  chroma_calc1/chroma_reg[11]/Q
                         net (fo=2, routed)           0.452    -0.022    xvga1/chroma[5]
    SLICE_X59Y128        LUT6 (Prop_lut6_I5_O)        0.045     0.023 r  xvga1/hheight[5]_i_4/O
                         net (fo=1, routed)           0.048     0.071    xvga1/hheight[5]_i_4_n_0
    SLICE_X59Y128        LUT5 (Prop_lut5_I4_O)        0.045     0.116 r  xvga1/hheight[5]_i_1/O
                         net (fo=1, routed)           0.000     0.116    chroma_histogram/D[5]
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.819    -0.854    chroma_histogram/clk_out2
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[5]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.247    -0.051    
    SLICE_X59Y128        FDRE (Hold_fdre_C_D)         0.092     0.041    chroma_histogram/hheight_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.231ns (30.114%)  route 0.536ns (69.886%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    chroma_calc1/clk
    SLICE_X59Y134        FDRE                                         r  chroma_calc1/chroma_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  chroma_calc1/chroma_reg[89]/Q
                         net (fo=2, routed)           0.197    -0.271    xvga1/chroma[53]
    SLICE_X59Y134        LUT6 (Prop_lut6_I3_O)        0.045    -0.226 r  xvga1/hheight[3]_i_3/O
                         net (fo=1, routed)           0.339     0.114    xvga1/hheight[3]_i_3_n_0
    SLICE_X58Y131        LUT5 (Prop_lut5_I2_O)        0.045     0.159 r  xvga1/hheight[3]_i_1/O
                         net (fo=1, routed)           0.000     0.159    chroma_histogram/D[3]
    SLICE_X58Y131        FDRE                                         r  chroma_histogram/hheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.822    -0.851    chroma_histogram/clk_out2
    SLICE_X58Y131        FDRE                                         r  chroma_histogram/hheight_reg[3]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.247    -0.048    
    SLICE_X58Y131        FDRE (Hold_fdre_C_D)         0.121     0.073    chroma_histogram/hheight_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[142]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.231ns (30.005%)  route 0.539ns (69.995%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    chroma_calc1/clk
    SLICE_X59Y134        FDRE                                         r  chroma_calc1/chroma_reg[142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  chroma_calc1/chroma_reg[142]/Q
                         net (fo=2, routed)           0.246    -0.221    xvga1/chroma[88]
    SLICE_X59Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.176 r  xvga1/hheight[8]_i_2/O
                         net (fo=1, routed)           0.293     0.117    xvga1/hheight[8]_i_2_n_0
    SLICE_X58Y133        LUT5 (Prop_lut5_I0_O)        0.045     0.162 r  xvga1/hheight[8]_i_1/O
                         net (fo=1, routed)           0.000     0.162    chroma_histogram/D[8]
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.824    -0.849    chroma_histogram/clk_out2
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[8]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.247    -0.046    
    SLICE_X58Y133        FDRE (Hold_fdre_C_D)         0.121     0.075    chroma_histogram/hheight_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[159]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.254ns (32.509%)  route 0.527ns (67.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    chroma_calc1/clk
    SLICE_X58Y134        FDRE                                         r  chroma_calc1/chroma_reg[159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  chroma_calc1/chroma_reg[159]/Q
                         net (fo=2, routed)           0.204    -0.240    xvga1/chroma[99]
    SLICE_X58Y133        LUT6 (Prop_lut6_I3_O)        0.045    -0.195 r  xvga1/hheight[9]_i_3/O
                         net (fo=1, routed)           0.323     0.128    xvga1/hheight[9]_i_3_n_0
    SLICE_X58Y133        LUT5 (Prop_lut5_I0_O)        0.045     0.173 r  xvga1/hheight[9]_i_2/O
                         net (fo=1, routed)           0.000     0.173    chroma_histogram/D[9]
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.824    -0.849    chroma_histogram/clk_out2
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[9]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.247    -0.046    
    SLICE_X58Y133        FDRE (Hold_fdre_C_D)         0.121     0.075    chroma_histogram/hheight_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.291ns (38.566%)  route 0.464ns (61.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.554    -0.610    chroma_calc1/clk
    SLICE_X56Y133        FDRE                                         r  chroma_calc1/chroma_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y133        FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  chroma_calc1/chroma_reg[93]/Q
                         net (fo=2, routed)           0.206    -0.256    xvga1/chroma[57]
    SLICE_X56Y132        LUT6 (Prop_lut6_I3_O)        0.098    -0.158 r  xvga1/hheight[7]_i_3/O
                         net (fo=1, routed)           0.258     0.099    xvga1/hheight[7]_i_3_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I2_O)        0.045     0.144 r  xvga1/hheight[7]_i_1/O
                         net (fo=1, routed)           0.000     0.144    chroma_histogram/D[7]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.822    -0.850    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[7]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.247    -0.047    
    SLICE_X59Y132        FDRE (Hold_fdre_C_D)         0.092     0.045    chroma_histogram/hheight_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.231ns (30.525%)  route 0.526ns (69.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.548    -0.616    chroma_calc1/clk
    SLICE_X47Y126        FDRE                                         r  chroma_calc1/chroma_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  chroma_calc1/chroma_reg[40]/Q
                         net (fo=2, routed)           0.197    -0.278    xvga1/chroma[22]
    SLICE_X51Y126        LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  xvga1/hheight[2]_i_4/O
                         net (fo=1, routed)           0.328     0.096    xvga1/hheight[2]_i_4_n_0
    SLICE_X59Y128        LUT5 (Prop_lut5_I4_O)        0.045     0.141 r  xvga1/hheight[2]_i_1/O
                         net (fo=1, routed)           0.000     0.141    chroma_histogram/D[2]
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.819    -0.854    chroma_histogram/clk_out2
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[2]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.247    -0.051    
    SLICE_X59Y128        FDRE (Hold_fdre_C_D)         0.091     0.040    chroma_histogram/hheight_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 n/mid_novelty_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.231ns (30.433%)  route 0.528ns (69.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.560    -0.604    n/clk
    SLICE_X47Y146        FDRE                                         r  n/mid_novelty_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  n/mid_novelty_reg[14]/Q
                         net (fo=7, routed)           0.341    -0.122    display/mid_novelty[14]
    SLICE_X47Y148        LUT6 (Prop_lut6_I1_O)        0.045    -0.077 f  display/seg[6]_i_4/O
                         net (fo=1, routed)           0.187     0.110    display/seg[6]_i_4_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I3_O)        0.045     0.155 r  display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.155    display/seg[6]
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.832    -0.841    display/clk_out2
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[6]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.247    -0.038    
    SLICE_X48Y148        FDRE (Hold_fdre_C_D)         0.092     0.054    display/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.254ns (33.180%)  route 0.512ns (66.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.551    -0.613    chroma_calc1/clk
    SLICE_X56Y130        FDRE                                         r  chroma_calc1/chroma_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  chroma_calc1/chroma_reg[26]/Q
                         net (fo=2, routed)           0.264    -0.185    xvga1/chroma[14]
    SLICE_X58Y130        LUT6 (Prop_lut6_I3_O)        0.045    -0.140 r  xvga1/hheight[4]_i_4/O
                         net (fo=1, routed)           0.248     0.107    xvga1/hheight[4]_i_4_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I4_O)        0.045     0.152 r  xvga1/hheight[4]_i_1/O
                         net (fo=1, routed)           0.000     0.152    chroma_histogram/D[4]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.822    -0.850    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[4]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.247    -0.047    
    SLICE_X59Y132        FDRE (Hold_fdre_C_D)         0.092     0.045    chroma_histogram/hheight_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 n/mid_novelty_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.231ns (29.959%)  route 0.540ns (70.041%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.560    -0.604    n/clk
    SLICE_X48Y146        FDRE                                         r  n/mid_novelty_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  n/mid_novelty_reg[11]/Q
                         net (fo=7, routed)           0.311    -0.152    display/mid_novelty[11]
    SLICE_X44Y147        LUT6 (Prop_lut6_I0_O)        0.045    -0.107 f  display/seg[0]_i_6/O
                         net (fo=1, routed)           0.229     0.122    display/seg[0]_i_6_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I5_O)        0.045     0.167 r  display/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.167    display/seg[0]
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.833    -0.840    display/clk_out2
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.247    -0.037    
    SLICE_X44Y149        FDRE (Hold_fdre_C_D)         0.092     0.055    display/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.254ns (33.060%)  route 0.514ns (66.940%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.550    -0.614    chroma_calc1/clk
    SLICE_X60Y128        FDRE                                         r  chroma_calc1/chroma_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  chroma_calc1/chroma_reg[135]/Q
                         net (fo=2, routed)           0.059    -0.391    xvga1/chroma[81]
    SLICE_X61Y128        LUT6 (Prop_lut6_I5_O)        0.045    -0.346 r  xvga1/hheight[1]_i_2/O
                         net (fo=1, routed)           0.455     0.109    xvga1/hheight[1]_i_2_n_0
    SLICE_X61Y128        LUT5 (Prop_lut5_I0_O)        0.045     0.154 r  xvga1/hheight[1]_i_1/O
                         net (fo=1, routed)           0.000     0.154    chroma_histogram/D[1]
    SLICE_X61Y128        FDRE                                         r  chroma_histogram/hheight_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.819    -0.854    chroma_histogram/clk_out2
    SLICE_X61Y128        FDRE                                         r  chroma_histogram/hheight_reg[1]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.247    -0.051    
    SLICE_X61Y128        FDRE (Hold_fdre_C_D)         0.092     0.041    chroma_histogram/hheight_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.587ns (13.730%)  route 3.688ns (86.270%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 14.596 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[7]/Q
                         net (fo=42, routed)          2.718     2.704    xvga1/hcount[7]
    SLICE_X52Y133        LUT6 (Prop_lut6_I2_O)        0.097     2.801 r  xvga1/hheight[9]_i_4/O
                         net (fo=1, routed)           0.971     3.771    xvga1/hheight[9]_i_4_n_0
    SLICE_X58Y133        LUT5 (Prop_lut5_I2_O)        0.097     3.868 r  xvga1/hheight[9]_i_2/O
                         net (fo=1, routed)           0.000     3.868    chroma_histogram/D[9]
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.115    14.596    chroma_histogram/clk_out2
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[9]/C
                         clock pessimism              0.346    14.942    
                         clock uncertainty           -0.129    14.813    
    SLICE_X58Y133        FDRE (Setup_fdre_C_D)        0.072    14.885    chroma_histogram/hheight_reg[9]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.017    

Slack (MET) :             11.110ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.722ns (18.915%)  route 3.095ns (81.085%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 14.699 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.275    -0.342    xvga1/clk_out2
    SLICE_X73Y121        FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.313    -0.029 f  xvga1/hcount_reg[1]/Q
                         net (fo=8, routed)           0.739     0.710    xvga1/hcount[1]
    SLICE_X73Y120        LUT4 (Prop_lut4_I0_O)        0.215     0.925 f  xvga1/hblank_i_5/O
                         net (fo=9, routed)           0.945     1.870    xvga1/hblank_i_5_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I5_O)        0.097     1.967 f  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.558     2.525    xvga1/hreset
    SLICE_X66Y130        LUT6 (Prop_lut6_I5_O)        0.097     2.622 f  xvga1/blank_i_1/O
                         net (fo=2, routed)           0.853     3.475    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    14.699    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.363    15.061    
                         clock uncertainty           -0.129    14.933    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    14.585    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -3.475    
  -------------------------------------------------------------------
                         slack                                 11.110    

Slack (MET) :             11.262ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.587ns (14.740%)  route 3.395ns (85.260%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 14.590 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.763     2.749    xvga1/hcount[6]
    SLICE_X45Y128        LUT6 (Prop_lut6_I4_O)        0.097     2.846 r  xvga1/hheight[2]_i_3/O
                         net (fo=1, routed)           0.632     3.478    xvga1/hheight[2]_i_3_n_0
    SLICE_X59Y128        LUT5 (Prop_lut5_I2_O)        0.097     3.575 r  xvga1/hheight[2]_i_1/O
                         net (fo=1, routed)           0.000     3.575    chroma_histogram/D[2]
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.109    14.590    chroma_histogram/clk_out2
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[2]/C
                         clock pessimism              0.346    14.936    
                         clock uncertainty           -0.129    14.807    
    SLICE_X59Y128        FDRE (Setup_fdre_C_D)        0.030    14.837    chroma_histogram/hheight_reg[2]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 11.262    

Slack (MET) :             11.331ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.587ns (14.975%)  route 3.333ns (85.025%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 14.595 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[7]/Q
                         net (fo=42, routed)          2.716     2.702    xvga1/hcount[7]
    SLICE_X49Y132        LUT6 (Prop_lut6_I2_O)        0.097     2.799 r  xvga1/hheight[6]_i_4/O
                         net (fo=1, routed)           0.616     3.416    xvga1/hheight[6]_i_4_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I4_O)        0.097     3.513 r  xvga1/hheight[6]_i_1/O
                         net (fo=1, routed)           0.000     3.513    chroma_histogram/D[6]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.114    14.595    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[6]/C
                         clock pessimism              0.346    14.941    
                         clock uncertainty           -0.129    14.812    
    SLICE_X59Y132        FDRE (Setup_fdre_C_D)        0.032    14.844    chroma_histogram/hheight_reg[6]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                 11.331    

Slack (MET) :             11.470ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.587ns (15.523%)  route 3.195ns (84.477%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 14.595 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.476     2.462    xvga1/hcount[6]
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.097     2.559 r  xvga1/hheight[4]_i_3/O
                         net (fo=1, routed)           0.718     3.277    xvga1/hheight[4]_i_3_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I2_O)        0.097     3.374 r  xvga1/hheight[4]_i_1/O
                         net (fo=1, routed)           0.000     3.374    chroma_histogram/D[4]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.114    14.595    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[4]/C
                         clock pessimism              0.346    14.941    
                         clock uncertainty           -0.129    14.812    
    SLICE_X59Y132        FDRE (Setup_fdre_C_D)        0.033    14.845    chroma_histogram/hheight_reg[4]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                 11.470    

Slack (MET) :             11.499ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.587ns (15.644%)  route 3.165ns (84.356%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 14.595 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.478     2.464    xvga1/hcount[6]
    SLICE_X59Y133        LUT6 (Prop_lut6_I4_O)        0.097     2.561 r  xvga1/hheight[7]_i_2/O
                         net (fo=1, routed)           0.687     3.248    xvga1/hheight[7]_i_2_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I0_O)        0.097     3.345 r  xvga1/hheight[7]_i_1/O
                         net (fo=1, routed)           0.000     3.345    chroma_histogram/D[7]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.114    14.595    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[7]/C
                         clock pessimism              0.346    14.941    
                         clock uncertainty           -0.129    14.812    
    SLICE_X59Y132        FDRE (Setup_fdre_C_D)        0.032    14.844    chroma_histogram/hheight_reg[7]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 11.499    

Slack (MET) :             11.561ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.587ns (15.916%)  route 3.101ns (84.084%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 14.592 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[6]/Q
                         net (fo=42, routed)          2.340     2.325    xvga1/hcount[6]
    SLICE_X47Y128        LUT6 (Prop_lut6_I4_O)        0.097     2.422 r  xvga1/hheight[0]_i_4/O
                         net (fo=1, routed)           0.762     3.184    xvga1/hheight[0]_i_4_n_0
    SLICE_X61Y129        LUT5 (Prop_lut5_I4_O)        0.097     3.281 r  xvga1/hheight[0]_i_1/O
                         net (fo=1, routed)           0.000     3.281    chroma_histogram/D[0]
    SLICE_X61Y129        FDRE                                         r  chroma_histogram/hheight_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.111    14.592    chroma_histogram/clk_out2
    SLICE_X61Y129        FDRE                                         r  chroma_histogram/hheight_reg[0]/C
                         clock pessimism              0.346    14.938    
                         clock uncertainty           -0.129    14.809    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.033    14.842    chroma_histogram/hheight_reg[0]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                 11.561    

Slack (MET) :             11.609ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/hheight_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.587ns (15.948%)  route 3.094ns (84.052%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 14.596 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.210    -0.407    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.393    -0.014 r  xvga1/hcount_reg[7]/Q
                         net (fo=42, routed)          2.425     2.411    xvga1/hcount[7]
    SLICE_X53Y131        LUT6 (Prop_lut6_I2_O)        0.097     2.508 r  xvga1/hheight[8]_i_4/O
                         net (fo=1, routed)           0.668     3.177    xvga1/hheight[8]_i_4_n_0
    SLICE_X58Y133        LUT5 (Prop_lut5_I4_O)        0.097     3.274 r  xvga1/hheight[8]_i_1/O
                         net (fo=1, routed)           0.000     3.274    chroma_histogram/D[8]
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.115    14.596    chroma_histogram/clk_out2
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[8]/C
                         clock pessimism              0.346    14.942    
                         clock uncertainty           -0.129    14.813    
    SLICE_X58Y133        FDRE (Setup_fdre_C_D)        0.070    14.883    chroma_histogram/hheight_reg[8]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                 11.609    

Slack (MET) :             11.769ns  (required time - arrival time)
  Source:                 display/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.632ns (18.193%)  route 2.842ns (81.807%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 14.607 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.230    -0.387    display/clk_out2
    SLICE_X36Y141        FDRE                                         r  display/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y141        FDRE (Prop_fdre_C_Q)         0.341    -0.046 r  display/counter_reg[11]/Q
                         net (fo=47, routed)          1.800     1.754    display/counter_reg[11]
    SLICE_X45Y149        LUT6 (Prop_lut6_I4_O)        0.097     1.851 r  display/seg[0]_i_8/O
                         net (fo=1, routed)           0.347     2.198    display/seg[0]_i_8_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.097     2.295 r  display/seg[0]_i_5/O
                         net (fo=1, routed)           0.695     2.990    display/seg[0]_i_5_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I3_O)        0.097     3.087 r  display/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.087    display/seg[0]
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.126    14.607    display/clk_out2
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/C
                         clock pessimism              0.346    14.953    
                         clock uncertainty           -0.129    14.824    
    SLICE_X44Y149        FDRE (Setup_fdre_C_D)        0.032    14.856    display/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                 11.769    

Slack (MET) :             11.822ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.625ns (20.167%)  route 2.474ns (79.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 14.659 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.275    -0.342    xvga1/clk_out2
    SLICE_X73Y121        FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.313    -0.029 r  xvga1/hcount_reg[1]/Q
                         net (fo=8, routed)           0.739     0.710    xvga1/hcount[1]
    SLICE_X73Y120        LUT4 (Prop_lut4_I0_O)        0.215     0.925 r  xvga1/hblank_i_5/O
                         net (fo=9, routed)           0.945     1.870    xvga1/hblank_i_5_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I5_O)        0.097     1.967 r  xvga1/vblank_i_2/O
                         net (fo=23, routed)          0.790     2.757    xvga1/hreset
    SLICE_X73Y120        FDRE                                         r  xvga1/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    12.174 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    13.408    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.178    14.659    xvga1/clk_out2
    SLICE_X73Y120        FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.363    15.022    
                         clock uncertainty           -0.129    14.893    
    SLICE_X73Y120        FDRE (Setup_fdre_C_R)       -0.314    14.579    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                 11.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 chroma_histogram/blank1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.227ns (77.232%)  route 0.067ns (22.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.556    -0.608    chroma_histogram/clk_out2
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/blank1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y132        FDRE (Prop_fdre_C_Q)         0.128    -0.480 f  chroma_histogram/blank1_reg/Q
                         net (fo=2, routed)           0.067    -0.413    chroma_histogram/blank1
    SLICE_X64Y132        LUT2 (Prop_lut2_I1_O)        0.099    -0.314 r  chroma_histogram/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    chroma_histogram/pixel[0]_i_1_n_0
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.826    -0.847    chroma_histogram/clk_out2
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/pixel_reg[0]/C
                         clock pessimism              0.239    -0.608    
                         clock uncertainty            0.129    -0.480    
    SLICE_X64Y132        FDRE (Hold_fdre_C_D)         0.091    -0.389    chroma_histogram/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.406%)  route 0.089ns (26.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.553    -0.611    xvga1/clk_out2
    SLICE_X66Y129        FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y129        FDRE (Prop_fdre_C_Q)         0.148    -0.463 r  xvga1/vcount_reg[4]/Q
                         net (fo=5, routed)           0.089    -0.374    xvga1/vcount[4]
    SLICE_X66Y129        LUT6 (Prop_lut6_I2_O)        0.098    -0.276 r  xvga1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    xvga1/vcount[5]_i_1_n_0
    SLICE_X66Y129        FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.823    -0.850    xvga1/clk_out2
    SLICE_X66Y129        FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.239    -0.611    
                         clock uncertainty            0.129    -0.483    
    SLICE_X66Y129        FDRE (Hold_fdre_C_D)         0.121    -0.362    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.990%)  route 0.140ns (43.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.553    -0.611    xvga1/clk_out2
    SLICE_X65Y129        FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.470 f  xvga1/vcount_reg[3]/Q
                         net (fo=7, routed)           0.140    -0.330    xvga1/vcount[3]
    SLICE_X65Y130        LUT1 (Prop_lut1_I0_O)        0.045    -0.285 r  xvga1/vheight[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    chroma_histogram/vcount_reg[8][3]
    SLICE_X65Y130        FDRE                                         r  chroma_histogram/vheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.824    -0.849    chroma_histogram/clk_out2
    SLICE_X65Y130        FDRE                                         r  chroma_histogram/vheight_reg[3]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.129    -0.468    
    SLICE_X65Y130        FDRE (Hold_fdre_C_D)         0.092    -0.376    chroma_histogram/vheight_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 xvga1/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/blank1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.522%)  route 0.176ns (55.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.554    -0.610    xvga1/clk_out2
    SLICE_X65Y130        FDRE                                         r  xvga1/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  xvga1/blank_reg/Q
                         net (fo=1, routed)           0.176    -0.293    chroma_histogram/blank
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/blank1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.826    -0.847    chroma_histogram/clk_out2
    SLICE_X64Y132        FDRE                                         r  chroma_histogram/blank1_reg/C
                         clock pessimism              0.253    -0.594    
                         clock uncertainty            0.129    -0.466    
    SLICE_X64Y132        FDRE (Hold_fdre_C_D)         0.075    -0.391    chroma_histogram/blank1_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_delay_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.454%)  route 0.188ns (59.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.554    -0.610    xvga1/clk_out2
    SLICE_X65Y130        FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.188    -0.294    vsync
    SLICE_X62Y131        SRL16E                                       r  vsync_delay_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.823    -0.849    clk_65mhz
    SLICE_X62Y131        SRL16E                                       r  vsync_delay_reg[1]_srl2/CLK
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.129    -0.446    
    SLICE_X62Y131        SRL16E (Hold_srl16e_CLK_D)
                                                      0.048    -0.398    vsync_delay_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.707%)  route 0.174ns (48.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.555    -0.609    xvga1/clk_out2
    SLICE_X65Y131        FDRE                                         r  xvga1/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  xvga1/vcount_reg[6]/Q
                         net (fo=7, routed)           0.174    -0.294    xvga1/vcount[6]
    SLICE_X63Y131        LUT1 (Prop_lut1_I0_O)        0.045    -0.249 r  xvga1/vheight[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    chroma_histogram/vcount_reg[8][6]
    SLICE_X63Y131        FDRE                                         r  chroma_histogram/vheight_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.823    -0.849    chroma_histogram/clk_out2
    SLICE_X63Y131        FDRE                                         r  chroma_histogram/vheight_reg[6]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.129    -0.446    
    SLICE_X63Y131        FDRE (Hold_fdre_C_D)         0.091    -0.355    chroma_histogram/vheight_reg[6]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.226ns (62.605%)  route 0.135ns (37.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.555    -0.609    xvga1/clk_out2
    SLICE_X65Y131        FDRE                                         r  xvga1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDRE (Prop_fdre_C_Q)         0.128    -0.481 f  xvga1/vcount_reg[7]/Q
                         net (fo=6, routed)           0.135    -0.346    xvga1/vcount[7]
    SLICE_X63Y131        LUT1 (Prop_lut1_I0_O)        0.098    -0.248 r  xvga1/vheight[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    chroma_histogram/vcount_reg[8][7]
    SLICE_X63Y131        FDRE                                         r  chroma_histogram/vheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.823    -0.849    chroma_histogram/clk_out2
    SLICE_X63Y131        FDRE                                         r  chroma_histogram/vheight_reg[7]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.129    -0.446    
    SLICE_X63Y131        FDRE (Hold_fdre_C_D)         0.092    -0.354    chroma_histogram/vheight_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.365%)  route 0.172ns (47.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.579    -0.585    xvga1/clk_out2
    SLICE_X73Y121        FDRE                                         r  xvga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  xvga1/hcount_reg[0]/Q
                         net (fo=8, routed)           0.172    -0.272    xvga1/hcount[0]
    SLICE_X73Y120        LUT5 (Prop_lut5_I2_O)        0.048    -0.224 r  xvga1/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    xvga1/p_0_in[4]
    SLICE_X73Y120        FDRE                                         r  xvga1/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.850    -0.823    xvga1/clk_out2
    SLICE_X73Y120        FDRE                                         r  xvga1/hcount_reg[4]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.129    -0.442    
    SLICE_X73Y120        FDRE (Hold_fdre_C_D)         0.105    -0.337    xvga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.867%)  route 0.159ns (43.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.550    -0.614    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  xvga1/hcount_reg[8]/Q
                         net (fo=21, routed)          0.159    -0.292    xvga1/hcount[8]
    SLICE_X66Y126        LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  xvga1/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    xvga1/p_0_in[8]
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.819    -0.854    xvga1/clk_out2
    SLICE_X66Y126        FDRE                                         r  xvga1/hcount_reg[8]/C
                         clock pessimism              0.240    -0.614    
                         clock uncertainty            0.129    -0.486    
    SLICE_X66Y126        FDRE (Hold_fdre_C_D)         0.121    -0.365    xvga1/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            chroma_histogram/vheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.246ns (62.339%)  route 0.149ns (37.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.553    -0.611    xvga1/clk_out2
    SLICE_X66Y129        FDRE                                         r  xvga1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y129        FDRE (Prop_fdre_C_Q)         0.148    -0.463 f  xvga1/vcount_reg[4]/Q
                         net (fo=5, routed)           0.149    -0.315    xvga1/vcount[4]
    SLICE_X66Y131        LUT1 (Prop_lut1_I0_O)        0.098    -0.217 r  xvga1/vheight[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    chroma_histogram/vcount_reg[8][4]
    SLICE_X66Y131        FDRE                                         r  chroma_histogram/vheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.825    -0.848    chroma_histogram/clk_out2
    SLICE_X66Y131        FDRE                                         r  chroma_histogram/vheight_reg[4]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.129    -0.467    
    SLICE_X66Y131        FDRE (Hold_fdre_C_D)         0.120    -0.347    chroma_histogram/vheight_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           27  Failing Endpoints,  Worst Slack       -1.409ns,  Total Violation      -25.114ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.409ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.518ns  (logic 0.438ns (17.393%)  route 2.080ns (82.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 30.083 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.340ns = ( 28.506 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.277    28.506    db0/clk
    SLICE_X72Y120        FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.341    28.847 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.365    30.212    xvga1/clean[0]
    SLICE_X72Y120        LUT6 (Prop_lut6_I2_O)        0.097    30.309 r  xvga1/bram2_i_6/O
                         net (fo=1, routed)           0.716    31.024    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    30.083    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.304    
                         clock uncertainty           -0.247    30.057    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.442    29.615    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.615    
                         arrival time                         -31.024    
  -------------------------------------------------------------------
                         slack                                 -1.409    

Slack (VIOLATED) :        -1.384ns  (required time - arrival time)
  Source:                 db0/genblk1[5].clean_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.493ns  (logic 0.438ns (17.567%)  route 2.055ns (82.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 30.083 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.340ns = ( 28.506 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.277    28.506    db0/clk
    SLICE_X72Y120        FDRE                                         r  db0/genblk1[5].clean_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.341    28.847 r  db0/genblk1[5].clean_reg[5]/Q
                         net (fo=11, routed)          1.059    29.906    xvga1/clean[0]
    SLICE_X73Y120        LUT6 (Prop_lut6_I2_O)        0.097    30.003 r  xvga1/bram2_i_11/O
                         net (fo=1, routed)           0.996    30.999    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    30.083    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.304    
                         clock uncertainty           -0.247    30.057    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    29.615    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.615    
                         arrival time                         -30.999    
  -------------------------------------------------------------------
                         slack                                 -1.384    

Slack (VIOLATED) :        -1.310ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.847ns  (logic 0.632ns (22.201%)  route 2.215ns (77.799%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 29.989 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.390ns = ( 28.456 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.227    28.456    n/clk
    SLICE_X47Y146        FDRE                                         r  n/mid_novelty_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y146        FDRE (Prop_fdre_C_Q)         0.341    28.797 r  n/mid_novelty_reg[14]/Q
                         net (fo=7, routed)           0.850    29.647    display/mid_novelty[14]
    SLICE_X48Y148        LUT4 (Prop_lut4_I2_O)        0.097    29.744 r  display/seg[5]_i_7/O
                         net (fo=1, routed)           0.617    30.361    display/seg[5]_i_7_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.097    30.458 r  display/seg[5]_i_3/O
                         net (fo=1, routed)           0.748    31.206    display/seg[5]_i_3_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I1_O)        0.097    31.303 r  display/seg[5]_i_1/O
                         net (fo=1, routed)           0.000    31.303    display/seg[5]
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.124    29.989    display/clk_out2
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[5]/C
                         clock pessimism              0.220    30.210    
                         clock uncertainty           -0.247    29.963    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.030    29.993    display/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         29.993    
                         arrival time                         -31.303    
  -------------------------------------------------------------------
                         slack                                 -1.310    

Slack (VIOLATED) :        -1.276ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.385ns  (logic 0.438ns (18.368%)  route 1.947ns (81.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 30.083 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.340ns = ( 28.506 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.277    28.506    db0/clk
    SLICE_X72Y120        FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.341    28.847 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          1.165    30.012    xvga1/clean[1]
    SLICE_X73Y120        LUT6 (Prop_lut6_I4_O)        0.097    30.109 r  xvga1/bram2_i_10/O
                         net (fo=1, routed)           0.781    30.891    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    30.083    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.304    
                         clock uncertainty           -0.247    30.057    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    29.615    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.615    
                         arrival time                         -30.891    
  -------------------------------------------------------------------
                         slack                                 -1.276    

Slack (VIOLATED) :        -1.271ns  (required time - arrival time)
  Source:                 db0/genblk1[6].clean_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.380ns  (logic 0.438ns (18.405%)  route 1.942ns (81.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 30.083 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.340ns = ( 28.506 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.277    28.506    db0/clk
    SLICE_X72Y120        FDRE                                         r  db0/genblk1[6].clean_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.341    28.847 r  db0/genblk1[6].clean_reg[6]/Q
                         net (fo=11, routed)          1.052    29.899    xvga1/clean[1]
    SLICE_X72Y119        LUT6 (Prop_lut6_I4_O)        0.097    29.996 r  xvga1/bram2_i_5/O
                         net (fo=1, routed)           0.889    30.886    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.218    30.083    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220    30.304    
                         clock uncertainty           -0.247    30.057    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    29.615    bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.615    
                         arrival time                         -30.886    
  -------------------------------------------------------------------
                         slack                                 -1.271    

Slack (VIOLATED) :        -1.209ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.744ns  (logic 0.778ns (28.357%)  route 1.966ns (71.643%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 29.989 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.388ns = ( 28.458 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.229    28.458    n/clk
    SLICE_X44Y145        FDRE                                         r  n/mid_novelty_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y145        FDRE (Prop_fdre_C_Q)         0.341    28.799 r  n/mid_novelty_reg[5]/Q
                         net (fo=8, routed)           0.837    29.636    display/mid_novelty[5]
    SLICE_X44Y146        LUT4 (Prop_lut4_I1_O)        0.101    29.737 r  display/seg[3]_i_6/O
                         net (fo=1, routed)           0.324    30.061    display/seg[3]_i_6_n_0
    SLICE_X44Y146        LUT6 (Prop_lut6_I5_O)        0.239    30.300 r  display/seg[3]_i_2/O
                         net (fo=1, routed)           0.805    31.105    display/seg[3]_i_2_n_0
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.097    31.202 r  display/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    31.202    display/seg[3]
    SLICE_X47Y147        FDRE                                         r  display/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.124    29.989    display/clk_out2
    SLICE_X47Y147        FDRE                                         r  display/seg_reg[3]/C
                         clock pessimism              0.220    30.210    
                         clock uncertainty           -0.247    29.963    
    SLICE_X47Y147        FDRE (Setup_fdre_C_D)        0.030    29.993    display/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         29.993    
                         arrival time                         -31.202    
  -------------------------------------------------------------------
                         slack                                 -1.209    

Slack (VIOLATED) :        -1.141ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.529ns  (logic 0.632ns (24.994%)  route 1.897ns (75.006%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 29.989 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.239ns = ( 28.607 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.378    28.607    n/clk
    SLICE_X48Y150        FDRE                                         r  n/mid_novelty_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y150        FDRE (Prop_fdre_C_Q)         0.341    28.948 r  n/mid_novelty_reg[24]/Q
                         net (fo=7, routed)           0.922    29.871    display/mid_novelty[24]
    SLICE_X48Y150        LUT5 (Prop_lut5_I4_O)        0.097    29.968 r  display/seg[6]_i_9/O
                         net (fo=1, routed)           0.444    30.412    display/seg[6]_i_9_n_0
    SLICE_X48Y150        LUT5 (Prop_lut5_I3_O)        0.097    30.509 r  display/seg[6]_i_5/O
                         net (fo=1, routed)           0.530    31.039    display/seg[6]_i_5_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I5_O)        0.097    31.136 r  display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    31.136    display/seg[6]
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.124    29.989    display/clk_out2
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[6]/C
                         clock pessimism              0.220    30.210    
                         clock uncertainty           -0.247    29.963    
    SLICE_X48Y148        FDRE (Setup_fdre_C_D)        0.032    29.995    display/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         29.995    
                         arrival time                         -31.136    
  -------------------------------------------------------------------
                         slack                                 -1.141    

Slack (VIOLATED) :        -1.136ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.525ns  (logic 0.786ns (31.125%)  route 1.739ns (68.875%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 29.991 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.239ns = ( 28.607 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.378    28.607    n/clk
    SLICE_X47Y151        FDRE                                         r  n/mid_novelty_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.341    28.948 r  n/mid_novelty_reg[31]/Q
                         net (fo=7, routed)           1.039    29.988    display/mid_novelty[31]
    SLICE_X47Y151        LUT4 (Prop_lut4_I0_O)        0.101    30.089 f  display/seg[0]_i_7/O
                         net (fo=1, routed)           0.177    30.266    display/seg[0]_i_7_n_0
    SLICE_X47Y151        LUT6 (Prop_lut6_I5_O)        0.247    30.513 f  display/seg[0]_i_4/O
                         net (fo=1, routed)           0.523    31.036    display/seg[0]_i_4_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I2_O)        0.097    31.133 r  display/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    31.133    display/seg[0]
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.126    29.991    display/clk_out2
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/C
                         clock pessimism              0.220    30.212    
                         clock uncertainty           -0.247    29.965    
    SLICE_X44Y149        FDRE (Setup_fdre_C_D)        0.032    29.997    display/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.997    
                         arrival time                         -31.133    
  -------------------------------------------------------------------
                         slack                                 -1.136    

Slack (VIOLATED) :        -1.084ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.471ns  (logic 0.778ns (31.479%)  route 1.693ns (68.521%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 29.991 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.239ns = ( 28.607 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.378    28.607    n/clk
    SLICE_X47Y151        FDRE                                         r  n/mid_novelty_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDRE (Prop_fdre_C_Q)         0.341    28.948 r  n/mid_novelty_reg[31]/Q
                         net (fo=7, routed)           1.040    29.989    display/mid_novelty[31]
    SLICE_X47Y151        LUT5 (Prop_lut5_I2_O)        0.101    30.090 r  display/seg[2]_i_8/O
                         net (fo=1, routed)           0.381    30.471    display/seg[2]_i_8_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I5_O)        0.239    30.710 f  display/seg[2]_i_4/O
                         net (fo=1, routed)           0.272    30.982    display/seg[2]_i_4_n_0
    SLICE_X45Y145        LUT6 (Prop_lut6_I3_O)        0.097    31.079 r  display/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    31.079    display/seg[2]
    SLICE_X45Y145        FDRE                                         r  display/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.126    29.991    display/clk_out2
    SLICE_X45Y145        FDRE                                         r  display/seg_reg[2]/C
                         clock pessimism              0.220    30.212    
                         clock uncertainty           -0.247    29.965    
    SLICE_X45Y145        FDRE (Setup_fdre_C_D)        0.030    29.995    display/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.995    
                         arrival time                         -31.079    
  -------------------------------------------------------------------
                         slack                                 -1.084    

Slack (VIOLATED) :        -1.056ns  (required time - arrival time)
  Source:                 n/mid_novelty_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.923ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@28.846ns)
  Data Path Delay:        2.587ns  (logic 0.788ns (30.460%)  route 1.799ns (69.540%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 30.132 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.239ns = ( 28.607 - 28.846 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     28.846    28.846 r  
    E3                                                0.000    28.846 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    28.846    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    30.176 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    31.150    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    25.856 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    27.153    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    27.229 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.378    28.607    n/clk
    SLICE_X48Y150        FDRE                                         r  n/mid_novelty_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y150        FDRE (Prop_fdre_C_Q)         0.341    28.948 r  n/mid_novelty_reg[24]/Q
                         net (fo=7, routed)           0.922    29.871    display/mid_novelty[24]
    SLICE_X48Y150        LUT5 (Prop_lut5_I3_O)        0.111    29.982 r  display/seg[4]_i_9/O
                         net (fo=1, routed)           0.583    30.564    display/seg[4]_i_9_n_0
    SLICE_X47Y150        LUT6 (Prop_lut6_I2_O)        0.239    30.803 r  display/seg[4]_i_6/O
                         net (fo=1, routed)           0.294    31.097    display/seg[4]_i_6_n_0
    SLICE_X47Y150        LUT5 (Prop_lut5_I4_O)        0.097    31.194 r  display/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    31.194    display/seg[4]
    SLICE_X47Y150        FDRE                                         r  display/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.769    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    32.032 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    32.948    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    27.559 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    28.793    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    28.865 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          1.267    30.132    display/clk_out2
    SLICE_X47Y150        FDRE                                         r  display/seg_reg[4]/C
                         clock pessimism              0.220    30.353    
                         clock uncertainty           -0.247    30.106    
    SLICE_X47Y150        FDRE (Setup_fdre_C_D)        0.032    30.138    display/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         30.138    
                         arrival time                         -31.194    
  -------------------------------------------------------------------
                         slack                                 -1.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.231ns (31.632%)  route 0.499ns (68.368%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.550    -0.614    chroma_calc1/clk
    SLICE_X47Y128        FDRE                                         r  chroma_calc1/chroma_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  chroma_calc1/chroma_reg[11]/Q
                         net (fo=2, routed)           0.452    -0.022    xvga1/chroma[5]
    SLICE_X59Y128        LUT6 (Prop_lut6_I5_O)        0.045     0.023 r  xvga1/hheight[5]_i_4/O
                         net (fo=1, routed)           0.048     0.071    xvga1/hheight[5]_i_4_n_0
    SLICE_X59Y128        LUT5 (Prop_lut5_I4_O)        0.045     0.116 r  xvga1/hheight[5]_i_1/O
                         net (fo=1, routed)           0.000     0.116    chroma_histogram/D[5]
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.819    -0.854    chroma_histogram/clk_out2
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[5]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.247    -0.051    
    SLICE_X59Y128        FDRE (Hold_fdre_C_D)         0.092     0.041    chroma_histogram/hheight_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.231ns (30.114%)  route 0.536ns (69.886%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    chroma_calc1/clk
    SLICE_X59Y134        FDRE                                         r  chroma_calc1/chroma_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  chroma_calc1/chroma_reg[89]/Q
                         net (fo=2, routed)           0.197    -0.271    xvga1/chroma[53]
    SLICE_X59Y134        LUT6 (Prop_lut6_I3_O)        0.045    -0.226 r  xvga1/hheight[3]_i_3/O
                         net (fo=1, routed)           0.339     0.114    xvga1/hheight[3]_i_3_n_0
    SLICE_X58Y131        LUT5 (Prop_lut5_I2_O)        0.045     0.159 r  xvga1/hheight[3]_i_1/O
                         net (fo=1, routed)           0.000     0.159    chroma_histogram/D[3]
    SLICE_X58Y131        FDRE                                         r  chroma_histogram/hheight_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.822    -0.851    chroma_histogram/clk_out2
    SLICE_X58Y131        FDRE                                         r  chroma_histogram/hheight_reg[3]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.247    -0.048    
    SLICE_X58Y131        FDRE (Hold_fdre_C_D)         0.121     0.073    chroma_histogram/hheight_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[142]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.231ns (30.005%)  route 0.539ns (69.995%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    chroma_calc1/clk
    SLICE_X59Y134        FDRE                                         r  chroma_calc1/chroma_reg[142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  chroma_calc1/chroma_reg[142]/Q
                         net (fo=2, routed)           0.246    -0.221    xvga1/chroma[88]
    SLICE_X59Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.176 r  xvga1/hheight[8]_i_2/O
                         net (fo=1, routed)           0.293     0.117    xvga1/hheight[8]_i_2_n_0
    SLICE_X58Y133        LUT5 (Prop_lut5_I0_O)        0.045     0.162 r  xvga1/hheight[8]_i_1/O
                         net (fo=1, routed)           0.000     0.162    chroma_histogram/D[8]
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.824    -0.849    chroma_histogram/clk_out2
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[8]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.247    -0.046    
    SLICE_X58Y133        FDRE (Hold_fdre_C_D)         0.121     0.075    chroma_histogram/hheight_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[159]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.254ns (32.509%)  route 0.527ns (67.491%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    chroma_calc1/clk
    SLICE_X58Y134        FDRE                                         r  chroma_calc1/chroma_reg[159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  chroma_calc1/chroma_reg[159]/Q
                         net (fo=2, routed)           0.204    -0.240    xvga1/chroma[99]
    SLICE_X58Y133        LUT6 (Prop_lut6_I3_O)        0.045    -0.195 r  xvga1/hheight[9]_i_3/O
                         net (fo=1, routed)           0.323     0.128    xvga1/hheight[9]_i_3_n_0
    SLICE_X58Y133        LUT5 (Prop_lut5_I0_O)        0.045     0.173 r  xvga1/hheight[9]_i_2/O
                         net (fo=1, routed)           0.000     0.173    chroma_histogram/D[9]
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.824    -0.849    chroma_histogram/clk_out2
    SLICE_X58Y133        FDRE                                         r  chroma_histogram/hheight_reg[9]/C
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.247    -0.046    
    SLICE_X58Y133        FDRE (Hold_fdre_C_D)         0.121     0.075    chroma_histogram/hheight_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.291ns (38.566%)  route 0.464ns (61.434%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.554    -0.610    chroma_calc1/clk
    SLICE_X56Y133        FDRE                                         r  chroma_calc1/chroma_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y133        FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  chroma_calc1/chroma_reg[93]/Q
                         net (fo=2, routed)           0.206    -0.256    xvga1/chroma[57]
    SLICE_X56Y132        LUT6 (Prop_lut6_I3_O)        0.098    -0.158 r  xvga1/hheight[7]_i_3/O
                         net (fo=1, routed)           0.258     0.099    xvga1/hheight[7]_i_3_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I2_O)        0.045     0.144 r  xvga1/hheight[7]_i_1/O
                         net (fo=1, routed)           0.000     0.144    chroma_histogram/D[7]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.822    -0.850    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[7]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.247    -0.047    
    SLICE_X59Y132        FDRE (Hold_fdre_C_D)         0.092     0.045    chroma_histogram/hheight_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.231ns (30.525%)  route 0.526ns (69.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.548    -0.616    chroma_calc1/clk
    SLICE_X47Y126        FDRE                                         r  chroma_calc1/chroma_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  chroma_calc1/chroma_reg[40]/Q
                         net (fo=2, routed)           0.197    -0.278    xvga1/chroma[22]
    SLICE_X51Y126        LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  xvga1/hheight[2]_i_4/O
                         net (fo=1, routed)           0.328     0.096    xvga1/hheight[2]_i_4_n_0
    SLICE_X59Y128        LUT5 (Prop_lut5_I4_O)        0.045     0.141 r  xvga1/hheight[2]_i_1/O
                         net (fo=1, routed)           0.000     0.141    chroma_histogram/D[2]
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.819    -0.854    chroma_histogram/clk_out2
    SLICE_X59Y128        FDRE                                         r  chroma_histogram/hheight_reg[2]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.247    -0.051    
    SLICE_X59Y128        FDRE (Hold_fdre_C_D)         0.091     0.040    chroma_histogram/hheight_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 n/mid_novelty_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.231ns (30.433%)  route 0.528ns (69.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.560    -0.604    n/clk
    SLICE_X47Y146        FDRE                                         r  n/mid_novelty_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  n/mid_novelty_reg[14]/Q
                         net (fo=7, routed)           0.341    -0.122    display/mid_novelty[14]
    SLICE_X47Y148        LUT6 (Prop_lut6_I1_O)        0.045    -0.077 f  display/seg[6]_i_4/O
                         net (fo=1, routed)           0.187     0.110    display/seg[6]_i_4_n_0
    SLICE_X48Y148        LUT6 (Prop_lut6_I3_O)        0.045     0.155 r  display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.155    display/seg[6]
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.832    -0.841    display/clk_out2
    SLICE_X48Y148        FDRE                                         r  display/seg_reg[6]/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.247    -0.038    
    SLICE_X48Y148        FDRE (Hold_fdre_C_D)         0.092     0.054    display/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.254ns (33.180%)  route 0.512ns (66.820%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.551    -0.613    chroma_calc1/clk
    SLICE_X56Y130        FDRE                                         r  chroma_calc1/chroma_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  chroma_calc1/chroma_reg[26]/Q
                         net (fo=2, routed)           0.264    -0.185    xvga1/chroma[14]
    SLICE_X58Y130        LUT6 (Prop_lut6_I3_O)        0.045    -0.140 r  xvga1/hheight[4]_i_4/O
                         net (fo=1, routed)           0.248     0.107    xvga1/hheight[4]_i_4_n_0
    SLICE_X59Y132        LUT5 (Prop_lut5_I4_O)        0.045     0.152 r  xvga1/hheight[4]_i_1/O
                         net (fo=1, routed)           0.000     0.152    chroma_histogram/D[4]
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.822    -0.850    chroma_histogram/clk_out2
    SLICE_X59Y132        FDRE                                         r  chroma_histogram/hheight_reg[4]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.247    -0.047    
    SLICE_X59Y132        FDRE (Hold_fdre_C_D)         0.092     0.045    chroma_histogram/hheight_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 n/mid_novelty_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            display/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.231ns (29.959%)  route 0.540ns (70.041%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.560    -0.604    n/clk
    SLICE_X48Y146        FDRE                                         r  n/mid_novelty_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  n/mid_novelty_reg[11]/Q
                         net (fo=7, routed)           0.311    -0.152    display/mid_novelty[11]
    SLICE_X44Y147        LUT6 (Prop_lut6_I0_O)        0.045    -0.107 f  display/seg[0]_i_6/O
                         net (fo=1, routed)           0.229     0.122    display/seg[0]_i_6_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I5_O)        0.045     0.167 r  display/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.167    display/seg[0]
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.833    -0.840    display/clk_out2
    SLICE_X44Y149        FDRE                                         r  display/seg_reg[0]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.247    -0.037    
    SLICE_X44Y149        FDRE (Hold_fdre_C_D)         0.092     0.055    display/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 chroma_calc1/chroma_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            chroma_histogram/hheight_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.254ns (33.060%)  route 0.514ns (66.940%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.550    -0.614    chroma_calc1/clk
    SLICE_X60Y128        FDRE                                         r  chroma_calc1/chroma_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  chroma_calc1/chroma_reg[135]/Q
                         net (fo=2, routed)           0.059    -0.391    xvga1/chroma[81]
    SLICE_X61Y128        LUT6 (Prop_lut6_I5_O)        0.045    -0.346 r  xvga1/hheight[1]_i_2/O
                         net (fo=1, routed)           0.455     0.109    xvga1/hheight[1]_i_2_n_0
    SLICE_X61Y128        LUT5 (Prop_lut5_I0_O)        0.045     0.154 r  xvga1/hheight[1]_i_1/O
                         net (fo=1, routed)           0.000     0.154    chroma_histogram/D[1]
    SLICE_X61Y128        FDRE                                         r  chroma_histogram/hheight_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout2_buf/O
                         net (fo=92, routed)          0.819    -0.854    chroma_histogram/clk_out2
    SLICE_X61Y128        FDRE                                         r  chroma_histogram/hheight_reg[1]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.247    -0.051    
    SLICE_X61Y128        FDRE (Hold_fdre_C_D)         0.092     0.041    chroma_histogram/hheight_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           89  Failing Endpoints,  Worst Slack      -15.553ns,  Total Violation    -1313.516ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.610ns,  Total Violation       -1.106ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.553ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.872ns  (logic 18.341ns (92.297%)  route 1.531ns (7.703%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 4.024 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.107    18.800 r  n/d/d/out__9/P[31]
                         net (fo=4, routed)           0.710    19.510    probey/inst/ila_core_inst/probe5[31]
    SLICE_X56Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.120     4.024    probey/inst/ila_core_inst/out
    SLICE_X56Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/CLK
                         clock pessimism              0.220     4.244    
                         clock uncertainty           -0.241     4.003    
    SLICE_X56Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     3.956    probey/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8
  -------------------------------------------------------------------
                         required time                          3.956    
                         arrival time                         -19.510    
  -------------------------------------------------------------------
                         slack                                -15.553    

Slack (VIOLATED) :        -15.471ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.785ns  (logic 18.341ns (92.700%)  route 1.444ns (7.300%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[33])
                                                      1.107    18.800 r  n/d/d/out__9/P[33]
                         net (fo=2, routed)           0.623    19.423    probey/inst/ila_core_inst/probe5[33]
    SLICE_X58Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.241     4.004    
    SLICE_X58Y148        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     3.952    probey/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8
  -------------------------------------------------------------------
                         required time                          3.952    
                         arrival time                         -19.423    
  -------------------------------------------------------------------
                         slack                                -15.471    

Slack (VIOLATED) :        -15.464ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.786ns  (logic 18.341ns (92.698%)  route 1.445ns (7.302%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 4.024 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.107    18.800 r  n/d/d/out__9/P[12]
                         net (fo=4, routed)           0.624    19.424    probey/inst/ila_core_inst/probe5[12]
    SLICE_X56Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.120     4.024    probey/inst/ila_core_inst/out
    SLICE_X56Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism              0.220     4.244    
                         clock uncertainty           -0.241     4.003    
    SLICE_X56Y148        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.959    probey/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                          3.959    
                         arrival time                         -19.424    
  -------------------------------------------------------------------
                         slack                                -15.464    

Slack (VIOLATED) :        -15.460ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.762ns  (logic 18.341ns (92.810%)  route 1.421ns (7.190%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    18.800 r  n/d/d/out__9/P[19]
                         net (fo=4, routed)           0.600    19.400    probey/inst/ila_core_inst/probe5[19]
    SLICE_X58Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.241     4.004    
    SLICE_X58Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064     3.940    probey/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                          3.940    
                         arrival time                         -19.400    
  -------------------------------------------------------------------
                         slack                                -15.460    

Slack (VIOLATED) :        -15.451ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.770ns  (logic 18.341ns (92.770%)  route 1.429ns (7.230%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    18.800 r  n/d/d/out__9/P[23]
                         net (fo=4, routed)           0.608    19.408    probey/inst/ila_core_inst/probe5[23]
    SLICE_X58Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.241     4.004    
    SLICE_X58Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     3.957    probey/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8
  -------------------------------------------------------------------
                         required time                          3.957    
                         arrival time                         -19.408    
  -------------------------------------------------------------------
                         slack                                -15.451    

Slack (VIOLATED) :        -15.439ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.758ns  (logic 18.341ns (92.828%)  route 1.417ns (7.172%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.107    18.800 r  n/d/d/out__9/P[7]
                         net (fo=4, routed)           0.596    19.396    probey/inst/ila_core_inst/probe5[7]
    SLICE_X58Y146        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y146        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.241     4.004    
    SLICE_X58Y146        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     3.957    probey/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                          3.957    
                         arrival time                         -19.396    
  -------------------------------------------------------------------
                         slack                                -15.439    

Slack (VIOLATED) :        -15.415ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.758ns  (logic 18.341ns (92.827%)  route 1.417ns (7.173%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 4.024 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    18.800 r  n/d/d/out__9/P[30]
                         net (fo=4, routed)           0.596    19.396    probey/inst/ila_core_inst/probe5[30]
    SLICE_X56Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.120     4.024    probey/inst/ila_core_inst/out
    SLICE_X56Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/CLK
                         clock pessimism              0.220     4.244    
                         clock uncertainty           -0.241     4.003    
    SLICE_X56Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     3.981    probey/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8
  -------------------------------------------------------------------
                         required time                          3.981    
                         arrival time                         -19.396    
  -------------------------------------------------------------------
                         slack                                -15.415    

Slack (VIOLATED) :        -15.408ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.747ns  (logic 18.341ns (92.880%)  route 1.406ns (7.120%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.107    18.800 r  n/d/d/out__9/P[1]
                         net (fo=4, routed)           0.585    19.385    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[0]
    SLICE_X58Y144        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X58Y144        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.241     4.004    
    SLICE_X58Y144        FDRE (Setup_fdre_C_D)       -0.027     3.977    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.977    
                         arrival time                         -19.385    
  -------------------------------------------------------------------
                         slack                                -15.408    

Slack (VIOLATED) :        -15.400ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.745ns  (logic 18.341ns (92.891%)  route 1.404ns (7.109%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.107    18.800 r  n/d/d/out__9/P[38]
                         net (fo=2, routed)           0.582    19.382    probey/inst/ila_core_inst/probe5[38]
    SLICE_X58Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.241     4.004    
    SLICE_X58Y148        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     3.982    probey/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8
  -------------------------------------------------------------------
                         required time                          3.982    
                         arrival time                         -19.382    
  -------------------------------------------------------------------
                         slack                                -15.400    

Slack (VIOLATED) :        -15.366ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.669ns  (logic 18.341ns (93.250%)  route 1.328ns (6.750%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107    18.800 r  n/d/d/out__9/P[3]
                         net (fo=4, routed)           0.507    19.306    probey/inst/ila_core_inst/probe5[3]
    SLICE_X58Y146        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y146        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.241     4.004    
    SLICE_X58Y146        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064     3.940    probey/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                          3.940    
                         arrival time                         -19.306    
  -------------------------------------------------------------------
                         slack                                -15.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.610ns  (arrival time - required time)
  Source:                 clockgen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.026ns (2.122%)  route 1.199ns (97.878%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.700    -0.464    probey/inst/ila_core_inst/probe0[0]
    SLICE_X62Y155        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.919    -0.754    probey/inst/ila_core_inst/out
    SLICE_X62Y155        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.557    -0.197    
                         clock uncertainty            0.241     0.044    
    SLICE_X62Y155        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.146    probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                 -0.610    

Slack (VIOLATED) :        -0.496ns  (arrival time - required time)
  Source:                 clockgen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.071ns (5.605%)  route 1.196ns (94.395%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.697    -0.467    probey/inst/ila_core_inst/probe0[0]
    SLICE_X56Y145        LUT3 (Prop_lut3_I1_O)        0.045    -0.422 r  probey/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.422    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/xsdb_reg_reg[0]
    SLICE_X56Y145        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.829    -0.844    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X56Y145        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.241    -0.046    
    SLICE_X56Y145        FDRE (Hold_fdre_C_D)         0.121     0.075    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.094%)  route 0.527ns (78.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.558    -0.606    n/d/clk
    SLICE_X48Y139        FDRE                                         r  n/d/focus_chroma_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  n/d/focus_chroma_reg[102]/Q
                         net (fo=2, routed)           0.527     0.062    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[102]
    SLICE_X51Y142        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.828    -0.845    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y142        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[102]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.241    -0.047    
    SLICE_X51Y142        FDRE (Hold_fdre_C_D)         0.046    -0.001    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[102]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.164ns (23.973%)  route 0.520ns (76.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.559    -0.605    n/d/clk
    SLICE_X58Y140        FDRE                                         r  n/d/focus_chroma_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  n/d/focus_chroma_reg[131]/Q
                         net (fo=2, routed)           0.520     0.079    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[131]
    SLICE_X57Y144        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.829    -0.844    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X57Y144        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[131]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.241    -0.046    
    SLICE_X57Y144        FDRE (Hold_fdre_C_D)         0.059     0.013    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[131]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.164ns (21.919%)  route 0.584ns (78.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    n/d/clk
    SLICE_X54Y139        FDRE                                         r  n/d/focus_chroma_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  n/d/focus_chroma_reg[89]/Q
                         net (fo=2, routed)           0.584     0.140    probey/inst/ila_core_inst/probe6[89]
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.830    -0.843    probey/inst/ila_core_inst/out
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/CLK
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.241    -0.045    
    SLICE_X60Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.072    probey/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.095%)  route 0.578ns (77.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    n/d/clk
    SLICE_X56Y137        FDRE                                         r  n/d/focus_chroma_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  n/d/focus_chroma_reg[86]/Q
                         net (fo=2, routed)           0.578     0.134    probey/inst/ila_core_inst/probe6[86]
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.830    -0.843    probey/inst/ila_core_inst/out
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8/CLK
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.241    -0.045    
    SLICE_X60Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.064    probey/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.788%)  route 0.609ns (81.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.548    -0.616    n/d/clk
    SLICE_X59Y123        FDRE                                         r  n/d/focus_chroma_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  n/d/focus_chroma_reg[3]/Q
                         net (fo=2, routed)           0.609     0.134    probey/inst/ila_core_inst/probe6[3]
    SLICE_X70Y135        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.829    -0.844    probey/inst/ila_core_inst/out
    SLICE_X70Y135        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/CLK
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.241    -0.046    
    SLICE_X70Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.063    probey/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.164ns (23.577%)  route 0.532ns (76.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.555    -0.609    n/d/clk
    SLICE_X54Y137        FDRE                                         r  n/d/focus_chroma_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  n/d/focus_chroma_reg[100]/Q
                         net (fo=2, routed)           0.532     0.086    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[100]
    SLICE_X55Y141        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.826    -0.846    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X55Y141        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[100]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.241    -0.048    
    SLICE_X55Y141        FDRE (Hold_fdre_C_D)         0.061     0.013    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.141ns (20.686%)  route 0.541ns (79.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.558    -0.606    n/d/clk
    SLICE_X49Y139        FDRE                                         r  n/d/focus_chroma_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  n/d/focus_chroma_reg[104]/Q
                         net (fo=2, routed)           0.541     0.075    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[104]
    SLICE_X51Y142        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.828    -0.845    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y142        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.241    -0.047    
    SLICE_X51Y142        FDRE (Hold_fdre_C_D)         0.047    -0.000    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.093%)  route 0.578ns (77.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.555    -0.609    n/d/clk
    SLICE_X54Y137        FDRE                                         r  n/d/focus_chroma_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  n/d/focus_chroma_reg[85]/Q
                         net (fo=2, routed)           0.578     0.133    probey/inst/ila_core_inst/probe6[85]
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.830    -0.843    probey/inst/ila_core_inst/out
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8/CLK
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.241    -0.045    
    SLICE_X60Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.057    probey/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :          432  Failing Endpoints,  Worst Slack       -2.094ns,  Total Violation     -311.213ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.094ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.632ns (9.334%)  route 6.139ns (90.666%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 r  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          1.126     5.943    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X32Y162        LUT6 (Prop_lut6_I0_O)        0.097     6.040 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_3__19/O
                         net (fo=2, routed)           0.403     6.443    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_3__19_n_0
    SLICE_X32Y162        LUT6 (Prop_lut6_I5_O)        0.097     6.540 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[0]_i_1__19/O
                         net (fo=1, routed)           0.000     6.540    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/next_state[0]
    SLICE_X32Y162        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X32Y162        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X32Y162        FDRE (Setup_fdre_C_D)        0.030     4.447    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.447    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                 -2.094    

Slack (VIOLATED) :        -2.010ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.632ns (9.448%)  route 6.057ns (90.552%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 f  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 f  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          1.126     5.943    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X32Y162        LUT6 (Prop_lut6_I0_O)        0.097     6.040 f  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_3__19/O
                         net (fo=2, routed)           0.322     6.362    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_3__19_n_0
    SLICE_X32Y162        LUT6 (Prop_lut6_I2_O)        0.097     6.459 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[3]_i_1__19/O
                         net (fo=1, routed)           0.000     6.459    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/next_state[3]
    SLICE_X32Y162        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X32Y162        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X32Y162        FDRE (Setup_fdre_C_D)        0.032     4.449    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.449    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                 -2.010    

Slack (VIOLATED) :        -1.969ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 0.632ns (9.508%)  route 6.015ns (90.492%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 r  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.981     5.798    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X33Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.895 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_3__20/O
                         net (fo=2, routed)           0.424     6.319    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_3__20_n_0
    SLICE_X33Y161        LUT6 (Prop_lut6_I5_O)        0.097     6.416 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[0]_i_1__20/O
                         net (fo=1, routed)           0.000     6.416    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/next_state[0]
    SLICE_X33Y161        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X33Y161        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X33Y161        FDRE (Setup_fdre_C_D)        0.030     4.447    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.447    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                 -1.969    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.632ns (9.511%)  route 6.013ns (90.489%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 4.174 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 r  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.969     5.786    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X44Y155        LUT6 (Prop_lut6_I0_O)        0.097     5.883 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_3__18/O
                         net (fo=2, routed)           0.434     6.317    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_3__18_n_0
    SLICE_X44Y155        LUT6 (Prop_lut6_I5_O)        0.097     6.414 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[0]_i_1__18/O
                         net (fo=1, routed)           0.000     6.414    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/next_state[0]
    SLICE_X44Y155        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.270     4.174    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_o
    SLICE_X44Y155        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.353     4.527    
                         clock uncertainty           -0.111     4.416    
    SLICE_X44Y155        FDRE (Setup_fdre_C_D)        0.030     4.446    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.446    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.817ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 0.773ns (11.915%)  route 5.715ns (88.085%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 4.168 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.675     4.785    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/s_daddr_o[2]
    SLICE_X53Y170        MUXF7 (Prop_muxf7_S_O)       0.203     4.988 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/slaveRegDo_mux_5_reg[0]_i_3/O
                         net (fo=1, routed)           1.040     6.028    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[2]_44
    SLICE_X39Y167        LUT6 (Prop_lut6_I1_O)        0.229     6.257 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/slaveRegDo_mux_5[0]_i_1/O
                         net (fo=1, routed)           0.000     6.257    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg_n_15
    SLICE_X39Y167        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.264     4.168    probey/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X39Y167        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/C
                         clock pessimism              0.353     4.521    
                         clock uncertainty           -0.111     4.410    
    SLICE_X39Y167        FDRE (Setup_fdre_C_D)        0.030     4.440    probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]
  -------------------------------------------------------------------
                         required time                          4.440    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                 -1.817    

Slack (VIOLATED) :        -1.817ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 0.632ns (9.829%)  route 5.798ns (90.171%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.644ns = ( 4.164 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 r  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.851     5.668    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X50Y157        LUT6 (Prop_lut6_I0_O)        0.097     5.765 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_3__17/O
                         net (fo=2, routed)           0.337     6.102    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_3__17_n_0
    SLICE_X52Y157        LUT6 (Prop_lut6_I5_O)        0.097     6.199 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[0]_i_1__17/O
                         net (fo=1, routed)           0.000     6.199    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/next_state[0]
    SLICE_X52Y157        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.260     4.164    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X52Y157        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.300     4.463    
                         clock uncertainty           -0.111     4.352    
    SLICE_X52Y157        FDRE (Setup_fdre_C_D)        0.030     4.382    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.382    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                 -1.817    

Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.932ns (14.386%)  route 5.547ns (85.614%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 4.168 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.067     4.177    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X36Y167        LUT5 (Prop_lut5_I2_O)        0.097     4.274 r  probey/inst/ila_core_inst/current_state[1]_i_3/O
                         net (fo=20, routed)          0.978     5.252    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[4]
    SLICE_X25Y176        LUT2 (Prop_lut2_I0_O)        0.247     5.499 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state[3]_i_3__23/O
                         net (fo=2, routed)           0.502     6.001    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state[3]_i_3__23_n_0
    SLICE_X25Y176        LUT6 (Prop_lut6_I5_O)        0.247     6.248 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state[0]_i_1__23/O
                         net (fo=1, routed)           0.000     6.248    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/next_state[0]
    SLICE_X25Y176        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.264     4.168    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/s_dclk_o
    SLICE_X25Y176        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.353     4.521    
                         clock uncertainty           -0.111     4.410    
    SLICE_X25Y176        FDRE (Setup_fdre_C_D)        0.030     4.440    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.440    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 -1.808    

Slack (VIOLATED) :        -1.776ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 0.632ns (9.888%)  route 5.760ns (90.112%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.644ns = ( 4.164 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 f  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 f  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.851     5.668    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X50Y157        LUT6 (Prop_lut6_I0_O)        0.097     5.765 f  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_3__17/O
                         net (fo=2, routed)           0.299     6.064    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_3__17_n_0
    SLICE_X52Y157        LUT6 (Prop_lut6_I2_O)        0.097     6.161 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[3]_i_1__17/O
                         net (fo=1, routed)           0.000     6.161    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/next_state[3]
    SLICE_X52Y157        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.260     4.164    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X52Y157        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.300     4.463    
                         clock uncertainty           -0.111     4.352    
    SLICE_X52Y157        FDRE (Setup_fdre_C_D)        0.033     4.385    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.385    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                 -1.776    

Slack (VIOLATED) :        -1.763ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 0.632ns (9.809%)  route 5.811ns (90.191%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 f  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 f  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.981     5.798    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X33Y161        LUT6 (Prop_lut6_I0_O)        0.097     5.895 f  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_3__20/O
                         net (fo=2, routed)           0.220     6.115    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_3__20_n_0
    SLICE_X33Y161        LUT6 (Prop_lut6_I2_O)        0.097     6.212 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[3]_i_1__20/O
                         net (fo=1, routed)           0.000     6.212    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/next_state[3]
    SLICE_X33Y161        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X33Y161        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X33Y161        FDRE (Setup_fdre_C_D)        0.032     4.449    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.449    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                 -1.763    

Slack (VIOLATED) :        -1.759ns  (required time - arrival time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.632ns (9.818%)  route 5.805ns (90.182%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 4.174 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.386    -0.231    probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X29Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y153        FDRE (Prop_fdre_C_Q)         0.341     0.110 f  probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=223, routed)         4.610     4.720    probey/inst/ila_core_inst/s_daddr[2]
    SLICE_X47Y176        LUT5 (Prop_lut5_I2_O)        0.097     4.817 f  probey/inst/ila_core_inst/current_state[1]_i_2__11/O
                         net (fo=15, routed)          0.969     5.786    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X44Y155        LUT6 (Prop_lut6_I0_O)        0.097     5.883 f  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_3__18/O
                         net (fo=2, routed)           0.227     6.110    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_3__18_n_0
    SLICE_X44Y155        LUT6 (Prop_lut6_I2_O)        0.097     6.207 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[3]_i_1__18/O
                         net (fo=1, routed)           0.000     6.207    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/next_state[3]
    SLICE_X44Y155        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.270     4.174    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_o
    SLICE_X44Y155        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.353     4.527    
                         clock uncertainty           -0.111     4.416    
    SLICE_X44Y155        FDRE (Setup_fdre_C_D)        0.032     4.448    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.448    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                 -1.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.646    -0.518    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X18Y164        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.084    -0.293    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg_n_0_[9]
    SLICE_X19Y164        LUT6 (Prop_lut6_I0_O)        0.045    -0.248 r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[8]_i_1__56/O
                         net (fo=1, routed)           0.000    -0.248    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[8]_i_1__56_n_0
    SLICE_X19Y164        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X19Y164        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.247    -0.505    
                         clock uncertainty            0.111    -0.394    
    SLICE_X19Y164        FDRE (Hold_fdre_C_D)         0.092    -0.302    probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.637    -0.527    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/s_dclk_o
    SLICE_X36Y177        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.084    -0.302    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg_n_0_[9]
    SLICE_X37Y177        LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow[8]_i_1__34/O
                         net (fo=1, routed)           0.000    -0.257    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow[8]_i_1__34_n_0
    SLICE_X37Y177        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.908    -0.765    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/s_dclk_o
    SLICE_X37Y177        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.251    -0.514    
                         clock uncertainty            0.111    -0.403    
    SLICE_X37Y177        FDRE (Hold_fdre_C_D)         0.092    -0.311    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.935%)  route 0.332ns (64.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.629    -0.535    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/s_dclk_o
    SLICE_X51Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y173        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.332    -0.062    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg_n_0_[15]
    SLICE_X52Y173        LUT6 (Prop_lut6_I0_O)        0.045    -0.017 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow[14]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.017    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow[14]_i_1__43_n_0
    SLICE_X52Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.899    -0.774    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/s_dclk_o
    SLICE_X52Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[14]/C
                         clock pessimism              0.500    -0.274    
                         clock uncertainty            0.111    -0.163    
    SLICE_X52Y173        FDRE (Hold_fdre_C_D)         0.092    -0.071    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.734%)  route 0.060ns (22.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.674    -0.490    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.164    -0.326 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/Q
                         net (fo=2, routed)           0.060    -0.266    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0
    SLICE_X7Y166         LUT2 (Prop_lut2_I1_O)        0.045    -0.221 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1/O
                         net (fo=1, routed)           0.000    -0.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0
    SLICE_X7Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.949    -0.724    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.247    -0.477    
                         clock uncertainty            0.111    -0.366    
    SLICE_X7Y166         FDPE (Hold_fdpe_C_D)         0.091    -0.275    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.281%)  route 0.105ns (42.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.645    -0.519    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X39Y152        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.105    -0.273    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_do_o[12]
    SLICE_X40Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.920    -0.753    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X40Y153        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[11]/C
                         clock pessimism              0.249    -0.504    
                         clock uncertainty            0.111    -0.393    
    SLICE_X40Y153        FDRE (Hold_fdre_C_D)         0.066    -0.327    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.003%)  route 0.109ns (36.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.645    -0.519    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_o
    SLICE_X43Y152        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y152        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.269    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg_n_0_[2]
    SLICE_X41Y152        LUT6 (Prop_lut6_I0_O)        0.045    -0.224 r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[1]_i_1__16/O
                         net (fo=1, routed)           0.000    -0.224    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow[1]_i_1__16_n_0
    SLICE_X41Y152        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_o
    SLICE_X41Y152        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.111    -0.370    
    SLICE_X41Y152        FDRE (Hold_fdre_C_D)         0.092    -0.278    probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.755%)  route 0.067ns (34.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.650    -0.514    probey/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X16Y154        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y154        FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  probey/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg/Q
                         net (fo=4, routed)           0.067    -0.319    probey/inst/ila_core_inst/u_ila_regs/drdy_mux_ff1
    SLICE_X17Y154        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.926    -0.747    probey/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X17Y154        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy_reg/C
                         clock pessimism              0.246    -0.501    
                         clock uncertainty            0.111    -0.390    
    SLICE_X17Y154        FDRE (Hold_fdre_C_D)         0.016    -0.374    probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.639    -0.525    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/s_dclk_o
    SLICE_X32Y170        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[13]/Q
                         net (fo=1, routed)           0.085    -0.298    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg_n_0_[13]
    SLICE_X33Y170        LUT6 (Prop_lut6_I0_O)        0.045    -0.253 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow[12]_i_1__40/O
                         net (fo=1, routed)           0.000    -0.253    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow[12]_i_1__40_n_0
    SLICE_X33Y170        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.911    -0.762    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/s_dclk_o
    SLICE_X33Y170        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.250    -0.512    
                         clock uncertainty            0.111    -0.401    
    SLICE_X33Y170        FDRE (Hold_fdre_C_D)         0.092    -0.309    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.640    -0.524    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/s_dclk_o
    SLICE_X36Y181        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y181        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[11]/Q
                         net (fo=1, routed)           0.084    -0.298    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg_n_0_[11]
    SLICE_X37Y181        LUT6 (Prop_lut6_I0_O)        0.045    -0.253 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow[10]_i_1__44/O
                         net (fo=1, routed)           0.000    -0.253    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow[10]_i_1__44_n_0
    SLICE_X37Y181        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.912    -0.761    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/s_dclk_o
    SLICE_X37Y181        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.250    -0.511    
                         clock uncertainty            0.111    -0.400    
    SLICE_X37Y181        FDRE (Hold_fdre_C_D)         0.091    -0.309    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.632    -0.532    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/s_dclk_o
    SLICE_X44Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y173        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.085    -0.305    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg_n_0_[12]
    SLICE_X45Y173        LUT6 (Prop_lut6_I0_O)        0.045    -0.260 r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow[11]_i_1__45/O
                         net (fo=1, routed)           0.000    -0.260    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow[11]_i_1__45_n_0
    SLICE_X45Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.904    -0.769    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/s_dclk_o
    SLICE_X45Y173        FDRE                                         r  probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.111    -0.408    
    SLICE_X45Y173        FDRE (Hold_fdre_C_D)         0.092    -0.316    probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           89  Failing Endpoints,  Worst Slack      -15.551ns,  Total Violation    -1313.336ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.608ns,  Total Violation       -1.102ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.551ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.872ns  (logic 18.341ns (92.297%)  route 1.531ns (7.703%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 4.024 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.107    18.800 r  n/d/d/out__9/P[31]
                         net (fo=4, routed)           0.710    19.510    probey/inst/ila_core_inst/probe5[31]
    SLICE_X56Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.120     4.024    probey/inst/ila_core_inst/out
    SLICE_X56Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/CLK
                         clock pessimism              0.220     4.244    
                         clock uncertainty           -0.239     4.005    
    SLICE_X56Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     3.958    probey/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8
  -------------------------------------------------------------------
                         required time                          3.958    
                         arrival time                         -19.510    
  -------------------------------------------------------------------
                         slack                                -15.551    

Slack (VIOLATED) :        -15.469ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.785ns  (logic 18.341ns (92.700%)  route 1.444ns (7.300%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[33])
                                                      1.107    18.800 r  n/d/d/out__9/P[33]
                         net (fo=2, routed)           0.623    19.423    probey/inst/ila_core_inst/probe5[33]
    SLICE_X58Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.239     4.006    
    SLICE_X58Y148        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     3.954    probey/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8
  -------------------------------------------------------------------
                         required time                          3.954    
                         arrival time                         -19.423    
  -------------------------------------------------------------------
                         slack                                -15.469    

Slack (VIOLATED) :        -15.462ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.786ns  (logic 18.341ns (92.698%)  route 1.445ns (7.302%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 4.024 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.107    18.800 r  n/d/d/out__9/P[12]
                         net (fo=4, routed)           0.624    19.424    probey/inst/ila_core_inst/probe5[12]
    SLICE_X56Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.120     4.024    probey/inst/ila_core_inst/out
    SLICE_X56Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism              0.220     4.244    
                         clock uncertainty           -0.239     4.005    
    SLICE_X56Y148        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.961    probey/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                          3.961    
                         arrival time                         -19.424    
  -------------------------------------------------------------------
                         slack                                -15.462    

Slack (VIOLATED) :        -15.458ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.762ns  (logic 18.341ns (92.810%)  route 1.421ns (7.190%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    18.800 r  n/d/d/out__9/P[19]
                         net (fo=4, routed)           0.600    19.400    probey/inst/ila_core_inst/probe5[19]
    SLICE_X58Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.239     4.006    
    SLICE_X58Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064     3.942    probey/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                          3.942    
                         arrival time                         -19.400    
  -------------------------------------------------------------------
                         slack                                -15.458    

Slack (VIOLATED) :        -15.449ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.770ns  (logic 18.341ns (92.770%)  route 1.429ns (7.230%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    18.800 r  n/d/d/out__9/P[23]
                         net (fo=4, routed)           0.608    19.408    probey/inst/ila_core_inst/probe5[23]
    SLICE_X58Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.239     4.006    
    SLICE_X58Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     3.959    probey/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8
  -------------------------------------------------------------------
                         required time                          3.959    
                         arrival time                         -19.408    
  -------------------------------------------------------------------
                         slack                                -15.449    

Slack (VIOLATED) :        -15.437ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.758ns  (logic 18.341ns (92.828%)  route 1.417ns (7.172%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.107    18.800 r  n/d/d/out__9/P[7]
                         net (fo=4, routed)           0.596    19.396    probey/inst/ila_core_inst/probe5[7]
    SLICE_X58Y146        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y146        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.239     4.006    
    SLICE_X58Y146        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     3.959    probey/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                          3.959    
                         arrival time                         -19.396    
  -------------------------------------------------------------------
                         slack                                -15.437    

Slack (VIOLATED) :        -15.413ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.758ns  (logic 18.341ns (92.827%)  route 1.417ns (7.173%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 4.024 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    18.800 r  n/d/d/out__9/P[30]
                         net (fo=4, routed)           0.596    19.396    probey/inst/ila_core_inst/probe5[30]
    SLICE_X56Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.120     4.024    probey/inst/ila_core_inst/out
    SLICE_X56Y147        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/CLK
                         clock pessimism              0.220     4.244    
                         clock uncertainty           -0.239     4.005    
    SLICE_X56Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     3.983    probey/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8
  -------------------------------------------------------------------
                         required time                          3.983    
                         arrival time                         -19.396    
  -------------------------------------------------------------------
                         slack                                -15.413    

Slack (VIOLATED) :        -15.406ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.747ns  (logic 18.341ns (92.880%)  route 1.406ns (7.120%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.107    18.800 r  n/d/d/out__9/P[1]
                         net (fo=4, routed)           0.585    19.385    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[0]
    SLICE_X58Y144        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X58Y144        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.239     4.006    
    SLICE_X58Y144        FDRE (Setup_fdre_C_D)       -0.027     3.979    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.979    
                         arrival time                         -19.385    
  -------------------------------------------------------------------
                         slack                                -15.406    

Slack (VIOLATED) :        -15.398ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.745ns  (logic 18.341ns (92.891%)  route 1.404ns (7.109%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.107    18.800 r  n/d/d/out__9/P[38]
                         net (fo=2, routed)           0.582    19.382    probey/inst/ila_core_inst/probe5[38]
    SLICE_X58Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y148        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.239     4.006    
    SLICE_X58Y148        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     3.984    probey/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                         -19.382    
  -------------------------------------------------------------------
                         slack                                -15.398    

Slack (VIOLATED) :        -15.364ns  (required time - arrival time)
  Source:                 n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.669ns  (logic 18.341ns (93.250%)  route 1.328ns (6.750%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 4.025 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.255    -0.362    n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y23         RAMB36E1                                     r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.846     1.484 r  n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=7, routed)           0.745     2.229    n/d/d/dout[179]
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.838     5.067 r  n/d/d/out0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.069    n/d/d/out0_n_106
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.324 r  n/d/d/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.326    n/d/d/out__0_n_106
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.581 r  n/d/d/out__0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     7.637    n/d/d/out__0__0_n_106
    DSP48_X1Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.892 r  n/d/d/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.894    n/d/d/out__1_n_106
    DSP48_X1Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.149 r  n/d/d/out__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.151    n/d/d/out__2_n_106
    DSP48_X1Y52          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.406 r  n/d/d/out__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.408    n/d/d/out__3_n_106
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.663 r  n/d/d/out__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.665    n/d/d/out__4_n_106
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.920 r  n/d/d/out__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.922    n/d/d/out__5_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.177 r  n/d/d/out__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.179    n/d/d/out__6_n_106
    DSP48_X1Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.434 r  n/d/d/out__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.436    n/d/d/out__7_n_106
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.691 r  n/d/d/out__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.693    n/d/d/out__8_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107    18.800 r  n/d/d/out__9/P[3]
                         net (fo=4, routed)           0.507    19.306    probey/inst/ila_core_inst/probe5[3]
    SLICE_X58Y146        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.121     4.025    probey/inst/ila_core_inst/out
    SLICE_X58Y146        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism              0.220     4.245    
                         clock uncertainty           -0.239     4.006    
    SLICE_X58Y146        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.064     3.942    probey/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                          3.942    
                         arrival time                         -19.306    
  -------------------------------------------------------------------
                         slack                                -15.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.608ns  (arrival time - required time)
  Source:                 clockgen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out1_clk_wiz_0_1 fall@4.808ns)
  Data Path Delay:        1.225ns  (logic 0.026ns (2.122%)  route 1.199ns (97.878%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 4.054 - 4.808 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 3.119 - 4.808 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      4.808     4.808 f  
    E3                                                0.000     4.808 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.057 f  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.498    clockgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     3.119 f  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     3.618    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.644 f  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.700     4.344    probey/inst/ila_core_inst/probe0[0]
    SLICE_X62Y155        SRL16E                                       f  probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.245 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.725    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163     2.562 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     3.106    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.135 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.919     4.054    probey/inst/ila_core_inst/out
    SLICE_X62Y155        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.557     4.611    
                         clock uncertainty            0.239     4.850    
    SLICE_X62Y155        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     4.952    probey/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -4.952    
                         arrival time                           4.344    
  -------------------------------------------------------------------
                         slack                                 -0.608    

Slack (VIOLATED) :        -0.494ns  (arrival time - required time)
  Source:                 clockgen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.071ns (5.605%)  route 1.196ns (94.395%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.697    -0.467    probey/inst/ila_core_inst/probe0[0]
    SLICE_X56Y145        LUT3 (Prop_lut3_I1_O)        0.045    -0.422 r  probey/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.422    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/xsdb_reg_reg[0]
    SLICE_X56Y145        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.829    -0.844    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X56Y145        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.239    -0.048    
    SLICE_X56Y145        FDRE (Hold_fdre_C_D)         0.121     0.073    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                 -0.494    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.094%)  route 0.527ns (78.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.558    -0.606    n/d/clk
    SLICE_X48Y139        FDRE                                         r  n/d/focus_chroma_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  n/d/focus_chroma_reg[102]/Q
                         net (fo=2, routed)           0.527     0.062    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[102]
    SLICE_X51Y142        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.828    -0.845    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y142        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[102]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.239    -0.049    
    SLICE_X51Y142        FDRE (Hold_fdre_C_D)         0.046    -0.003    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[102]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.164ns (23.973%)  route 0.520ns (76.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.559    -0.605    n/d/clk
    SLICE_X58Y140        FDRE                                         r  n/d/focus_chroma_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  n/d/focus_chroma_reg[131]/Q
                         net (fo=2, routed)           0.520     0.079    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[131]
    SLICE_X57Y144        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.829    -0.844    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X57Y144        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[131]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.239    -0.048    
    SLICE_X57Y144        FDRE (Hold_fdre_C_D)         0.059     0.011    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[131]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.164ns (21.919%)  route 0.584ns (78.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    n/d/clk
    SLICE_X54Y139        FDRE                                         r  n/d/focus_chroma_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  n/d/focus_chroma_reg[89]/Q
                         net (fo=2, routed)           0.584     0.140    probey/inst/ila_core_inst/probe6[89]
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.830    -0.843    probey/inst/ila_core_inst/out
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8/CLK
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.239    -0.047    
    SLICE_X60Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.070    probey/inst/ila_core_inst/shifted_data_in_reg[7][164]_srl8
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.095%)  route 0.578ns (77.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556    -0.608    n/d/clk
    SLICE_X56Y137        FDRE                                         r  n/d/focus_chroma_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  n/d/focus_chroma_reg[86]/Q
                         net (fo=2, routed)           0.578     0.134    probey/inst/ila_core_inst/probe6[86]
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.830    -0.843    probey/inst/ila_core_inst/out
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8/CLK
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.239    -0.047    
    SLICE_X60Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.062    probey/inst/ila_core_inst/shifted_data_in_reg[7][161]_srl8
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.788%)  route 0.609ns (81.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.548    -0.616    n/d/clk
    SLICE_X59Y123        FDRE                                         r  n/d/focus_chroma_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  n/d/focus_chroma_reg[3]/Q
                         net (fo=2, routed)           0.609     0.134    probey/inst/ila_core_inst/probe6[3]
    SLICE_X70Y135        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.829    -0.844    probey/inst/ila_core_inst/out
    SLICE_X70Y135        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8/CLK
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.239    -0.048    
    SLICE_X70Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.061    probey/inst/ila_core_inst/shifted_data_in_reg[7][78]_srl8
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.164ns (23.577%)  route 0.532ns (76.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.555    -0.609    n/d/clk
    SLICE_X54Y137        FDRE                                         r  n/d/focus_chroma_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  n/d/focus_chroma_reg[100]/Q
                         net (fo=2, routed)           0.532     0.086    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[100]
    SLICE_X55Y141        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.826    -0.846    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X55Y141        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[100]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.239    -0.050    
    SLICE_X55Y141        FDRE (Hold_fdre_C_D)         0.061     0.011    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.141ns (20.686%)  route 0.541ns (79.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.558    -0.606    n/d/clk
    SLICE_X49Y139        FDRE                                         r  n/d/focus_chroma_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  n/d/focus_chroma_reg[104]/Q
                         net (fo=2, routed)           0.541     0.075    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[104]
    SLICE_X51Y142        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.828    -0.845    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y142        FDRE                                         r  probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.239    -0.049    
    SLICE_X51Y142        FDRE (Hold_fdre_C_D)         0.047    -0.002    probey/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 n/d/focus_chroma_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.808ns period=9.615ns})
  Destination:            probey/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.093%)  route 0.578ns (77.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.555    -0.609    n/d/clk
    SLICE_X54Y137        FDRE                                         r  n/d/focus_chroma_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  n/d/focus_chroma_reg[85]/Q
                         net (fo=2, routed)           0.578     0.133    probey/inst/ila_core_inst/probe6[85]
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.830    -0.843    probey/inst/ila_core_inst/out
    SLICE_X60Y142        SRL16E                                       r  probey/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8/CLK
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.239    -0.047    
    SLICE_X60Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.055    probey/inst/ila_core_inst/shifted_data_in_reg[7][160]_srl8
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.438ns (20.502%)  route 1.698ns (79.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.569ns = ( 4.239 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.674     0.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X15Y167        LUT2 (Prop_lut2_I1_O)        0.097     0.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.025     1.898    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y165         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.335     4.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y165         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.353     4.592    
                         clock uncertainty           -0.111     4.481    
    SLICE_X7Y165         FDPE (Recov_fdpe_C_PRE)     -0.259     4.222    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          4.222    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.438ns (20.502%)  route 1.698ns (79.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.569ns = ( 4.239 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.674     0.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X15Y167        LUT2 (Prop_lut2_I1_O)        0.097     0.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.025     1.898    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y165         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.335     4.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y165         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.353     4.592    
                         clock uncertainty           -0.111     4.481    
    SLICE_X7Y165         FDPE (Recov_fdpe_C_PRE)     -0.259     4.222    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          4.222    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.490ns (30.790%)  route 1.101ns (69.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 4.179 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.177ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.440    -0.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.393     0.216 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.583     0.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X6Y165         LUT2 (Prop_lut2_I1_O)        0.097     0.897 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.518     1.415    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0
    SLICE_X11Y164        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.275     4.179    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.353     4.532    
                         clock uncertainty           -0.111     4.421    
    SLICE_X11Y164        FDPE (Recov_fdpe_C_PRE)     -0.259     4.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.490ns (30.790%)  route 1.101ns (69.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 4.179 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.177ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.440    -0.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.393     0.216 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.583     0.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X6Y165         LUT2 (Prop_lut2_I1_O)        0.097     0.897 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.518     1.415    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0
    SLICE_X11Y164        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.275     4.179    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.353     4.532    
                         clock uncertainty           -0.111     4.421    
    SLICE_X11Y164        FDPE (Recov_fdpe_C_PRE)     -0.259     4.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.438ns (25.828%)  route 1.258ns (74.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 4.238 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.674     0.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X15Y167        LUT2 (Prop_lut2_I1_O)        0.097     0.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.584     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y167         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.334     4.238    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y167         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.353     4.591    
                         clock uncertainty           -0.111     4.480    
    SLICE_X7Y167         FDPE (Recov_fdpe_C_PRE)     -0.259     4.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          4.221    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.438ns (25.828%)  route 1.258ns (74.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 4.238 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.674     0.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X15Y167        LUT2 (Prop_lut2_I1_O)        0.097     0.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.584     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y167         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.334     4.238    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y167         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.353     4.591    
                         clock uncertainty           -0.111     4.480    
    SLICE_X7Y167         FDPE (Recov_fdpe_C_PRE)     -0.259     4.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          4.221    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.490ns (34.861%)  route 0.916ns (65.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.630ns = ( 4.178 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.177ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.440    -0.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.393     0.216 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.489     0.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X7Y166         LUT2 (Prop_lut2_I1_O)        0.097     0.802 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.427     1.229    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X9Y166         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.274     4.178    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.353     4.531    
                         clock uncertainty           -0.111     4.420    
    SLICE_X9Y166         FDPE (Recov_fdpe_C_PRE)     -0.259     4.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.490ns (34.861%)  route 0.916ns (65.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.630ns = ( 4.178 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.177ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.440    -0.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.393     0.216 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.489     0.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X7Y166         LUT2 (Prop_lut2_I1_O)        0.097     0.802 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.427     1.229    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X9Y166         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.274     4.178    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.353     4.531    
                         clock uncertainty           -0.111     4.420    
    SLICE_X9Y166         FDPE (Recov_fdpe_C_PRE)     -0.259     4.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.341ns (24.343%)  route 1.060ns (75.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.060     1.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X9Y169         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y169         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X9Y169         FDCE (Recov_fdce_C_CLR)     -0.293     4.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.341ns (24.343%)  route 1.060ns (75.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.060     1.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X9Y169         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y169         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X9Y169         FDCE (Recov_fdce_C_CLR)     -0.293     4.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                  2.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.024%)  route 0.130ns (47.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.643    -0.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y169         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.141    -0.380 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.130    -0.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X10Y169        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.916    -0.757    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X10Y169        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.271    -0.486    
    SLICE_X10Y169        FDCE (Remov_fdce_C_CLR)     -0.067    -0.553    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.577%)  route 0.183ns (56.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.646    -0.518    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.183    -0.194    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X10Y167        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.918    -0.755    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X10Y167        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.271    -0.484    
    SLICE_X10Y167        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.555    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.017%)  route 0.230ns (61.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.230    -0.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X12Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X12Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.271    -0.481    
    SLICE_X12Y163        FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.017%)  route 0.230ns (61.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.230    -0.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X12Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X12Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.271    -0.481    
    SLICE_X12Y163        FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.366%)  route 0.227ns (61.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.643    -0.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.141    -0.380 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.227    -0.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X15Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.917    -0.756    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X15Y168        FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.366%)  route 0.227ns (61.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.643    -0.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.141    -0.380 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.227    -0.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X15Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.917    -0.756    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X15Y168        FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235    -0.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X15Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X15Y163        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235    -0.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X15Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X15Y163        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235    -0.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X15Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X15Y163        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235    -0.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X15Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X15Y163        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.432    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.438ns (20.502%)  route 1.698ns (79.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.569ns = ( 4.239 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.674     0.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X15Y167        LUT2 (Prop_lut2_I1_O)        0.097     0.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.025     1.898    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y165         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.335     4.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y165         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.353     4.592    
                         clock uncertainty           -0.111     4.481    
    SLICE_X7Y165         FDPE (Recov_fdpe_C_PRE)     -0.259     4.222    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          4.222    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.438ns (20.502%)  route 1.698ns (79.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.569ns = ( 4.239 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.674     0.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X15Y167        LUT2 (Prop_lut2_I1_O)        0.097     0.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.025     1.898    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y165         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.335     4.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y165         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.353     4.592    
                         clock uncertainty           -0.111     4.481    
    SLICE_X7Y165         FDPE (Recov_fdpe_C_PRE)     -0.259     4.222    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          4.222    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.490ns (30.790%)  route 1.101ns (69.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 4.179 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.177ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.440    -0.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.393     0.216 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.583     0.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X6Y165         LUT2 (Prop_lut2_I1_O)        0.097     0.897 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.518     1.415    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0
    SLICE_X11Y164        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.275     4.179    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.353     4.532    
                         clock uncertainty           -0.111     4.421    
    SLICE_X11Y164        FDPE (Recov_fdpe_C_PRE)     -0.259     4.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.490ns (30.790%)  route 1.101ns (69.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 4.179 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.177ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.440    -0.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.393     0.216 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.583     0.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X6Y165         LUT2 (Prop_lut2_I1_O)        0.097     0.897 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.518     1.415    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0
    SLICE_X11Y164        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.275     4.179    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.353     4.532    
                         clock uncertainty           -0.111     4.421    
    SLICE_X11Y164        FDPE (Recov_fdpe_C_PRE)     -0.259     4.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.438ns (25.828%)  route 1.258ns (74.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 4.238 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.674     0.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X15Y167        LUT2 (Prop_lut2_I1_O)        0.097     0.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.584     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y167         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.334     4.238    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y167         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.353     4.591    
                         clock uncertainty           -0.111     4.480    
    SLICE_X7Y167         FDPE (Recov_fdpe_C_PRE)     -0.259     4.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          4.221    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.438ns (25.828%)  route 1.258ns (74.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 4.238 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.674     0.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X15Y167        LUT2 (Prop_lut2_I1_O)        0.097     0.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.584     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y167         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.334     4.238    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y167         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.353     4.591    
                         clock uncertainty           -0.111     4.480    
    SLICE_X7Y167         FDPE (Recov_fdpe_C_PRE)     -0.259     4.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          4.221    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.490ns (34.861%)  route 0.916ns (65.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.630ns = ( 4.178 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.177ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.440    -0.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.393     0.216 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.489     0.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X7Y166         LUT2 (Prop_lut2_I1_O)        0.097     0.802 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.427     1.229    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X9Y166         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.274     4.178    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.353     4.531    
                         clock uncertainty           -0.111     4.420    
    SLICE_X9Y166         FDPE (Recov_fdpe_C_PRE)     -0.259     4.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.490ns (34.861%)  route 0.916ns (65.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.630ns = ( 4.178 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.177ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.440    -0.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.393     0.216 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.489     0.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X7Y166         LUT2 (Prop_lut2_I1_O)        0.097     0.802 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.427     1.229    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X9Y166         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.274     4.178    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.353     4.531    
                         clock uncertainty           -0.111     4.420    
    SLICE_X9Y166         FDPE (Recov_fdpe_C_PRE)     -0.259     4.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.341ns (24.343%)  route 1.060ns (75.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.060     1.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X9Y169         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y169         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X9Y169         FDCE (Recov_fdce_C_CLR)     -0.293     4.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.341ns (24.343%)  route 1.060ns (75.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.060     1.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X9Y169         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y169         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X9Y169         FDCE (Recov_fdce_C_CLR)     -0.293     4.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                  2.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.024%)  route 0.130ns (47.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.643    -0.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y169         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.141    -0.380 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.130    -0.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X10Y169        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.916    -0.757    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X10Y169        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.111    -0.375    
    SLICE_X10Y169        FDCE (Remov_fdce_C_CLR)     -0.067    -0.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.577%)  route 0.183ns (56.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.646    -0.518    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.183    -0.194    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X10Y167        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.918    -0.755    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X10Y167        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.271    -0.484    
                         clock uncertainty            0.111    -0.373    
    SLICE_X10Y167        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.017%)  route 0.230ns (61.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.230    -0.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X12Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X12Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.111    -0.370    
    SLICE_X12Y163        FDCE (Remov_fdce_C_CLR)     -0.067    -0.437    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.017%)  route 0.230ns (61.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.230    -0.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X12Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X12Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.111    -0.370    
    SLICE_X12Y163        FDCE (Remov_fdce_C_CLR)     -0.067    -0.437    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.366%)  route 0.227ns (61.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.643    -0.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.141    -0.380 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.227    -0.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X15Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.917    -0.756    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.111    -0.374    
    SLICE_X15Y168        FDCE (Remov_fdce_C_CLR)     -0.092    -0.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.366%)  route 0.227ns (61.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.643    -0.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.141    -0.380 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.227    -0.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X15Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.917    -0.756    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.111    -0.374    
    SLICE_X15Y168        FDCE (Remov_fdce_C_CLR)     -0.092    -0.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235    -0.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X15Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.111    -0.370    
    SLICE_X15Y163        FDCE (Remov_fdce_C_CLR)     -0.092    -0.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235    -0.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X15Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.111    -0.370    
    SLICE_X15Y163        FDCE (Remov_fdce_C_CLR)     -0.092    -0.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235    -0.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X15Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.111    -0.370    
    SLICE_X15Y163        FDCE (Remov_fdce_C_CLR)     -0.092    -0.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235    -0.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X15Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.111    -0.370    
    SLICE_X15Y163        FDCE (Remov_fdce_C_CLR)     -0.092    -0.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.321    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.438ns (20.502%)  route 1.698ns (79.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.569ns = ( 4.239 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.674     0.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X15Y167        LUT2 (Prop_lut2_I1_O)        0.097     0.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.025     1.898    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y165         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.335     4.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y165         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.353     4.592    
                         clock uncertainty           -0.111     4.481    
    SLICE_X7Y165         FDPE (Recov_fdpe_C_PRE)     -0.259     4.222    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          4.222    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.438ns (20.502%)  route 1.698ns (79.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.569ns = ( 4.239 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.674     0.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X15Y167        LUT2 (Prop_lut2_I1_O)        0.097     0.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.025     1.898    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y165         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.335     4.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y165         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.353     4.592    
                         clock uncertainty           -0.111     4.481    
    SLICE_X7Y165         FDPE (Recov_fdpe_C_PRE)     -0.259     4.222    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          4.222    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.490ns (30.790%)  route 1.101ns (69.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 4.179 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.177ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.440    -0.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.393     0.216 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.583     0.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X6Y165         LUT2 (Prop_lut2_I1_O)        0.097     0.897 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.518     1.415    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0
    SLICE_X11Y164        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.275     4.179    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.353     4.532    
                         clock uncertainty           -0.111     4.421    
    SLICE_X11Y164        FDPE (Recov_fdpe_C_PRE)     -0.259     4.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.490ns (30.790%)  route 1.101ns (69.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 4.179 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.177ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.440    -0.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.393     0.216 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.583     0.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X6Y165         LUT2 (Prop_lut2_I1_O)        0.097     0.897 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.518     1.415    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0
    SLICE_X11Y164        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.275     4.179    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.353     4.532    
                         clock uncertainty           -0.111     4.421    
    SLICE_X11Y164        FDPE (Recov_fdpe_C_PRE)     -0.259     4.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.438ns (25.828%)  route 1.258ns (74.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 4.238 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.674     0.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X15Y167        LUT2 (Prop_lut2_I1_O)        0.097     0.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.584     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y167         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.334     4.238    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y167         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.353     4.591    
                         clock uncertainty           -0.111     4.480    
    SLICE_X7Y167         FDPE (Recov_fdpe_C_PRE)     -0.259     4.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          4.221    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.438ns (25.828%)  route 1.258ns (74.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 4.238 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.674     0.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X15Y167        LUT2 (Prop_lut2_I1_O)        0.097     0.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.584     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y167         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.334     4.238    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y167         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.353     4.591    
                         clock uncertainty           -0.111     4.480    
    SLICE_X7Y167         FDPE (Recov_fdpe_C_PRE)     -0.259     4.221    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          4.221    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.490ns (34.861%)  route 0.916ns (65.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.630ns = ( 4.178 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.177ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.440    -0.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.393     0.216 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.489     0.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X7Y166         LUT2 (Prop_lut2_I1_O)        0.097     0.802 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.427     1.229    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X9Y166         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.274     4.178    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.353     4.531    
                         clock uncertainty           -0.111     4.420    
    SLICE_X9Y166         FDPE (Recov_fdpe_C_PRE)     -0.259     4.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.490ns (34.861%)  route 0.916ns (65.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.630ns = ( 4.178 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.177ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.440    -0.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.393     0.216 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.489     0.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X7Y166         LUT2 (Prop_lut2_I1_O)        0.097     0.802 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.427     1.229    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X9Y166         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.274     4.178    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.353     4.531    
                         clock uncertainty           -0.111     4.420    
    SLICE_X9Y166         FDPE (Recov_fdpe_C_PRE)     -0.259     4.161    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.341ns (24.343%)  route 1.060ns (75.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.060     1.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X9Y169         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y169         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X9Y169         FDCE (Recov_fdce_C_CLR)     -0.293     4.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.341ns (24.343%)  route 1.060ns (75.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.060     1.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X9Y169         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y169         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.111     4.417    
    SLICE_X9Y169         FDCE (Recov_fdce_C_CLR)     -0.293     4.124    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                  2.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.024%)  route 0.130ns (47.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.643    -0.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y169         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.141    -0.380 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.130    -0.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X10Y169        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.916    -0.757    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X10Y169        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.111    -0.375    
    SLICE_X10Y169        FDCE (Remov_fdce_C_CLR)     -0.067    -0.442    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.577%)  route 0.183ns (56.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.646    -0.518    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.183    -0.194    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X10Y167        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.918    -0.755    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X10Y167        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.271    -0.484    
                         clock uncertainty            0.111    -0.373    
    SLICE_X10Y167        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.017%)  route 0.230ns (61.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.230    -0.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X12Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X12Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.111    -0.370    
    SLICE_X12Y163        FDCE (Remov_fdce_C_CLR)     -0.067    -0.437    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.017%)  route 0.230ns (61.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.230    -0.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X12Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X12Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.111    -0.370    
    SLICE_X12Y163        FDCE (Remov_fdce_C_CLR)     -0.067    -0.437    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.366%)  route 0.227ns (61.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.643    -0.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.141    -0.380 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.227    -0.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X15Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.917    -0.756    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.111    -0.374    
    SLICE_X15Y168        FDCE (Remov_fdce_C_CLR)     -0.092    -0.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.366%)  route 0.227ns (61.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.643    -0.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.141    -0.380 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.227    -0.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X15Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.917    -0.756    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.111    -0.374    
    SLICE_X15Y168        FDCE (Remov_fdce_C_CLR)     -0.092    -0.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235    -0.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X15Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.111    -0.370    
    SLICE_X15Y163        FDCE (Remov_fdce_C_CLR)     -0.092    -0.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235    -0.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X15Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.111    -0.370    
    SLICE_X15Y163        FDCE (Remov_fdce_C_CLR)     -0.092    -0.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235    -0.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X15Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.111    -0.370    
    SLICE_X15Y163        FDCE (Remov_fdce_C_CLR)     -0.092    -0.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235    -0.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X15Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.111    -0.370    
    SLICE_X15Y163        FDCE (Remov_fdce_C_CLR)     -0.092    -0.462    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.321    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.438ns (20.502%)  route 1.698ns (79.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.569ns = ( 4.239 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.674     0.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X15Y167        LUT2 (Prop_lut2_I1_O)        0.097     0.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.025     1.898    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y165         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.335     4.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y165         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.353     4.592    
                         clock uncertainty           -0.109     4.483    
    SLICE_X7Y165         FDPE (Recov_fdpe_C_PRE)     -0.259     4.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          4.224    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.438ns (20.502%)  route 1.698ns (79.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.569ns = ( 4.239 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.674     0.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X15Y167        LUT2 (Prop_lut2_I1_O)        0.097     0.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.025     1.898    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y165         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.335     4.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y165         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.353     4.592    
                         clock uncertainty           -0.109     4.483    
    SLICE_X7Y165         FDPE (Recov_fdpe_C_PRE)     -0.259     4.224    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          4.224    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.490ns (30.790%)  route 1.101ns (69.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 4.179 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.177ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.440    -0.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.393     0.216 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.583     0.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X6Y165         LUT2 (Prop_lut2_I1_O)        0.097     0.897 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.518     1.415    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0
    SLICE_X11Y164        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.275     4.179    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.353     4.532    
                         clock uncertainty           -0.109     4.423    
    SLICE_X11Y164        FDPE (Recov_fdpe_C_PRE)     -0.259     4.164    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.164    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.490ns (30.790%)  route 1.101ns (69.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 4.179 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.177ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.440    -0.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.393     0.216 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.583     0.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X6Y165         LUT2 (Prop_lut2_I1_O)        0.097     0.897 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.518     1.415    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0
    SLICE_X11Y164        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.275     4.179    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.353     4.532    
                         clock uncertainty           -0.109     4.423    
    SLICE_X11Y164        FDPE (Recov_fdpe_C_PRE)     -0.259     4.164    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.164    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.438ns (25.828%)  route 1.258ns (74.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 4.238 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.674     0.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X15Y167        LUT2 (Prop_lut2_I1_O)        0.097     0.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.584     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y167         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.334     4.238    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y167         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.353     4.591    
                         clock uncertainty           -0.109     4.482    
    SLICE_X7Y167         FDPE (Recov_fdpe_C_PRE)     -0.259     4.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          4.223    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  2.766    

Slack (MET) :             2.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.438ns (25.828%)  route 1.258ns (74.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 4.238 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.674     0.776    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X15Y167        LUT2 (Prop_lut2_I1_O)        0.097     0.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.584     1.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y167         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.334     4.238    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y167         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.353     4.591    
                         clock uncertainty           -0.109     4.482    
    SLICE_X7Y167         FDPE (Recov_fdpe_C_PRE)     -0.259     4.223    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          4.223    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  2.766    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.490ns (34.861%)  route 0.916ns (65.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.630ns = ( 4.178 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.177ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.440    -0.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.393     0.216 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.489     0.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X7Y166         LUT2 (Prop_lut2_I1_O)        0.097     0.802 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.427     1.229    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X9Y166         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.274     4.178    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.353     4.531    
                         clock uncertainty           -0.109     4.422    
    SLICE_X9Y166         FDPE (Recov_fdpe_C_PRE)     -0.259     4.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.163    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.490ns (34.861%)  route 0.916ns (65.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.630ns = ( 4.178 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.177ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.440    -0.177    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y166         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDRE (Prop_fdre_C_Q)         0.393     0.216 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.489     0.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X7Y166         LUT2 (Prop_lut2_I1_O)        0.097     0.802 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.427     1.229    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X9Y166         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.274     4.178    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.353     4.531    
                         clock uncertainty           -0.109     4.422    
    SLICE_X9Y166         FDPE (Recov_fdpe_C_PRE)     -0.259     4.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.163    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.341ns (24.343%)  route 1.060ns (75.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.060     1.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X9Y169         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y169         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.109     4.419    
    SLICE_X9Y169         FDCE (Recov_fdce_C_CLR)     -0.293     4.126    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          4.126    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.808ns  (clk_out3_clk_wiz_0_1 rise@4.808ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.341ns (24.343%)  route 1.060ns (75.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 4.175 - 4.808 ) 
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.294    -2.990 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.297    -1.693    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.378    -0.239    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.341     0.102 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         1.060     1.162    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X9Y169         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      4.808     4.808 r  
    E3                                                0.000     4.808 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     4.808    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.071 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     6.987    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.390     1.597 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.234     2.832    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     2.904 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        1.271     4.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y169         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.353     4.528    
                         clock uncertainty           -0.109     4.419    
    SLICE_X9Y169         FDCE (Recov_fdce_C_CLR)     -0.293     4.126    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          4.126    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                  2.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.024%)  route 0.130ns (47.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.643    -0.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X9Y169         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.141    -0.380 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.130    -0.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X10Y169        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.916    -0.757    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X10Y169        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.271    -0.486    
    SLICE_X10Y169        FDCE (Remov_fdce_C_CLR)     -0.067    -0.553    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.577%)  route 0.183ns (56.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.646    -0.518    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y166         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.183    -0.194    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X10Y167        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.918    -0.755    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X10Y167        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.271    -0.484    
    SLICE_X10Y167        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.555    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.017%)  route 0.230ns (61.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.230    -0.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X12Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X12Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.271    -0.481    
    SLICE_X12Y163        FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.017%)  route 0.230ns (61.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.230    -0.146    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X12Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X12Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.271    -0.481    
    SLICE_X12Y163        FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.366%)  route 0.227ns (61.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.643    -0.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.141    -0.380 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.227    -0.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X15Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.917    -0.756    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X15Y168        FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.366%)  route 0.227ns (61.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.643    -0.521    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X17Y168        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y168        FDRE (Prop_fdre_C_Q)         0.141    -0.380 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=159, routed)         0.227    -0.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X15Y168        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.917    -0.756    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X15Y168        FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235    -0.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X15Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X15Y163        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235    -0.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X15Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X15Y163        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235    -0.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X15Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X15Y163        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.404ns period=4.808ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.486%)  route 0.235ns (62.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.647    -0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y164        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDPE (Prop_fdpe_C_Q)         0.141    -0.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.235    -0.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X15Y163        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockgen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clockgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clockgen/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockgen/inst/clkout3_buf/O
                         net (fo=8335, routed)        0.921    -0.752    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y163        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X15Y163        FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.432    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.889ns (20.604%)  route 3.426ns (79.396%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 32.676 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.700     5.285    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.114     5.399 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.431     5.830    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X15Y167        LUT2 (Prop_lut2_I0_O)        0.240     6.070 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.250     7.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X9Y162         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.279    32.676    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X9Y162         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
                         clock pessimism              0.294    32.970    
                         clock uncertainty           -0.035    32.934    
    SLICE_X9Y162         FDCE (Recov_fdce_C_CLR)     -0.293    32.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         32.641    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                 25.322    

Slack (MET) :             25.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.889ns (20.604%)  route 3.426ns (79.396%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 32.676 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.700     5.285    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.114     5.399 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.431     5.830    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X15Y167        LUT2 (Prop_lut2_I0_O)        0.240     6.070 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.250     7.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X9Y162         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.279    32.676    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X9Y162         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism              0.294    32.970    
                         clock uncertainty           -0.035    32.934    
    SLICE_X9Y162         FDCE (Recov_fdce_C_CLR)     -0.293    32.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         32.641    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                 25.322    

Slack (MET) :             25.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.889ns (20.604%)  route 3.426ns (79.396%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 32.676 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.700     5.285    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.114     5.399 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.431     5.830    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X15Y167        LUT2 (Prop_lut2_I0_O)        0.240     6.070 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.250     7.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X9Y162         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.279    32.676    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X9Y162         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism              0.294    32.970    
                         clock uncertainty           -0.035    32.934    
    SLICE_X9Y162         FDCE (Recov_fdce_C_CLR)     -0.293    32.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         32.641    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                 25.322    

Slack (MET) :             25.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.889ns (20.604%)  route 3.426ns (79.396%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 32.676 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.700     5.285    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.114     5.399 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.431     5.830    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X15Y167        LUT2 (Prop_lut2_I0_O)        0.240     6.070 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.250     7.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X9Y162         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.279    32.676    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X9Y162         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism              0.294    32.970    
                         clock uncertainty           -0.035    32.934    
    SLICE_X9Y162         FDCE (Recov_fdce_C_CLR)     -0.293    32.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         32.641    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                 25.322    

Slack (MET) :             25.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.889ns (20.604%)  route 3.426ns (79.396%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 32.676 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.700     5.285    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.114     5.399 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.431     5.830    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X15Y167        LUT2 (Prop_lut2_I0_O)        0.240     6.070 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.250     7.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X9Y162         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.279    32.676    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X9Y162         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                         clock pessimism              0.294    32.970    
                         clock uncertainty           -0.035    32.934    
    SLICE_X9Y162         FDCE (Recov_fdce_C_CLR)     -0.293    32.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         32.641    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                 25.322    

Slack (MET) :             25.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.889ns (20.604%)  route 3.426ns (79.396%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 32.676 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.700     5.285    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.114     5.399 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.431     5.830    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X15Y167        LUT2 (Prop_lut2_I0_O)        0.240     6.070 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.250     7.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X9Y162         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.279    32.676    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X9Y162         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C
                         clock pessimism              0.294    32.970    
                         clock uncertainty           -0.035    32.934    
    SLICE_X9Y162         FDCE (Recov_fdce_C_CLR)     -0.293    32.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         32.641    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                 25.322    

Slack (MET) :             25.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.889ns (20.604%)  route 3.426ns (79.396%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 32.676 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.700     5.285    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.114     5.399 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.431     5.830    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X15Y167        LUT2 (Prop_lut2_I0_O)        0.240     6.070 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.250     7.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X9Y162         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.279    32.676    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X9Y162         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/C
                         clock pessimism              0.294    32.970    
                         clock uncertainty           -0.035    32.934    
    SLICE_X9Y162         FDCE (Recov_fdce_C_CLR)     -0.293    32.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         32.641    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                 25.322    

Slack (MET) :             25.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.889ns (20.604%)  route 3.426ns (79.396%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 32.676 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.700     5.285    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.114     5.399 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.431     5.830    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X15Y167        LUT2 (Prop_lut2_I0_O)        0.240     6.070 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.250     7.319    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X9Y162         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.279    32.676    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X9Y162         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C
                         clock pessimism              0.294    32.970    
                         clock uncertainty           -0.035    32.934    
    SLICE_X9Y162         FDCE (Recov_fdce_C_CLR)     -0.293    32.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         32.641    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                 25.322    

Slack (MET) :             25.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.889ns (20.741%)  route 3.397ns (79.259%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.700     5.285    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.114     5.399 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.431     5.830    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X15Y167        LUT2 (Prop_lut2_I0_O)        0.240     6.070 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.221     7.291    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y163         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.339    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X7Y163         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.294    33.030    
                         clock uncertainty           -0.035    32.994    
    SLICE_X7Y163         FDPE (Recov_fdpe_C_PRE)     -0.259    32.735    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                 25.444    

Slack (MET) :             25.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.889ns (20.741%)  route 3.397ns (79.259%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 32.736 - 30.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.547     1.547    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.623 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.381     3.005    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X19Y168        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDCE (Prop_fdce_C_Q)         0.341     3.346 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.728     4.073    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X19Y168        LUT6 (Prop_lut6_I0_O)        0.097     4.170 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_3/O
                         net (fo=1, routed)           0.318     4.488    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X19Y168        LUT3 (Prop_lut3_I0_O)        0.097     4.585 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.700     5.285    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X17Y170        LUT5 (Prop_lut5_I4_O)        0.114     5.399 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.431     5.830    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X15Y167        LUT2 (Prop_lut2_I0_O)        0.240     6.070 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.221     7.291    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X7Y163         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.324    31.324    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    31.396 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         1.339    32.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X7Y163         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.294    33.030    
                         clock uncertainty           -0.035    32.994    
    SLICE_X7Y163         FDPE (Recov_fdpe_C_PRE)     -0.259    32.735    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                 25.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.987%)  route 0.180ns (56.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.648     1.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X17Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDPE (Prop_fdpe_C_Q)         0.141     1.610 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.180     1.790    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X16Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.922     1.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X16Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.395     1.482    
    SLICE_X16Y165        FDCE (Remov_fdce_C_CLR)     -0.092     1.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.987%)  route 0.180ns (56.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.648     1.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X17Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDPE (Prop_fdpe_C_Q)         0.141     1.610 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.180     1.790    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X16Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.922     1.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X16Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.395     1.482    
    SLICE_X16Y165        FDCE (Remov_fdce_C_CLR)     -0.092     1.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.987%)  route 0.180ns (56.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.648     1.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X17Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDPE (Prop_fdpe_C_Q)         0.141     1.610 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.180     1.790    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X16Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.922     1.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X16Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.395     1.482    
    SLICE_X16Y165        FDCE (Remov_fdce_C_CLR)     -0.092     1.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.987%)  route 0.180ns (56.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.648     1.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X17Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDPE (Prop_fdpe_C_Q)         0.141     1.610 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.180     1.790    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X16Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.922     1.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X16Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.395     1.482    
    SLICE_X16Y165        FDCE (Remov_fdce_C_CLR)     -0.092     1.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.987%)  route 0.180ns (56.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.648     1.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X17Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDPE (Prop_fdpe_C_Q)         0.141     1.610 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.180     1.790    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X16Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.922     1.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X16Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.395     1.482    
    SLICE_X16Y165        FDCE (Remov_fdce_C_CLR)     -0.092     1.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.987%)  route 0.180ns (56.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.648     1.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X17Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDPE (Prop_fdpe_C_Q)         0.141     1.610 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.180     1.790    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X16Y165        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.922     1.877    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X16Y165        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.395     1.482    
    SLICE_X16Y165        FDCE (Remov_fdce_C_CLR)     -0.092     1.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.629%)  route 0.190ns (57.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.648     1.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X17Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDPE (Prop_fdpe_C_Q)         0.141     1.610 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X17Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.921     1.876    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.394     1.482    
    SLICE_X17Y166        FDCE (Remov_fdce_C_CLR)     -0.092     1.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.629%)  route 0.190ns (57.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.648     1.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X17Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDPE (Prop_fdpe_C_Q)         0.141     1.610 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X17Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.921     1.876    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.394     1.482    
    SLICE_X17Y166        FDCE (Remov_fdce_C_CLR)     -0.092     1.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.629%)  route 0.190ns (57.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.648     1.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X17Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDPE (Prop_fdpe_C_Q)         0.141     1.610 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X17Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.921     1.876    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.394     1.482    
    SLICE_X17Y166        FDCE (Remov_fdce_C_CLR)     -0.092     1.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.629%)  route 0.190ns (57.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.795     0.795    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.821 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.648     1.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X17Y165        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDPE (Prop_fdpe_C_Q)         0.141     1.610 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.190     1.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X17Y166        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.926     0.926    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=269, routed)         0.921     1.876    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X17Y166        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.394     1.482    
    SLICE_X17Y166        FDCE (Remov_fdce_C_CLR)     -0.092     1.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.410    





