GT_offgrid:  Drawn GT off-grid   
GT_1a     :  Min Channel length for 1.0/1.2V NMOS /PMOS transistors is 0.06   
GT_1b     :  Min Channel length for 1.8V NMOS/PMOS transistors is 0.20   
GT_2      :  Min Width of interconnect poly is 0.06   
GT_3a     :  Min Space between two GTs is 0.12   
GT_3b     :  Min Space between two GTs is 0.16 when one or both GT width is  >=  0.4um , and the run length of two GTs is  >= 0.5um.   
GT_3c_R   :  Min Recommended space between GTs on the same AA is 0.19  NOTICE: It is a recommended rule.   
GT_3d_R   :  Min Recommended space between GTs on the same AA inside TG is 0.24  NOTICE: It is a recommended rule.   
GT_4      :  Space between AA and GT on field oxide is 0.05   
GT_5      :  Min Extension of AA outside of GT(not include dummy AA and dummy Poly) is 0.115   
GT_6      :  Min Extension of poly end-cap outside of AA (not including dummy AA and dummy poly) is 0.14   
GT_7b_Min_R: NOTICE: It is a recommended rule.   
GT_7b_Max_R: NOTICE: It is a recommended rule.   
GT_7c_R   : NOTICE: It is a recommended rule.   
GT_8      :  No bent GT on AA is allowed.All GT patterns on AA have to be orthogonal to AA edage.   
GT_9a     :  SN extension outside of poly resistor is 0.16   
GT_9b     :  SP extension outside of poly resistor is 0.16   
GT_10a    :  Space between NLL/NLH/SN and a P- type poly resistor is 0.16   
GT_10b    :  Space between PLL/PLH/SP and a N- type poly resistor is 0.16   
GT_11     :  GT is enclosed by SN and/or SP ,  except MOM and HRPDMY area (when checking the rule ,  size down the HRPDMY by 0.3um along the current direction).   
GT_12     :  SN and SP overlap on GT is not allowed   
GT_13     :  Min GT area is 0.038.   
AA_offgrid:  Drawn AA off-grid   
AA_1      :  Min Width of interconnect AA is 0.08   
AA_2a     :  Min AA width for 1.0/1.2V NMOS/PMOS transistors is 0.11   
AA_2b     :  Min AA width for 1.8/2.5/3.3V NMOS/PMOS transistors is 0.21   
AA_3a     :  Min Space between two AAs in the same well is 0.10   
AA_3b     :  Min Space between AAs with one or both AA width greater than 0.15um in the same well is 0.11   
AA_4      :  Min N+AA enclosed by NW is 0.12   
AA_5      :  Min Space between NW and N+AA inside PW is 0.15   
AA_6      :  Min P+AA enclosed by NW is 0.15   
AA_7      :  Space between NW and P+AA inside PW is 0.12   
AA_8      :  Min AA area is 0.038   
AA_9      :  Min Space between N+AA ,  which is not enclosed by DNW ,  and NW which encloses a DNW is 0.32   
AA_10b_Min_R: NOTICE: It is a recommended rule.   
AA_10b_Max_R: NOTICE: It is a recommended rule.   
AA_10c_R  : NOTICE: It is a recommended rule.   
CT_offgrid:  Drawn CT off-grid   
CT_1      :  Fixed contact size (square shape except rectangular CT in SRAM and EFUSE area) is 0.09   
CT_2a     :  Min Space between two contacts is 0.11   
CT_2b     :  Min Space between two contacts  is 0.13 in case contact array is larger or equal to 4x4   Two contact regions whose space is within 0.15 are considered to be in the same array   
CT_3      :  Min Space between AA and contact on poly is 0.065   
CT_4a     :  Min Space between poly to diffusion contact for 1.0/1.2V is 0.05   
CT_4b     :  Min Space between poly and contact on AA for 1.8/2.5/3.3V is 0.09   
CT_5      :  Min CT enclosure by AA for CT landed on AA is 0.015   
CT_6      :  Min CT enclosure by poly for CT landed on poly is 0.01   
CT_7a_7b  :  Min M1 enclosure of CT is 0.00   Min M1 enclosure of CT when M1 enclosure on one or both perpendicular directions  <  0.025um is 0.025   
CT_9      :  CT is not allowed to land on gate   
CT_10     :  CT should land on salicided surface (except MARKG/MARKS covered areas)   
M1_offgrid:  Drawn M1 off-grid   
M1_1      :  Min M1 width is 0.09   
M1_2a     :  Min Space between two M1 is 0.09   
M1_2b     :  Min Space between two M1s is 0.16 when one or both M1 width or length  >= 1um ,  and the run length of two M1s is  >= 2um   
M1_2c     :  Min Space between two M1s is 0.5 when one or both M1 width or length  >=  5um ,  and run length of two M1s is  >=  2um   
M1_3      :  Max M1 width is 12.   
M1_4      :  Min M1 area is 0.027   
M1_5      :  Min Enclosed dielectric area by M1 is 0.13   
M1_6al    :  INDMY/MARKF/MARKG/MARKS covered areas are excluded for this rule checking   
M1_6ah    :  INDMY/MARKF/MARKG/MARKS covered areas are excluded for this rule checking   
M1_6c     :  INDMY/MARKG/MARKF/MARKS covered areas are excluded for this rule checking   
M1_6d     :  INDMY/MARKG/MARKS covered areas are excluded for this rule checking   
M1_6e_min_R:  INDMY/MARKF/MARKG/MARKS covered areas are excluded for this rule checking.   Device sensitive areas can be waived.  NOTICE: It is a recommended rule.   
M1_6e_max_R:  INDMY/MARKF/MARKG/MARKS covered areas are excluded for this rule checking.   Device sensitive areas can be waived.  NOTICE: It is a recommended rule.   
M1_7_a    :  Min Space between metal lines with one or both are 45 degree ,  and the bending metal length >= 0.5um is 0.105   (the area with 0.1um distance from bending point need not follow this rule)   
M1_7_b    :  Min Space between metal lines with one or both are 45 degree ,  and the bending metal length >= 0.5um is 0.105   (the area with 0.1um distance from bending point need not follow this rule)   
