{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486306279142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486306279142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 05 23:51:18 2017 " "Processing started: Sun Feb 05 23:51:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486306279142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486306279142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off msxbus_simple -c msxbus_simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off msxbus_simple -c msxbus_simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486306279143 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1486306279895 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(83) " "Verilog HDL warning at msxbus_simple.v(83): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1486306279995 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(94) " "Verilog HDL warning at msxbus_simple.v(94): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1486306279995 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(105) " "Verilog HDL warning at msxbus_simple.v(105): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1486306279995 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "msxbus_simple.v(80) " "Verilog HDL information at msxbus_simple.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1486306279995 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "msxbus_simple.v(142) " "Verilog HDL information at msxbus_simple.v(142): always construct contains both blocking and non-blocking assignments" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 142 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1486306279995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLTSL sltsl msxbus_simple.v(30) " "Verilog HDL Declaration information at msxbus_simple.v(30): object \"SLTSL\" differs only in case from object \"sltsl\" in the same scope" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486306279995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MODE mode msxbus_simple.v(16) " "Verilog HDL Declaration information at msxbus_simple.v(16): object \"MODE\" differs only in case from object \"mode\" in the same scope" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486306279995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MCLK mclk msxbus_simple.v(34) " "Verilog HDL Declaration information at msxbus_simple.v(34): object \"MCLK\" differs only in case from object \"mclk\" in the same scope" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1486306279995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxbus_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file msxbus_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 msxbus_simple " "Found entity 1: msxbus_simple" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486306280011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486306280011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "msxbus_simple " "Elaborating entity \"msxbus_simple\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1486306280064 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata msxbus_simple.v(38) " "Verilog HDL or VHDL warning at msxbus_simple.v(38): object \"wdata\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486306280064 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready1 msxbus_simple.v(40) " "Verilog HDL or VHDL warning at msxbus_simple.v(40): object \"ready1\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486306280064 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mready0 msxbus_simple.v(40) " "Verilog HDL or VHDL warning at msxbus_simple.v(40): object \"mready0\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486306280064 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mready1 msxbus_simple.v(40) " "Verilog HDL or VHDL warning at msxbus_simple.v(40): object \"mready1\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486306280064 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr0 msxbus_simple.v(42) " "Verilog HDL or VHDL warning at msxbus_simple.v(42): object \"wr0\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486306280064 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd0 msxbus_simple.v(42) " "Verilog HDL or VHDL warning at msxbus_simple.v(42): object \"rd0\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486306280064 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iorq0 msxbus_simple.v(42) " "Verilog HDL or VHDL warning at msxbus_simple.v(42): object \"iorq0\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486306280064 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mreq0 msxbus_simple.v(42) " "Verilog HDL or VHDL warning at msxbus_simple.v(42): object \"mreq0\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486306280064 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt msxbus_simple.v(45) " "Verilog HDL or VHDL warning at msxbus_simple.v(45): object \"cnt\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486306280064 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timeout msxbus_simple.v(47) " "Verilog HDL or VHDL warning at msxbus_simple.v(47): object \"timeout\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1486306280064 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 msxbus_simple.v(114) " "Verilog HDL assignment warning at msxbus_simple.v(114): truncated value with size 32 to match size of target (9)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486306280064 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 msxbus_simple.v(119) " "Verilog HDL assignment warning at msxbus_simple.v(119): truncated value with size 32 to match size of target (1)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486306280064 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 msxbus_simple.v(120) " "Verilog HDL assignment warning at msxbus_simple.v(120): truncated value with size 32 to match size of target (1)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1486306280064 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RFSH msxbus_simple.v(34) " "Output port \"RFSH\" at msxbus_simple.v(34) has no driver" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1486306280064 "|msxbus_simple"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RESET VCC " "Pin \"RESET\" is stuck at VCC" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486306280650 "|msxbus_simple|RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "SWOUT VCC " "Pin \"SWOUT\" is stuck at VCC" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486306280650 "|msxbus_simple|SWOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "RFSH GND " "Pin \"RFSH\" is stuck at GND" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/msxbus_simple.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1486306280650 "|msxbus_simple|RFSH"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1486306280650 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1486306280750 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1486306280750 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "29 " "Implemented 29 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1486306280750 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1486306280750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1486306280750 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/output_files/msxbus_simple.map.smsg " "Generated suppressed messages file C:/msys64/home/anson/msx-cartridge/msxbuspcb_simple/altera/output_files/msxbus_simple.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1486306280882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486306280929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 05 23:51:20 2017 " "Processing ended: Sun Feb 05 23:51:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486306280929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486306280929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486306280929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486306280929 ""}
