Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:30:22 MDT 2014
| Date             : Tue Feb 20 17:35:40 2018
| Host             : LAPTOP-9JFIOBFO running 64-bit major release  (build 9200)
| Command          : report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb
| Design           : System_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.108  |
| Dynamic (W)              | 0.011  |
| Device Static (W)        | 0.097  |
| Total Off-Chip Power (W) | 0.000  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.5   |
| Junction Temperature (C) | 25.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        5 |       --- |             --- |
| Slice Logic              |    <0.001 |     3142 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     1268 |     63400 |            2.00 |
|   LUT as Distributed RAM |    <0.001 |       64 |     19000 |            0.33 |
|   Register               |    <0.001 |     1128 |    126800 |            0.88 |
|   F7/F8 Muxes            |    <0.001 |       43 |     63400 |            0.06 |
|   CARRY4                 |    <0.001 |       42 |     15850 |            0.26 |
|   LUT as Shift Register  |    <0.001 |       72 |     19000 |            0.37 |
|   Others                 |     0.000 |      213 |       --- |             --- |
| Signals                  |     0.001 |     2397 |       --- |             --- |
| Block RAM                |    <0.001 |       16 |       135 |           11.85 |
| MMCM                     |     0.000 |        1 |         6 |           16.66 |
| I/O                      |    <0.001 |        4 |       210 |            1.90 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.108 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.026 |       0.011 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       0.000 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------+--------------------------------------+-----------------+
| Clock                                     | Domain                               | Constraint (ns) |
+-------------------------------------------+--------------------------------------+-----------------+
| CLKOUT0                                   | System_i/clk_wiz_1/U0/CLKOUT0        |            10.0 |
| clk_in1                                   | clk_in1                              |            10.0 |
| CLKFBOUT                                  | System_i/clk_wiz_1/U0/CLKFBOUT       |            10.0 |
| System_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK   | System_i/mdm_1/U0/DRCK               |            33.3 |
| System_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE | System_i/mdm_1/U0/Ext_JTAG_UPDATE__0 |            33.3 |
+-------------------------------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------+-----------+
| Name                                                                     | Power (W) |
+--------------------------------------------------------------------------+-----------+
| System_wrapper                                                           |     0.011 |
|   System_i                                                               |     0.011 |
|     axi_uartlite_0                                                       |    <0.001 |
|       U0                                                                 |    <0.001 |
|         AXI_LITE_IPIF_I                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                             |    <0.001 |
|             I_DECODER                                                    |    <0.001 |
|         UARTLITE_CORE_I                                                  |    <0.001 |
|           BAUD_RATE_I                                                    |    <0.001 |
|           UARTLITE_RX_I                                                  |    <0.001 |
|             DELAY_16_I                                                   |    <0.001 |
|             INPUT_DOUBLE_REGS3                                           |    <0.001 |
|             SRL_FIFO_I                                                   |    <0.001 |
|               I_SRL_FIFO_RBU_F                                           |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                  |    <0.001 |
|                 DYNSHREG_F_I                                             |    <0.001 |
|           UARTLITE_TX_I                                                  |    <0.001 |
|             MID_START_BIT_SRL16_I                                        |    <0.001 |
|             SRL_FIFO_I                                                   |    <0.001 |
|               I_SRL_FIFO_RBU_F                                           |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                  |    <0.001 |
|                 DYNSHREG_F_I                                             |    <0.001 |
|     clk_wiz_1                                                            |    <0.001 |
|       U0                                                                 |    <0.001 |
|     mdm_1                                                                |    <0.001 |
|       U0                                                                 |    <0.001 |
|         MDM_Core_I1                                                      |    <0.001 |
|           JTAG_CONTROL_I                                                 |    <0.001 |
|     microblaze_0                                                         |     0.008 |
|       U0                                                                 |     0.008 |
|         MicroBlaze_Core_I                                                |     0.008 |
|           Performance.Data_Flow_I                                        |     0.003 |
|             ALU_I                                                        |    <0.001 |
|               FPGA_Target.ALL_Bits[0].ALU_Bit_I1                         |    <0.001 |
|               FPGA_Target.ALL_Bits[10].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[11].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[12].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[13].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[14].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[15].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[16].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[17].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[18].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[19].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[1].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[20].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[21].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[22].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[23].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[24].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[25].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[26].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[27].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[28].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[29].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[2].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[30].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[31].ALU_Bit_I1                        |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[3].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[4].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[5].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[6].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[7].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[8].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|               FPGA_Target.ALL_Bits[9].ALU_Bit_I1                         |    <0.001 |
|                 Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5                |    <0.001 |
|             Byte_Doublet_Handle_gti_I                                    |    <0.001 |
|             Data_Flow_Logic_I                                            |    <0.001 |
|             Operand_Select_I                                             |     0.001 |
|             Register_File_I                                              |     0.001 |
|               Using_LUT6.All_RAM32M[0].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[10].ram32m_i                         |    <0.001 |
|               Using_LUT6.All_RAM32M[11].ram32m_i                         |    <0.001 |
|               Using_LUT6.All_RAM32M[12].ram32m_i                         |    <0.001 |
|               Using_LUT6.All_RAM32M[13].ram32m_i                         |    <0.001 |
|               Using_LUT6.All_RAM32M[14].ram32m_i                         |    <0.001 |
|               Using_LUT6.All_RAM32M[15].ram32m_i                         |    <0.001 |
|               Using_LUT6.All_RAM32M[1].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[2].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[3].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[4].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[5].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[6].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[7].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[8].ram32m_i                          |    <0.001 |
|               Using_LUT6.All_RAM32M[9].ram32m_i                          |    <0.001 |
|             Shift_Logic_Module_I                                         |    <0.001 |
|             Zero_Detect_I                                                |    <0.001 |
|             exception_registers_I1                                       |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB  |    <0.001 |
|               FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB  |    <0.001 |
|             msr_reg_i                                                    |    <0.001 |
|           Performance.Decode_I                                           |     0.003 |
|             PC_Module_I                                                  |     0.001 |
|             PreFetch_Buffer_I1                                           |    <0.001 |
|             Use_MuxCy[10].OF_Piperun_Stage                               |    <0.001 |
|             Use_MuxCy[1].OF_Piperun_Stage                                |     0.000 |
|             Use_MuxCy[2].OF_Piperun_Stage                                |     0.000 |
|             Use_MuxCy[3].OF_Piperun_Stage                                |     0.000 |
|             Use_MuxCy[4].OF_Piperun_Stage                                |     0.000 |
|             Use_MuxCy[5].OF_Piperun_Stage                                |     0.000 |
|             Use_MuxCy[6].OF_Piperun_Stage                                |     0.000 |
|             Use_MuxCy[7].OF_Piperun_Stage                                |     0.000 |
|             Use_MuxCy[8].OF_Piperun_Stage                                |     0.000 |
|             Use_MuxCy[9].OF_Piperun_Stage                                |     0.000 |
|             Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1             |     0.000 |
|             if_pc_incr_carry_and_0                                       |     0.000 |
|             if_pc_incr_carry_and_3                                       |     0.000 |
|             jump_logic_I1                                                |    <0.001 |
|             mem_PipeRun_carry_and                                        |     0.000 |
|             mem_wait_on_ready_N_carry_or                                 |     0.000 |
|           Performance.Use_DBUS.DAXI_Interface_I1                         |    <0.001 |
|           Performance.Use_Debug_Logic.Master_Core.Debug_Perf             |     0.002 |
|             Use_SRL16.SRL16E_1                                           |    <0.001 |
|             Use_SRL16.SRL16E_2                                           |    <0.001 |
|             Use_SRL16.SRL16E_3                                           |    <0.001 |
|             Use_SRL16.SRL16E_4                                           |    <0.001 |
|             Use_SRL16.SRL16E_7                                           |    <0.001 |
|             Use_SRL16.SRL16E_8                                           |    <0.001 |
|             Use_SRL16.The_Cache_Addresses[1].SRL16E_Cache_I              |    <0.001 |
|             Use_SRL16.The_Cache_Addresses[2].SRL16E_Cache_I              |    <0.001 |
|             Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I              |    <0.001 |
|             Use_SRL16.The_Cache_Addresses[4].SRL16E_Cache_I              |    <0.001 |
|             Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I              |    <0.001 |
|             Use_SRL16.The_Cache_Addresses[6].SRL16E_Cache_I              |    <0.001 |
|             Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I              |    <0.001 |
|             Use_SRL16.The_Cache_Addresses[8].SRL16E_Cache_I              |    <0.001 |
|             Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I            |    <0.001 |
|               Using_FPGA.Compare[0].SRLC16E_I                            |    <0.001 |
|               Using_FPGA.Compare[1].SRLC16E_I                            |    <0.001 |
|               Using_FPGA.Compare[2].SRLC16E_I                            |    <0.001 |
|               Using_FPGA.Compare[3].SRLC16E_I                            |    <0.001 |
|               Using_FPGA.Compare[4].SRLC16E_I                            |    <0.001 |
|               Using_FPGA.Compare[5].SRLC16E_I                            |    <0.001 |
|               Using_FPGA.Compare[6].SRLC16E_I                            |    <0.001 |
|               Using_FPGA.Compare[7].SRLC16E_I                            |    <0.001 |
|           Performance.instr_mux_I                                        |    <0.001 |
|             Use_LUT6.Mux_LD.LD_inst                                      |    <0.001 |
|               Use_LUT6.Mux_Loop[0].I_MUX_LUT6                            |    <0.001 |
|               Use_LUT6.Mux_Loop[10].I_MUX_LUT6                           |    <0.001 |
|               Use_LUT6.Mux_Loop[11].I_MUX_LUT6                           |    <0.001 |
|               Use_LUT6.Mux_Loop[12].I_MUX_LUT6                           |    <0.001 |
|               Use_LUT6.Mux_Loop[13].I_MUX_LUT6                           |    <0.001 |
|               Use_LUT6.Mux_Loop[14].I_MUX_LUT6                           |    <0.001 |
|               Use_LUT6.Mux_Loop[15].I_MUX_LUT6                           |    <0.001 |
|               Use_LUT6.Mux_Loop[1].I_MUX_LUT6                            |    <0.001 |
|               Use_LUT6.Mux_Loop[2].I_MUX_LUT6                            |    <0.001 |
|               Use_LUT6.Mux_Loop[3].I_MUX_LUT6                            |    <0.001 |
|               Use_LUT6.Mux_Loop[4].I_MUX_LUT6                            |    <0.001 |
|               Use_LUT6.Mux_Loop[5].I_MUX_LUT6                            |    <0.001 |
|               Use_LUT6.Mux_Loop[6].I_MUX_LUT6                            |    <0.001 |
|               Use_LUT6.Mux_Loop[7].I_MUX_LUT6                            |    <0.001 |
|               Use_LUT6.Mux_Loop[8].I_MUX_LUT6                            |    <0.001 |
|               Use_LUT6.Mux_Loop[9].I_MUX_LUT6                            |    <0.001 |
|           Performance.mem_databus_ready_sel_carry_or                     |     0.000 |
|     microblaze_0_axi_periph                                              |     0.000 |
|     microblaze_0_local_memory                                            |    <0.001 |
|       dlmb_bram_if_cntlr                                                 |    <0.001 |
|         U0                                                               |    <0.001 |
|       dlmb_v10                                                           |     0.000 |
|         U0                                                               |     0.000 |
|       ilmb_bram_if_cntlr                                                 |    <0.001 |
|         U0                                                               |    <0.001 |
|       ilmb_v10                                                           |     0.000 |
|         U0                                                               |     0.000 |
|       lmb_bram                                                           |    <0.001 |
|         U0                                                               |    <0.001 |
|           inst_blk_mem_gen                                               |    <0.001 |
|             gnative_mem_map_bmg.native_mem_map_blk_mem_gen               |    <0.001 |
|               valid.cstr                                                 |    <0.001 |
|                 ramloop[0].ram.r                                         |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|                 ramloop[10].ram.r                                        |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|                 ramloop[11].ram.r                                        |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|                 ramloop[12].ram.r                                        |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|                 ramloop[13].ram.r                                        |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|                 ramloop[14].ram.r                                        |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|                 ramloop[15].ram.r                                        |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|                 ramloop[1].ram.r                                         |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|                 ramloop[2].ram.r                                         |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|                 ramloop[3].ram.r                                         |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|                 ramloop[4].ram.r                                         |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|                 ramloop[5].ram.r                                         |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|                 ramloop[6].ram.r                                         |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|                 ramloop[7].ram.r                                         |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|                 ramloop[8].ram.r                                         |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|                 ramloop[9].ram.r                                         |    <0.001 |
|                   prim_noinit.ram                                        |    <0.001 |
|     rst_clk_wiz_1_100M                                                   |    <0.001 |
|       U0                                                                 |    <0.001 |
|         EXT_LPF                                                          |    <0.001 |
|         SEQ                                                              |    <0.001 |
|           SEQ_COUNTER                                                    |    <0.001 |
+--------------------------------------------------------------------------+-----------+


