<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Inverter: Inverter Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Inverter
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">Inverter Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>The output of this module contains: 4 ports of <em>inverted_tdata</em>: <em>inverted_tdata_MSB</em>, <em>inverted_tdata_3rdB</em>, <em>inverted_tdata_2ndB</em>, <em>inverted_tdata_lSB</em> which are the inverted outputs of <em>in_tdata_MSB</em>, <em>in_tdata_3rdB</em>, <em>in_tdata_2ndB</em>, <em>in_tdata_lSB</em> respectively.(In reality just the bytes after the 54th are inverted, since the first 54 bytes contain the BMP header, which must be kept untouched), <em>out_tvalid</em>, which is basically a sampled version of the <em>in_tvalid</em> coming from the DMA, <em>out_tready</em>, which is the same of the <em>in_tready</em> coming from the "following DMA" and <em>out_tlast</em>, which is the sampled version of the incoming <em>in_tlast</em>. Furthermore, in case of <em>DEBUG_MODE = TRUE</em>, the module shows two additional ports, <em>counter</em> and <em>file_dimension</em>, which are used for debugging with the ILA.  
 <a href="class_inverter.html#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for Inverter:</div>
<div class="dyncontent">
<div class="center"><img src="class_inverter__inherit__graph.png" border="0" usemap="#a_inverter_inherit__map" alt="Inheritance graph"/></div>
<map name="_inverter_inherit__map" id="_inverter_inherit__map">
<area shape="rect" title="The output of this module contains: 4 ports of inverted_tdata: inverted_tdata_MSB,..." alt="" coords="52,5,115,32"/>
<area shape="rect" href="class_a_x_i4_stream___inverter.html" title="The entity of this module can be described by the following images:" alt="" coords="14,80,153,107"/>
<area shape="rect" href="classtb___a_x_i4_stream___inverter.html" title=" " alt="" coords="5,155,161,181"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter_1_1_behavioral.html">Behavioral</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The aim of the module is basically one: inverting the bits of the incoming image, but not all the bits, just the ones contained in the payload, not in the header (54 Bytes). To do this, the module firstly extracts the file dimension from the Header, by looking at its 3rd, 4th, 5th and 6th bytes, and inverting their order, since they are written in a Little Endian format. This means that the first byte that is present in the Header, in reality describes the LSBs of the file dimension. For example if we read 02-03-04-05, in reality the dimension is 05-04-03-02. This extrapolation process is shown in the following image:  <a href="class_inverter_1_1_behavioral.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard IEEE Library.  <a href="#ae4f03c286607f3181e16b9aa12d0c6d4"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:aa4b2b25246a821511120e3149b003563"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#aa4b2b25246a821511120e3149b003563">STD_LOGIC_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:aa4b2b25246a821511120e3149b003563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard Logic Vector Library.  <a href="#aa4b2b25246a821511120e3149b003563"></a><br /></td></tr>
<tr class="memitem:ae00f3f04545af57582ff10609eee23e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#ae00f3f04545af57582ff10609eee23e2">NUMERIC_STD</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:ae00f3f04545af57582ff10609eee23e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Numeric Library.  <a href="#ae00f3f04545af57582ff10609eee23e2"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:a8294319c0aedd2b32a38da362c1c6105"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#a8294319c0aedd2b32a38da362c1c6105">DEBUG_MODE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">BOOLEAN</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TRUE</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a8294319c0aedd2b32a38da362c1c6105"><td class="mdescLeft">&#160;</td><td class="mdescRight">If DEBUG_MODE = TRUE, the module shows the ports counter and file_dimension in such a way we can use them for debugging with ILA.  <a href="#a8294319c0aedd2b32a38da362c1c6105"></a><br /></td></tr>
<tr class="memitem:af6dd6252576cb85406a2228aab526b20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:af6dd6252576cb85406a2228aab526b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">The incoming image can have values that range from 0 to 255 by definition, so the data can be represented by just 8 bits.  <a href="#af6dd6252576cb85406a2228aab526b20"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:ab94494fc37d4189a4207f6d068d25cf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#ab94494fc37d4189a4207f6d068d25cf7">resetn</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab94494fc37d4189a4207f6d068d25cf7"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous resetn active low.  <a href="#ab94494fc37d4189a4207f6d068d25cf7"></a><br /></td></tr>
<tr class="memitem:a70120f1e8cec2d88609e7ce3c4d8f941"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#a70120f1e8cec2d88609e7ce3c4d8f941">clk</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a70120f1e8cec2d88609e7ce3c4d8f941"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">PS Clock.  <a href="#a70120f1e8cec2d88609e7ce3c4d8f941"></a><br /></td></tr>
<tr class="memitem:ae5c992bc18a7591e2eefd26906d4a776"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#ae5c992bc18a7591e2eefd26906d4a776">in_tdata_MSB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae5c992bc18a7591e2eefd26906d4a776"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Most Significant Byte of the Incoming 32 bits data from the DMA/Chip2Chip.  <a href="#ae5c992bc18a7591e2eefd26906d4a776"></a><br /></td></tr>
<tr class="memitem:a94d028352ce99961310e81257ca22768"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#a94d028352ce99961310e81257ca22768">in_tdata_3rdB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a94d028352ce99961310e81257ca22768"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Third Byte of the Incoming 32 bits data from the DMA/Chip2Chip.  <a href="#a94d028352ce99961310e81257ca22768"></a><br /></td></tr>
<tr class="memitem:a496835eea63f4ad2a9f9984b54ff1892"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#a496835eea63f4ad2a9f9984b54ff1892">in_tdata_2ndB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a496835eea63f4ad2a9f9984b54ff1892"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Second Byte of the Incoming 32 bits data from the DMA/Chip2Chip.  <a href="#a496835eea63f4ad2a9f9984b54ff1892"></a><br /></td></tr>
<tr class="memitem:a69becace3a511ea7817f713f0f926283"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#a69becace3a511ea7817f713f0f926283">in_tdata_LSB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a69becace3a511ea7817f713f0f926283"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Least Significant Byte of the Incoming 32 bits data from the DMA/Chip2Chip.  <a href="#a69becace3a511ea7817f713f0f926283"></a><br /></td></tr>
<tr class="memitem:a00bed8cdd919db058a4ac8338d36f3b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#a00bed8cdd919db058a4ac8338d36f3b6">in_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a00bed8cdd919db058a4ac8338d36f3b6"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid of the incoming data.  <a href="#a00bed8cdd919db058a4ac8338d36f3b6"></a><br /></td></tr>
<tr class="memitem:a384946cd7d8b58c0cb7a174634a0399c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#a384946cd7d8b58c0cb7a174634a0399c">in_tlast</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a384946cd7d8b58c0cb7a174634a0399c"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">End of the incoming packet.  <a href="#a384946cd7d8b58c0cb7a174634a0399c"></a><br /></td></tr>
<tr class="memitem:a03988ca30a0c67fcf3939558547a1630"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#a03988ca30a0c67fcf3939558547a1630">out_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a03988ca30a0c67fcf3939558547a1630"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Ready of the *Inverter*: basically it is the same of the ready coming from the "following DMA".  <a href="#a03988ca30a0c67fcf3939558547a1630"></a><br /></td></tr>
<tr class="memitem:a0a181ed300b46fcd16069ba5b6862558"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#a0a181ed300b46fcd16069ba5b6862558">inverted_tdata_MSB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0a181ed300b46fcd16069ba5b6862558"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Most Significant Byte of the inverted output.  <a href="#a0a181ed300b46fcd16069ba5b6862558"></a><br /></td></tr>
<tr class="memitem:a26286ecb744c0c23e921fe9561a95107"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#a26286ecb744c0c23e921fe9561a95107">inverted_tdata_3rdB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a26286ecb744c0c23e921fe9561a95107"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Third Byte of the inverted output.  <a href="#a26286ecb744c0c23e921fe9561a95107"></a><br /></td></tr>
<tr class="memitem:a2ecc4d781fb7eefed425f9da0706da7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#a2ecc4d781fb7eefed425f9da0706da7d">inverted_tdata_2ndB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2ecc4d781fb7eefed425f9da0706da7d"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Second Byte of the inverted output.  <a href="#a2ecc4d781fb7eefed425f9da0706da7d"></a><br /></td></tr>
<tr class="memitem:a750c80a7328664854ccbbbb433319a87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#a750c80a7328664854ccbbbb433319a87">inverted_tdata_LSB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a750c80a7328664854ccbbbb433319a87"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Least Significant Byte of the inverted output.  <a href="#a750c80a7328664854ccbbbb433319a87"></a><br /></td></tr>
<tr class="memitem:a54f1611d7049a4ea7f923a998aa5e231"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#a54f1611d7049a4ea7f923a998aa5e231">out_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a54f1611d7049a4ea7f923a998aa5e231"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Output valid: basically it is the sampled version of *s00_axis_tvalid*.  <a href="#a54f1611d7049a4ea7f923a998aa5e231"></a><br /></td></tr>
<tr class="memitem:a525d4583eae37e8e1b4c1b68c59a2858"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#a525d4583eae37e8e1b4c1b68c59a2858">out_tlast</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a525d4583eae37e8e1b4c1b68c59a2858"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">End of the exiting packets: it is the sampled version of *s00_axis_tlast*.  <a href="#a525d4583eae37e8e1b4c1b68c59a2858"></a><br /></td></tr>
<tr class="memitem:ace792f291c384d9097b4f8a0d0775197"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#ace792f291c384d9097b4f8a0d0775197">in_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ace792f291c384d9097b4f8a0d0775197"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Ready of the DMA/Chip2Chip.  <a href="#ace792f291c384d9097b4f8a0d0775197"></a><br /></td></tr>
<tr class="memitem:af584e1b68a7ac19c87e3460ea5e9f31b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#af584e1b68a7ac19c87e3460ea5e9f31b">counter</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af584e1b68a7ac19c87e3460ea5e9f31b"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">If *DEBUG_MODE = TRUE*, this port is shown and represents the actual value of the internal packet counter, which counts the number of incoming packets.  <a href="#af584e1b68a7ac19c87e3460ea5e9f31b"></a><br /></td></tr>
<tr class="memitem:acdc1fe26f89b98287224a3c41b467af0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_inverter.html#acdc1fe26f89b98287224a3c41b467af0">file_dimension</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:acdc1fe26f89b98287224a3c41b467af0"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">If <em>DEBUG_MODE = TRUE</em>, this port is shown and represents the dimension of the incoming file, read from the Header.  <a href="#acdc1fe26f89b98287224a3c41b467af0"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The output of this module contains: 4 ports of <em>inverted_tdata</em>: <em>inverted_tdata_MSB</em>, <em>inverted_tdata_3rdB</em>, <em>inverted_tdata_2ndB</em>, <em>inverted_tdata_lSB</em> which are the inverted outputs of <em>in_tdata_MSB</em>, <em>in_tdata_3rdB</em>, <em>in_tdata_2ndB</em>, <em>in_tdata_lSB</em> respectively.(In reality just the bytes after the 54th are inverted, since the first 54 bytes contain the BMP header, which must be kept untouched), <em>out_tvalid</em>, which is basically a sampled version of the <em>in_tvalid</em> coming from the DMA, <em>out_tready</em>, which is the same of the <em>in_tready</em> coming from the "following DMA" and <em>out_tlast</em>, which is the sampled version of the incoming <em>in_tlast</em>. Furthermore, in case of <em>DEBUG_MODE = TRUE</em>, the module shows two additional ports, <em>counter</em> and <em>file_dimension</em>, which are used for debugging with the ILA. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a70120f1e8cec2d88609e7ce3c4d8f941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70120f1e8cec2d88609e7ce3c4d8f941">&#9670;&nbsp;</a></span>clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#a70120f1e8cec2d88609e7ce3c4d8f941">clk</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>PS Clock. </p>

</div>
</div>
<a id="af584e1b68a7ac19c87e3460ea5e9f31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af584e1b68a7ac19c87e3460ea5e9f31b">&#9670;&nbsp;</a></span>counter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#af584e1b68a7ac19c87e3460ea5e9f31b">counter</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If *DEBUG_MODE = TRUE*, this port is shown and represents the actual value of the internal packet counter, which counts the number of incoming packets. </p>

</div>
</div>
<a id="af6dd6252576cb85406a2228aab526b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6dd6252576cb85406a2228aab526b20">&#9670;&nbsp;</a></span>DATA_WIDTH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The incoming image can have values that range from 0 to 255 by definition, so the data can be represented by just 8 bits. </p>

</div>
</div>
<a id="a8294319c0aedd2b32a38da362c1c6105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8294319c0aedd2b32a38da362c1c6105">&#9670;&nbsp;</a></span>DEBUG_MODE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#a8294319c0aedd2b32a38da362c1c6105">DEBUG_MODE</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">BOOLEAN</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TRUE</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If DEBUG_MODE = TRUE, the module shows the ports counter and file_dimension in such a way we can use them for debugging with ILA. </p>

</div>
</div>
<a id="acdc1fe26f89b98287224a3c41b467af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdc1fe26f89b98287224a3c41b467af0">&#9670;&nbsp;</a></span>file_dimension</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#acdc1fe26f89b98287224a3c41b467af0">file_dimension</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If <em>DEBUG_MODE = TRUE</em>, this port is shown and represents the dimension of the incoming file, read from the Header. </p>

</div>
</div>
<a id="ae4f03c286607f3181e16b9aa12d0c6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4f03c286607f3181e16b9aa12d0c6d4">&#9670;&nbsp;</a></span>IEEE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard IEEE Library. </p>

</div>
</div>
<a id="a496835eea63f4ad2a9f9984b54ff1892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a496835eea63f4ad2a9f9984b54ff1892">&#9670;&nbsp;</a></span>in_tdata_2ndB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#a496835eea63f4ad2a9f9984b54ff1892">in_tdata_2ndB</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Second Byte of the Incoming 32 bits data from the DMA/Chip2Chip. </p>

</div>
</div>
<a id="a94d028352ce99961310e81257ca22768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d028352ce99961310e81257ca22768">&#9670;&nbsp;</a></span>in_tdata_3rdB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#a94d028352ce99961310e81257ca22768">in_tdata_3rdB</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Third Byte of the Incoming 32 bits data from the DMA/Chip2Chip. </p>

</div>
</div>
<a id="a69becace3a511ea7817f713f0f926283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69becace3a511ea7817f713f0f926283">&#9670;&nbsp;</a></span>in_tdata_LSB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#a69becace3a511ea7817f713f0f926283">in_tdata_LSB</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Least Significant Byte of the Incoming 32 bits data from the DMA/Chip2Chip. </p>

</div>
</div>
<a id="ae5c992bc18a7591e2eefd26906d4a776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5c992bc18a7591e2eefd26906d4a776">&#9670;&nbsp;</a></span>in_tdata_MSB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#ae5c992bc18a7591e2eefd26906d4a776">in_tdata_MSB</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Most Significant Byte of the Incoming 32 bits data from the DMA/Chip2Chip. </p>

</div>
</div>
<a id="a384946cd7d8b58c0cb7a174634a0399c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384946cd7d8b58c0cb7a174634a0399c">&#9670;&nbsp;</a></span>in_tlast</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#a384946cd7d8b58c0cb7a174634a0399c">in_tlast</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>End of the incoming packet. </p>

</div>
</div>
<a id="ace792f291c384d9097b4f8a0d0775197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace792f291c384d9097b4f8a0d0775197">&#9670;&nbsp;</a></span>in_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#ace792f291c384d9097b4f8a0d0775197">in_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Ready of the DMA/Chip2Chip. </p>

</div>
</div>
<a id="a00bed8cdd919db058a4ac8338d36f3b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00bed8cdd919db058a4ac8338d36f3b6">&#9670;&nbsp;</a></span>in_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#a00bed8cdd919db058a4ac8338d36f3b6">in_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Valid of the incoming data. </p>

</div>
</div>
<a id="a2ecc4d781fb7eefed425f9da0706da7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ecc4d781fb7eefed425f9da0706da7d">&#9670;&nbsp;</a></span>inverted_tdata_2ndB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#a2ecc4d781fb7eefed425f9da0706da7d">inverted_tdata_2ndB</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Second Byte of the inverted output. </p>

</div>
</div>
<a id="a26286ecb744c0c23e921fe9561a95107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26286ecb744c0c23e921fe9561a95107">&#9670;&nbsp;</a></span>inverted_tdata_3rdB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#a26286ecb744c0c23e921fe9561a95107">inverted_tdata_3rdB</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Third Byte of the inverted output. </p>

</div>
</div>
<a id="a750c80a7328664854ccbbbb433319a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a750c80a7328664854ccbbbb433319a87">&#9670;&nbsp;</a></span>inverted_tdata_LSB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#a750c80a7328664854ccbbbb433319a87">inverted_tdata_LSB</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Least Significant Byte of the inverted output. </p>

</div>
</div>
<a id="a0a181ed300b46fcd16069ba5b6862558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a181ed300b46fcd16069ba5b6862558">&#9670;&nbsp;</a></span>inverted_tdata_MSB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#a0a181ed300b46fcd16069ba5b6862558">inverted_tdata_MSB</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_inverter.html#af6dd6252576cb85406a2228aab526b20">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Most Significant Byte of the inverted output. </p>

</div>
</div>
<a id="ae00f3f04545af57582ff10609eee23e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae00f3f04545af57582ff10609eee23e2">&#9670;&nbsp;</a></span>NUMERIC_STD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#ae00f3f04545af57582ff10609eee23e2">NUMERIC_STD</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Numeric Library. </p>

</div>
</div>
<a id="a525d4583eae37e8e1b4c1b68c59a2858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a525d4583eae37e8e1b4c1b68c59a2858">&#9670;&nbsp;</a></span>out_tlast</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#a525d4583eae37e8e1b4c1b68c59a2858">out_tlast</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>End of the exiting packets: it is the sampled version of *s00_axis_tlast*. </p>

</div>
</div>
<a id="a03988ca30a0c67fcf3939558547a1630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03988ca30a0c67fcf3939558547a1630">&#9670;&nbsp;</a></span>out_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#a03988ca30a0c67fcf3939558547a1630">out_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Ready of the *Inverter*: basically it is the same of the ready coming from the "following DMA". </p>

</div>
</div>
<a id="a54f1611d7049a4ea7f923a998aa5e231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54f1611d7049a4ea7f923a998aa5e231">&#9670;&nbsp;</a></span>out_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#a54f1611d7049a4ea7f923a998aa5e231">out_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output valid: basically it is the sampled version of *s00_axis_tvalid*. </p>

</div>
</div>
<a id="ab94494fc37d4189a4207f6d068d25cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94494fc37d4189a4207f6d068d25cf7">&#9670;&nbsp;</a></span>resetn</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#ab94494fc37d4189a4207f6d068d25cf7">resetn</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Synchronous resetn active low. </p>

</div>
</div>
<a id="aa4b2b25246a821511120e3149b003563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b2b25246a821511120e3149b003563">&#9670;&nbsp;</a></span>STD_LOGIC_1164</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_inverter.html#aa4b2b25246a821511120e3149b003563">STD_LOGIC_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard Logic Vector Library. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>D:/MW/MW/Utility_Ip_Core/ip_repo/AXI4Stream_Inverter/hdl/<a class="el" href="_inverter_8vhd.html">Inverter.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
</small></address>
</body>
</html>
