C:/Users/ACER/Documents/GitHub/STM32-BareMetal/chip_headers/CMSIS/Include/core_cm3.h:1511:22:__NVIC_EnableIRQ	2
../Src/tim.c:8:6:tim2_1Hz_init	1
../Src/tim.c:26:6:tim2_1Hz_interrupt_init	1
