// Header file for 32-bit CPU emulating a bit of x86 ISA

#ifndef CPU_H
#define CPU_H

// Emulation: A technique to simulate software/tasks (usually through an intermediate language like C) on a host.
// Translation: The process of converting code from one representation to another. This can include an intermediate language like unified IR, not just C or assembly.
// Assembler/Compiler: A program that converts assembly/language to machine code.
// Interpreter: A program that executes instructions written in a high-level programming language directly, without converting them to machine code first.
// Profiler: A tool that analyzes the performance of a program by measuring various metrics such as time, memory usage, and CPU usage.
// Optimizer: A tool that improves the performance of a program by making changes to the code, such as removing unnecessary operations or reordering instructions to improve performance.

// QEMU itself is an emulator, but it also uses "an original portable dynamic translator." This is a translation technique that is not based on a unified IR, but rather on a "dynamic translation cache" that is built up as the program is executed.

// Opcodes in x86 are generally one-byte, though two-byte instructions and prefixes exist. ModR/M is the byte following the opcode and adds additional information for how the instruction is executed. https://en.wikipedia.org/wiki/ModR/M

// 32-Bit Addressing Forms with the ModR/M Byte
// r8(/r)                     AL    CL    DL    BL    AH    CH    DH    BH
// r16(/r)                    AX    CX    DX    BX    SP    BP    SI    DI
// r32(/r)                    EAX   ECX   EDX   EBX   ESP   EBP   ESI   EDI
// /digit (Opcode)            0     1     2     3     4     5     6     7
// REG =                      000   001   010   011   100   101   110   111

//    Effective
// +---Address--+ +Mod R/M+ +---------ModR/M Values in Hexadecimal-------+

// [EAX]                000   00    08    10    18    20    28    30    38
// [ECX]                001   01    09    11    19    21    29    31    39
// [EDX]                010   02    0A    12    1A    22    2A    32    3A
// [EBX]                011   03    0B    13    1B    23    2B    33    3B
// [--] [--]        00  100   04    0C    14    1C    24    2C    34    3C
// disp32               101   05    0D    15    1D    25    2D    35    3D
// [ESI]                110   06    0E    16    1E    26    2E    36    3E
// [EDI]                111   07    0F    17    1F    27    2F    37    3F

// disp8[EAX]           000   40    48    50    58    60    68    70    78
// disp8[ECX]           001   41    49    51    59    61    69    71    79
// disp8[EDX]           010   42    4A    52    5A    62    6A    72    7A
// disp8[EPX];          011   43    4B    53    5B    63    6B    73    7B
// disp8[--] [--]   01  100   44    4C    54    5C    64    6C    74    7C
// disp8[ebp]           101   45    4D    55    5D    65    6D    75    7D
// disp8[ESI]           110   46    4E    56    5E    66    6E    76    7E
// disp8[EDI]           111   47    4F    57    5F    67    6F    77    7F

// disp32[EAX]          000   80    88    90    98    A0    A8    B0    B8
// disp32[ECX]          001   81    89    91    99    A1    A9    B1    B9
// disp32[EDX]          010   82    8A    92    9A    A2    AA    B2    BA
// disp32[EBX]          011   83    8B    93    9B    A3    AB    B3    BB
// disp32[--] [--]  10  100   84    8C    94    9C    A4    AC    B4    BC
// disp32[EBP]          101   85    8D    95    9D    A5    AD    B5    BD
// disp32[ESI]          110   86    8E    96    9E    A6    AE    B6    BE
// disp32[EDI]          111   87    8F    97    9F    A7    AF    B7    BF

// EAX/AX/AL            000   C0    C8    D0    D8    E0    E8    F0    F8
// ECX/CX/CL            001   C1    C9    D1    D9    E1    E9    F1    F9
// EDX/DX/DL            010   C2    CA    D2    DA    E2    EA    F2    FA
// EBX/BX/BL            011   C3    CB    D3    DB    E3    EB    F3    FB
// ESP/SP/AH        11  100   C4    CC    D4    DC    E4    EC    F4    FC
// EBP/BP/CH            101   C5    CD    D5    DD    E5    ED    F5    FD
// ESI/SI/DH            110   C6    CE    D6    DE    E6    EE    F6    FE
// EDI/DI/BH            111   C7    CF    D7    DF    E7    EF    F7    FF

// 000 001 010 011 100 101 110 111
enum Register {
    eax = 0,
    ecx = 1,
    edx = 2,
    ebx = 3,
    esp = 4,
    ebp = 5,
    esi = 6,
    edi = 7
}

enum Condition {
  // any value < 0 is considered no_condition
  no_condition = -1,

  overflow = 0,
  no_overflow = 1,
  below = 2,
  above_equal = 3,
  equal = 4,
  not_equal = 5,
  below_equal = 6,
  above = 7,
  negative = 8,
  positive = 9,
  parity_even = 10,
  parity_odd = 11,
  less = 12,
  greater_equal = 13,
  less_equal = 14,
  greater = 15,

  // aliases
  carry = below,
  not_carry = above_equal,
  zero = equal,
  not_zero = not_equal,
  sign = negative,
  not_sign = positive
};

enum ScaleFactor {
  times_1 = 0,
  times_2 = 1,
  times_4 = 2,
  times_8 = 3,
  times_int_size = times_4,

  times_half_system_pointer_size = times_2,
  times_system_pointer_size = times_4,

  times_tagged_size = times_4,
};

#endif