Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,uSRAM 1K,PLLs and CCCs,Chip Globals,MSS,10/100/1000 Ethernet,RCOSC_50MHZ
Primitives/Primitives,0,0,0,0,27,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CCC_0/Primitives,0,0,0,0,0,0,1,1,0,0,0
SF2_MSS_sys_sb_0/CORERESETP_0/Primitives,2,9,0,0,0,0,0,1,0,0,0
SF2_MSS_sys_sb_0/CoreAPB3_0/Primitives,4,0,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/Primitives,25,0,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreGPIO_0/Primitives,171,45,36,36,0,1,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreUARTapb_0/Primitives,8,24,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/Primitives,1,9,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/Primitives,75,41,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/Primitives,24,19,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/Primitives,10,21,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/FABOSC_0/Primitives,0,0,0,0,0,0,0,0,0,0,1
SF2_MSS_sys_sb_0/Primitives,2,0,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/Primitives,0,0,0,0,0,0,0,0,1,0,0
SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/Primitives,78,32,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/corepwm_0_0/Primitives,3,8,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/Primitives,275,329,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/Primitives,240,8,0,0,0,0,0,0,0,0,0
