// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_Process_N (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [31:0] p_read1;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1;
wire    ap_CS_fsm_state2;
wire   [31:0] add_ln24_fu_38_p2;
wire   [31:0] sub_ln24_fu_51_p2;
wire   [28:0] tmp_fu_56_p4;
wire   [29:0] zext_ln24_fu_66_p1;
wire   [28:0] tmp_2_fu_76_p4;
wire   [0:0] tmp_1_fu_43_p3;
wire   [29:0] sub_ln24_1_fu_70_p2;
wire   [29:0] zext_ln24_1_fu_86_p1;
wire   [29:0] select_ln24_fu_90_p3;
wire   [31:0] add_ln25_fu_102_p2;
wire   [31:0] sub_ln25_fu_115_p2;
wire   [28:0] tmp_3_fu_120_p4;
wire   [29:0] zext_ln25_fu_130_p1;
wire   [28:0] tmp_4_fu_140_p4;
wire   [0:0] tmp_5_fu_107_p3;
wire   [29:0] sub_ln25_1_fu_134_p2;
wire   [29:0] zext_ln25_1_fu_150_p1;
wire   [29:0] select_ln25_fu_154_p3;
wire  signed [31:0] sext_ln25_fu_162_p1;
wire  signed [31:0] sext_ln24_fu_98_p1;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_0_preg <= sext_ln25_fu_162_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_1_preg <= sext_ln24_fu_98_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_2_preg <= sext_ln25_fu_162_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_3_preg <= sext_ln24_fu_98_p1;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_0 = sext_ln25_fu_162_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_1 = sext_ln24_fu_98_p1;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_2 = sext_ln25_fu_162_p1;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_3 = sext_ln24_fu_98_p1;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln24_fu_38_p2 = (p_read + 32'd7);

assign add_ln25_fu_102_p2 = (p_read1 + 32'd7);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign select_ln24_fu_90_p3 = ((tmp_1_fu_43_p3[0:0] == 1'b1) ? sub_ln24_1_fu_70_p2 : zext_ln24_1_fu_86_p1);

assign select_ln25_fu_154_p3 = ((tmp_5_fu_107_p3[0:0] == 1'b1) ? sub_ln25_1_fu_134_p2 : zext_ln25_1_fu_150_p1);

assign sext_ln24_fu_98_p1 = $signed(select_ln24_fu_90_p3);

assign sext_ln25_fu_162_p1 = $signed(select_ln25_fu_154_p3);

assign sub_ln24_1_fu_70_p2 = (30'd0 - zext_ln24_fu_66_p1);

assign sub_ln24_fu_51_p2 = ($signed(32'd4294967289) - $signed(p_read));

assign sub_ln25_1_fu_134_p2 = (30'd0 - zext_ln25_fu_130_p1);

assign sub_ln25_fu_115_p2 = ($signed(32'd4294967289) - $signed(p_read1));

assign tmp_1_fu_43_p3 = add_ln24_fu_38_p2[32'd31];

assign tmp_2_fu_76_p4 = {{add_ln24_fu_38_p2[31:3]}};

assign tmp_3_fu_120_p4 = {{sub_ln25_fu_115_p2[31:3]}};

assign tmp_4_fu_140_p4 = {{add_ln25_fu_102_p2[31:3]}};

assign tmp_5_fu_107_p3 = add_ln25_fu_102_p2[32'd31];

assign tmp_fu_56_p4 = {{sub_ln24_fu_51_p2[31:3]}};

assign zext_ln24_1_fu_86_p1 = tmp_2_fu_76_p4;

assign zext_ln24_fu_66_p1 = tmp_fu_56_p4;

assign zext_ln25_1_fu_150_p1 = tmp_4_fu_140_p4;

assign zext_ln25_fu_130_p1 = tmp_3_fu_120_p4;

endmodule //Infeasi_Res_S2_Process_N
