ARM GAS  /tmp/ccui6cQ0.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB40:
  26              		.file 1 "Core/Src/stm32f0xx_it.c"
   1:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_it.c **** /**
   3:Core/Src/stm32f0xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_it.c ****   * @file    stm32f0xx_it.c
   5:Core/Src/stm32f0xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f0xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f0xx_it.c ****   * @attention
   8:Core/Src/stm32f0xx_it.c ****   *
   9:Core/Src/stm32f0xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f0xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f0xx_it.c ****   *
  12:Core/Src/stm32f0xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f0xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f0xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f0xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f0xx_it.c ****   *
  17:Core/Src/stm32f0xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_it.c ****   */
  19:Core/Src/stm32f0xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_it.c **** 
  21:Core/Src/stm32f0xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_it.c **** #include "main.h"
  23:Core/Src/stm32f0xx_it.c **** #include "stm32f0xx_it.h"
  24:Core/Src/stm32f0xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f0xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f0xx_it.c **** 
  28:Core/Src/stm32f0xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f0xx_it.c **** 
  31:Core/Src/stm32f0xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32f0xx_it.c **** 
ARM GAS  /tmp/ccui6cQ0.s 			page 2


  33:Core/Src/stm32f0xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f0xx_it.c **** 
  36:Core/Src/stm32f0xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f0xx_it.c **** 
  38:Core/Src/stm32f0xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f0xx_it.c **** 
  41:Core/Src/stm32f0xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f0xx_it.c **** 
  43:Core/Src/stm32f0xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f0xx_it.c **** 
  46:Core/Src/stm32f0xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f0xx_it.c **** 
  48:Core/Src/stm32f0xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f0xx_it.c **** 
  51:Core/Src/stm32f0xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f0xx_it.c **** 
  53:Core/Src/stm32f0xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f0xx_it.c **** 
  56:Core/Src/stm32f0xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f0xx_it.c **** 
  58:Core/Src/stm32f0xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f0xx_it.c **** extern PCD_HandleTypeDef hpcd_USB_FS;
  60:Core/Src/stm32f0xx_it.c **** extern DMA_HandleTypeDef hdma_adc;
  61:Core/Src/stm32f0xx_it.c **** extern DMA_HandleTypeDef hdma_i2c1_rx;
  62:Core/Src/stm32f0xx_it.c **** extern DMA_HandleTypeDef hdma_i2c1_tx;
  63:Core/Src/stm32f0xx_it.c **** extern DMA_HandleTypeDef hdma_spi1_rx;
  64:Core/Src/stm32f0xx_it.c **** extern TIM_HandleTypeDef htim1;
  65:Core/Src/stm32f0xx_it.c **** extern TIM_HandleTypeDef htim2;
  66:Core/Src/stm32f0xx_it.c **** extern void temp_timer(void);
  67:Core/Src/stm32f0xx_it.c **** /* USER CODE BEGIN EV */
  68:Core/Src/stm32f0xx_it.c **** 
  69:Core/Src/stm32f0xx_it.c **** /* USER CODE END EV */
  70:Core/Src/stm32f0xx_it.c **** 
  71:Core/Src/stm32f0xx_it.c **** /******************************************************************************/
  72:Core/Src/stm32f0xx_it.c **** /*           Cortex-M0 Processor Interruption and Exception Handlers          */
  73:Core/Src/stm32f0xx_it.c **** /******************************************************************************/
  74:Core/Src/stm32f0xx_it.c **** /**
  75:Core/Src/stm32f0xx_it.c ****   * @brief This function handles Non maskable interrupt.
  76:Core/Src/stm32f0xx_it.c ****   */
  77:Core/Src/stm32f0xx_it.c **** void NMI_Handler(void)
  78:Core/Src/stm32f0xx_it.c **** {
  27              		.loc 1 78 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
  79:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  80:Core/Src/stm32f0xx_it.c **** 
  81:Core/Src/stm32f0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  82:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
ARM GAS  /tmp/ccui6cQ0.s 			page 3


  83:Core/Src/stm32f0xx_it.c ****   while (1)
  34              		.loc 1 83 3 discriminator 1 view .LVU1
  84:Core/Src/stm32f0xx_it.c ****   {
  85:Core/Src/stm32f0xx_it.c ****   }
  35              		.loc 1 85 3 discriminator 1 view .LVU2
  83:Core/Src/stm32f0xx_it.c ****   {
  36              		.loc 1 83 9 discriminator 1 view .LVU3
  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE40:
  41              		.section	.text.HardFault_Handler,"ax",%progbits
  42              		.align	1
  43              		.global	HardFault_Handler
  44              		.syntax unified
  45              		.code	16
  46              		.thumb_func
  47              		.fpu softvfp
  49              	HardFault_Handler:
  50              	.LFB41:
  86:Core/Src/stm32f0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  87:Core/Src/stm32f0xx_it.c **** }
  88:Core/Src/stm32f0xx_it.c **** 
  89:Core/Src/stm32f0xx_it.c **** /**
  90:Core/Src/stm32f0xx_it.c ****   * @brief This function handles Hard fault interrupt.
  91:Core/Src/stm32f0xx_it.c ****   */
  92:Core/Src/stm32f0xx_it.c **** void HardFault_Handler(void)
  93:Core/Src/stm32f0xx_it.c **** {
  51              		.loc 1 93 1 view -0
  52              		.cfi_startproc
  53              		@ Volatile: function does not return.
  54              		@ args = 0, pretend = 0, frame = 0
  55              		@ frame_needed = 0, uses_anonymous_args = 0
  56              		@ link register save eliminated.
  57              	.L4:
  94:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  95:Core/Src/stm32f0xx_it.c **** 
  96:Core/Src/stm32f0xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  97:Core/Src/stm32f0xx_it.c ****   while (1)
  58              		.loc 1 97 3 discriminator 1 view .LVU5
  98:Core/Src/stm32f0xx_it.c ****   {
  99:Core/Src/stm32f0xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 100:Core/Src/stm32f0xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 101:Core/Src/stm32f0xx_it.c ****   }
  59              		.loc 1 101 3 discriminator 1 view .LVU6
  97:Core/Src/stm32f0xx_it.c ****   {
  60              		.loc 1 97 9 discriminator 1 view .LVU7
  61 0000 FEE7     		b	.L4
  62              		.cfi_endproc
  63              	.LFE41:
  65              		.section	.text.SVC_Handler,"ax",%progbits
  66              		.align	1
  67              		.global	SVC_Handler
  68              		.syntax unified
  69              		.code	16
  70              		.thumb_func
  71              		.fpu softvfp
  73              	SVC_Handler:
ARM GAS  /tmp/ccui6cQ0.s 			page 4


  74              	.LFB42:
 102:Core/Src/stm32f0xx_it.c **** }
 103:Core/Src/stm32f0xx_it.c **** 
 104:Core/Src/stm32f0xx_it.c **** /**
 105:Core/Src/stm32f0xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 106:Core/Src/stm32f0xx_it.c ****   */
 107:Core/Src/stm32f0xx_it.c **** void SVC_Handler(void)
 108:Core/Src/stm32f0xx_it.c **** {
  75              		.loc 1 108 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 0
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		@ link register save eliminated.
 109:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 0 */
 110:Core/Src/stm32f0xx_it.c **** 
 111:Core/Src/stm32f0xx_it.c ****   /* USER CODE END SVC_IRQn 0 */
 112:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 1 */
 113:Core/Src/stm32f0xx_it.c **** 
 114:Core/Src/stm32f0xx_it.c ****   /* USER CODE END SVC_IRQn 1 */
 115:Core/Src/stm32f0xx_it.c **** }
  80              		.loc 1 115 1 view .LVU9
  81              		@ sp needed
  82 0000 7047     		bx	lr
  83              		.cfi_endproc
  84              	.LFE42:
  86              		.section	.text.PendSV_Handler,"ax",%progbits
  87              		.align	1
  88              		.global	PendSV_Handler
  89              		.syntax unified
  90              		.code	16
  91              		.thumb_func
  92              		.fpu softvfp
  94              	PendSV_Handler:
  95              	.LFB43:
 116:Core/Src/stm32f0xx_it.c **** 
 117:Core/Src/stm32f0xx_it.c **** /**
 118:Core/Src/stm32f0xx_it.c ****   * @brief This function handles Pendable request for system service.
 119:Core/Src/stm32f0xx_it.c ****   */
 120:Core/Src/stm32f0xx_it.c **** void PendSV_Handler(void)
 121:Core/Src/stm32f0xx_it.c **** {
  96              		.loc 1 121 1 view -0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
 122:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 123:Core/Src/stm32f0xx_it.c **** 
 124:Core/Src/stm32f0xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 125:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 126:Core/Src/stm32f0xx_it.c **** 
 127:Core/Src/stm32f0xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 128:Core/Src/stm32f0xx_it.c **** }
 101              		.loc 1 128 1 view .LVU11
 102              		@ sp needed
 103 0000 7047     		bx	lr
 104              		.cfi_endproc
 105              	.LFE43:
ARM GAS  /tmp/ccui6cQ0.s 			page 5


 107              		.section	.text.SysTick_Handler,"ax",%progbits
 108              		.align	1
 109              		.global	SysTick_Handler
 110              		.syntax unified
 111              		.code	16
 112              		.thumb_func
 113              		.fpu softvfp
 115              	SysTick_Handler:
 116              	.LFB44:
 129:Core/Src/stm32f0xx_it.c **** 
 130:Core/Src/stm32f0xx_it.c **** /**
 131:Core/Src/stm32f0xx_it.c ****   * @brief This function handles System tick timer.
 132:Core/Src/stm32f0xx_it.c ****   */
 133:Core/Src/stm32f0xx_it.c **** void SysTick_Handler(void)
 134:Core/Src/stm32f0xx_it.c **** {
 117              		.loc 1 134 1 view -0
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 0
 120              		@ frame_needed = 0, uses_anonymous_args = 0
 121 0000 10B5     		push	{r4, lr}
 122              	.LCFI0:
 123              		.cfi_def_cfa_offset 8
 124              		.cfi_offset 4, -8
 125              		.cfi_offset 14, -4
 135:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 136:Core/Src/stm32f0xx_it.c **** 
 137:Core/Src/stm32f0xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 138:Core/Src/stm32f0xx_it.c ****   HAL_IncTick();
 126              		.loc 1 138 3 view .LVU13
 127 0002 FFF7FEFF 		bl	HAL_IncTick
 128              	.LVL0:
 139:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 140:Core/Src/stm32f0xx_it.c **** 
 141:Core/Src/stm32f0xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 142:Core/Src/stm32f0xx_it.c **** }
 129              		.loc 1 142 1 is_stmt 0 view .LVU14
 130              		@ sp needed
 131 0006 10BD     		pop	{r4, pc}
 132              		.cfi_endproc
 133              	.LFE44:
 135              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 136              		.align	1
 137              		.global	DMA1_Channel1_IRQHandler
 138              		.syntax unified
 139              		.code	16
 140              		.thumb_func
 141              		.fpu softvfp
 143              	DMA1_Channel1_IRQHandler:
 144              	.LFB45:
 143:Core/Src/stm32f0xx_it.c **** 
 144:Core/Src/stm32f0xx_it.c **** /******************************************************************************/
 145:Core/Src/stm32f0xx_it.c **** /* STM32F0xx Peripheral Interrupt Handlers                                    */
 146:Core/Src/stm32f0xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 147:Core/Src/stm32f0xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 148:Core/Src/stm32f0xx_it.c **** /* please refer to the startup file (startup_stm32f0xx.s).                    */
 149:Core/Src/stm32f0xx_it.c **** /******************************************************************************/
 150:Core/Src/stm32f0xx_it.c **** 
ARM GAS  /tmp/ccui6cQ0.s 			page 6


 151:Core/Src/stm32f0xx_it.c **** /**
 152:Core/Src/stm32f0xx_it.c ****   * @brief This function handles DMA1 channel 1 global interrupt.
 153:Core/Src/stm32f0xx_it.c ****   */
 154:Core/Src/stm32f0xx_it.c **** void DMA1_Channel1_IRQHandler(void)
 155:Core/Src/stm32f0xx_it.c **** {
 145              		.loc 1 155 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149 0000 10B5     		push	{r4, lr}
 150              	.LCFI1:
 151              		.cfi_def_cfa_offset 8
 152              		.cfi_offset 4, -8
 153              		.cfi_offset 14, -4
 156:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
 157:Core/Src/stm32f0xx_it.c **** 
 158:Core/Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 0 */
 159:Core/Src/stm32f0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc);
 154              		.loc 1 159 3 view .LVU16
 155 0002 0248     		ldr	r0, .L9
 156 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 157              	.LVL1:
 160:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
 161:Core/Src/stm32f0xx_it.c **** 
 162:Core/Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 1 */
 163:Core/Src/stm32f0xx_it.c **** }
 158              		.loc 1 163 1 is_stmt 0 view .LVU17
 159              		@ sp needed
 160 0008 10BD     		pop	{r4, pc}
 161              	.L10:
 162 000a C046     		.align	2
 163              	.L9:
 164 000c 00000000 		.word	hdma_adc
 165              		.cfi_endproc
 166              	.LFE45:
 168              		.section	.text.DMA1_Channel2_3_IRQHandler,"ax",%progbits
 169              		.align	1
 170              		.global	DMA1_Channel2_3_IRQHandler
 171              		.syntax unified
 172              		.code	16
 173              		.thumb_func
 174              		.fpu softvfp
 176              	DMA1_Channel2_3_IRQHandler:
 177              	.LFB46:
 164:Core/Src/stm32f0xx_it.c **** 
 165:Core/Src/stm32f0xx_it.c **** /**
 166:Core/Src/stm32f0xx_it.c ****   * @brief This function handles DMA1 channel 2 and 3 interrupts.
 167:Core/Src/stm32f0xx_it.c ****   */
 168:Core/Src/stm32f0xx_it.c **** void DMA1_Channel2_3_IRQHandler(void)
 169:Core/Src/stm32f0xx_it.c **** {
 178              		.loc 1 169 1 is_stmt 1 view -0
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 0
 181              		@ frame_needed = 0, uses_anonymous_args = 0
 182 0000 10B5     		push	{r4, lr}
 183              	.LCFI2:
 184              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccui6cQ0.s 			page 7


 185              		.cfi_offset 4, -8
 186              		.cfi_offset 14, -4
 170:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */
 171:Core/Src/stm32f0xx_it.c **** 
 172:Core/Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel2_3_IRQn 0 */
 173:Core/Src/stm32f0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_spi1_rx);
 187              		.loc 1 173 3 view .LVU19
 188 0002 0248     		ldr	r0, .L12
 189 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 190              	.LVL2:
 174:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */
 175:Core/Src/stm32f0xx_it.c **** 
 176:Core/Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel2_3_IRQn 1 */
 177:Core/Src/stm32f0xx_it.c **** }
 191              		.loc 1 177 1 is_stmt 0 view .LVU20
 192              		@ sp needed
 193 0008 10BD     		pop	{r4, pc}
 194              	.L13:
 195 000a C046     		.align	2
 196              	.L12:
 197 000c 00000000 		.word	hdma_spi1_rx
 198              		.cfi_endproc
 199              	.LFE46:
 201              		.section	.text.DMA1_Channel4_5_6_7_IRQHandler,"ax",%progbits
 202              		.align	1
 203              		.global	DMA1_Channel4_5_6_7_IRQHandler
 204              		.syntax unified
 205              		.code	16
 206              		.thumb_func
 207              		.fpu softvfp
 209              	DMA1_Channel4_5_6_7_IRQHandler:
 210              	.LFB47:
 178:Core/Src/stm32f0xx_it.c **** 
 179:Core/Src/stm32f0xx_it.c **** /**
 180:Core/Src/stm32f0xx_it.c ****   * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
 181:Core/Src/stm32f0xx_it.c ****   */
 182:Core/Src/stm32f0xx_it.c **** void DMA1_Channel4_5_6_7_IRQHandler(void)
 183:Core/Src/stm32f0xx_it.c **** {
 211              		.loc 1 183 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215 0000 10B5     		push	{r4, lr}
 216              	.LCFI3:
 217              		.cfi_def_cfa_offset 8
 218              		.cfi_offset 4, -8
 219              		.cfi_offset 14, -4
 184:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */
 185:Core/Src/stm32f0xx_it.c **** 
 186:Core/Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
 187:Core/Src/stm32f0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 220              		.loc 1 187 3 view .LVU22
 221 0002 0348     		ldr	r0, .L15
 222 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 223              	.LVL3:
 188:Core/Src/stm32f0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 224              		.loc 1 188 3 view .LVU23
ARM GAS  /tmp/ccui6cQ0.s 			page 8


 225 0008 0248     		ldr	r0, .L15+4
 226 000a FFF7FEFF 		bl	HAL_DMA_IRQHandler
 227              	.LVL4:
 189:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */
 190:Core/Src/stm32f0xx_it.c **** 
 191:Core/Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
 192:Core/Src/stm32f0xx_it.c **** }
 228              		.loc 1 192 1 is_stmt 0 view .LVU24
 229              		@ sp needed
 230 000e 10BD     		pop	{r4, pc}
 231              	.L16:
 232              		.align	2
 233              	.L15:
 234 0010 00000000 		.word	hdma_i2c1_tx
 235 0014 00000000 		.word	hdma_i2c1_rx
 236              		.cfi_endproc
 237              	.LFE47:
 239              		.section	.text.TIM1_BRK_UP_TRG_COM_IRQHandler,"ax",%progbits
 240              		.align	1
 241              		.global	TIM1_BRK_UP_TRG_COM_IRQHandler
 242              		.syntax unified
 243              		.code	16
 244              		.thumb_func
 245              		.fpu softvfp
 247              	TIM1_BRK_UP_TRG_COM_IRQHandler:
 248              	.LFB48:
 193:Core/Src/stm32f0xx_it.c **** 
 194:Core/Src/stm32f0xx_it.c **** /**
 195:Core/Src/stm32f0xx_it.c ****   * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
 196:Core/Src/stm32f0xx_it.c ****   */
 197:Core/Src/stm32f0xx_it.c **** void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
 198:Core/Src/stm32f0xx_it.c **** {
 249              		.loc 1 198 1 is_stmt 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253 0000 10B5     		push	{r4, lr}
 254              	.LCFI4:
 255              		.cfi_def_cfa_offset 8
 256              		.cfi_offset 4, -8
 257              		.cfi_offset 14, -4
 199:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */
 200:Core/Src/stm32f0xx_it.c **** 
 201:Core/Src/stm32f0xx_it.c ****   /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
 202:Core/Src/stm32f0xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 258              		.loc 1 202 3 view .LVU26
 259 0002 0248     		ldr	r0, .L18
 260 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 261              	.LVL5:
 203:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */
 204:Core/Src/stm32f0xx_it.c **** 
 205:Core/Src/stm32f0xx_it.c ****   /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
 206:Core/Src/stm32f0xx_it.c **** }
 262              		.loc 1 206 1 is_stmt 0 view .LVU27
 263              		@ sp needed
 264 0008 10BD     		pop	{r4, pc}
 265              	.L19:
ARM GAS  /tmp/ccui6cQ0.s 			page 9


 266 000a C046     		.align	2
 267              	.L18:
 268 000c 00000000 		.word	htim1
 269              		.cfi_endproc
 270              	.LFE48:
 272              		.section	.text.TIM1_CC_IRQHandler,"ax",%progbits
 273              		.align	1
 274              		.global	TIM1_CC_IRQHandler
 275              		.syntax unified
 276              		.code	16
 277              		.thumb_func
 278              		.fpu softvfp
 280              	TIM1_CC_IRQHandler:
 281              	.LFB49:
 207:Core/Src/stm32f0xx_it.c **** 
 208:Core/Src/stm32f0xx_it.c **** /**
 209:Core/Src/stm32f0xx_it.c ****   * @brief This function handles TIM1 capture compare interrupt.
 210:Core/Src/stm32f0xx_it.c ****   */
 211:Core/Src/stm32f0xx_it.c **** void TIM1_CC_IRQHandler(void)
 212:Core/Src/stm32f0xx_it.c **** {
 282              		.loc 1 212 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286 0000 10B5     		push	{r4, lr}
 287              	.LCFI5:
 288              		.cfi_def_cfa_offset 8
 289              		.cfi_offset 4, -8
 290              		.cfi_offset 14, -4
 213:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM1_CC_IRQn 0 */
 214:Core/Src/stm32f0xx_it.c **** 
 215:Core/Src/stm32f0xx_it.c ****   /* USER CODE END TIM1_CC_IRQn 0 */
 216:Core/Src/stm32f0xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 291              		.loc 1 216 3 view .LVU29
 292 0002 0248     		ldr	r0, .L21
 293 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 294              	.LVL6:
 217:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM1_CC_IRQn 1 */
 218:Core/Src/stm32f0xx_it.c **** 
 219:Core/Src/stm32f0xx_it.c ****   /* USER CODE END TIM1_CC_IRQn 1 */
 220:Core/Src/stm32f0xx_it.c **** }
 295              		.loc 1 220 1 is_stmt 0 view .LVU30
 296              		@ sp needed
 297 0008 10BD     		pop	{r4, pc}
 298              	.L22:
 299 000a C046     		.align	2
 300              	.L21:
 301 000c 00000000 		.word	htim1
 302              		.cfi_endproc
 303              	.LFE49:
 305              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 306              		.align	1
 307              		.global	TIM2_IRQHandler
 308              		.syntax unified
 309              		.code	16
 310              		.thumb_func
 311              		.fpu softvfp
ARM GAS  /tmp/ccui6cQ0.s 			page 10


 313              	TIM2_IRQHandler:
 314              	.LFB50:
 221:Core/Src/stm32f0xx_it.c **** 
 222:Core/Src/stm32f0xx_it.c **** /**
 223:Core/Src/stm32f0xx_it.c ****   * @brief This function handles TIM2 global interrupt.
 224:Core/Src/stm32f0xx_it.c ****   */
 225:Core/Src/stm32f0xx_it.c **** void TIM2_IRQHandler(void)
 226:Core/Src/stm32f0xx_it.c **** {
 315              		.loc 1 226 1 is_stmt 1 view -0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 0
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 319 0000 10B5     		push	{r4, lr}
 320              	.LCFI6:
 321              		.cfi_def_cfa_offset 8
 322              		.cfi_offset 4, -8
 323              		.cfi_offset 14, -4
 227:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 0 */
 228:Core/Src/stm32f0xx_it.c **** 
 229:Core/Src/stm32f0xx_it.c ****   /* USER CODE END TIM2_IRQn 0 */
 230:Core/Src/stm32f0xx_it.c ****   HAL_TIM_IRQHandler(&htim2);
 324              		.loc 1 230 3 view .LVU32
 325 0002 0348     		ldr	r0, .L24
 326 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 327              	.LVL7:
 231:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 1 */
 232:Core/Src/stm32f0xx_it.c ****   temp_timer();
 328              		.loc 1 232 3 view .LVU33
 329 0008 FFF7FEFF 		bl	temp_timer
 330              	.LVL8:
 233:Core/Src/stm32f0xx_it.c ****   /* USER CODE END TIM2_IRQn 1 */
 234:Core/Src/stm32f0xx_it.c **** }
 331              		.loc 1 234 1 is_stmt 0 view .LVU34
 332              		@ sp needed
 333 000c 10BD     		pop	{r4, pc}
 334              	.L25:
 335 000e C046     		.align	2
 336              	.L24:
 337 0010 00000000 		.word	htim2
 338              		.cfi_endproc
 339              	.LFE50:
 341              		.section	.text.USB_IRQHandler,"ax",%progbits
 342              		.align	1
 343              		.global	USB_IRQHandler
 344              		.syntax unified
 345              		.code	16
 346              		.thumb_func
 347              		.fpu softvfp
 349              	USB_IRQHandler:
 350              	.LFB51:
 235:Core/Src/stm32f0xx_it.c **** 
 236:Core/Src/stm32f0xx_it.c **** /**
 237:Core/Src/stm32f0xx_it.c ****   * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
 238:Core/Src/stm32f0xx_it.c ****   */
 239:Core/Src/stm32f0xx_it.c **** void USB_IRQHandler(void)
 240:Core/Src/stm32f0xx_it.c **** {
 351              		.loc 1 240 1 is_stmt 1 view -0
ARM GAS  /tmp/ccui6cQ0.s 			page 11


 352              		.cfi_startproc
 353              		@ args = 0, pretend = 0, frame = 0
 354              		@ frame_needed = 0, uses_anonymous_args = 0
 355 0000 10B5     		push	{r4, lr}
 356              	.LCFI7:
 357              		.cfi_def_cfa_offset 8
 358              		.cfi_offset 4, -8
 359              		.cfi_offset 14, -4
 241:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN USB_IRQn 0 */
 242:Core/Src/stm32f0xx_it.c **** 
 243:Core/Src/stm32f0xx_it.c ****   /* USER CODE END USB_IRQn 0 */
 244:Core/Src/stm32f0xx_it.c ****   HAL_PCD_IRQHandler(&hpcd_USB_FS);
 360              		.loc 1 244 3 view .LVU36
 361 0002 0248     		ldr	r0, .L27
 362 0004 FFF7FEFF 		bl	HAL_PCD_IRQHandler
 363              	.LVL9:
 245:Core/Src/stm32f0xx_it.c ****   /* USER CODE BEGIN USB_IRQn 1 */
 246:Core/Src/stm32f0xx_it.c **** 
 247:Core/Src/stm32f0xx_it.c ****   /* USER CODE END USB_IRQn 1 */
 248:Core/Src/stm32f0xx_it.c **** }
 364              		.loc 1 248 1 is_stmt 0 view .LVU37
 365              		@ sp needed
 366 0008 10BD     		pop	{r4, pc}
 367              	.L28:
 368 000a C046     		.align	2
 369              	.L27:
 370 000c 00000000 		.word	hpcd_USB_FS
 371              		.cfi_endproc
 372              	.LFE51:
 374              		.text
 375              	.Letext0:
 376              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 377              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 378              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 379              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 380              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 381              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_usb.h"
 382              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_pcd.h"
 383              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 384              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
ARM GAS  /tmp/ccui6cQ0.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_it.c
     /tmp/ccui6cQ0.s:16     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccui6cQ0.s:24     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccui6cQ0.s:42     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccui6cQ0.s:49     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccui6cQ0.s:66     .text.SVC_Handler:0000000000000000 $t
     /tmp/ccui6cQ0.s:73     .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/ccui6cQ0.s:87     .text.PendSV_Handler:0000000000000000 $t
     /tmp/ccui6cQ0.s:94     .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/ccui6cQ0.s:108    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccui6cQ0.s:115    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccui6cQ0.s:136    .text.DMA1_Channel1_IRQHandler:0000000000000000 $t
     /tmp/ccui6cQ0.s:143    .text.DMA1_Channel1_IRQHandler:0000000000000000 DMA1_Channel1_IRQHandler
     /tmp/ccui6cQ0.s:164    .text.DMA1_Channel1_IRQHandler:000000000000000c $d
     /tmp/ccui6cQ0.s:169    .text.DMA1_Channel2_3_IRQHandler:0000000000000000 $t
     /tmp/ccui6cQ0.s:176    .text.DMA1_Channel2_3_IRQHandler:0000000000000000 DMA1_Channel2_3_IRQHandler
     /tmp/ccui6cQ0.s:197    .text.DMA1_Channel2_3_IRQHandler:000000000000000c $d
     /tmp/ccui6cQ0.s:202    .text.DMA1_Channel4_5_6_7_IRQHandler:0000000000000000 $t
     /tmp/ccui6cQ0.s:209    .text.DMA1_Channel4_5_6_7_IRQHandler:0000000000000000 DMA1_Channel4_5_6_7_IRQHandler
     /tmp/ccui6cQ0.s:234    .text.DMA1_Channel4_5_6_7_IRQHandler:0000000000000010 $d
     /tmp/ccui6cQ0.s:240    .text.TIM1_BRK_UP_TRG_COM_IRQHandler:0000000000000000 $t
     /tmp/ccui6cQ0.s:247    .text.TIM1_BRK_UP_TRG_COM_IRQHandler:0000000000000000 TIM1_BRK_UP_TRG_COM_IRQHandler
     /tmp/ccui6cQ0.s:268    .text.TIM1_BRK_UP_TRG_COM_IRQHandler:000000000000000c $d
     /tmp/ccui6cQ0.s:273    .text.TIM1_CC_IRQHandler:0000000000000000 $t
     /tmp/ccui6cQ0.s:280    .text.TIM1_CC_IRQHandler:0000000000000000 TIM1_CC_IRQHandler
     /tmp/ccui6cQ0.s:301    .text.TIM1_CC_IRQHandler:000000000000000c $d
     /tmp/ccui6cQ0.s:306    .text.TIM2_IRQHandler:0000000000000000 $t
     /tmp/ccui6cQ0.s:313    .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
     /tmp/ccui6cQ0.s:337    .text.TIM2_IRQHandler:0000000000000010 $d
     /tmp/ccui6cQ0.s:342    .text.USB_IRQHandler:0000000000000000 $t
     /tmp/ccui6cQ0.s:349    .text.USB_IRQHandler:0000000000000000 USB_IRQHandler
     /tmp/ccui6cQ0.s:370    .text.USB_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_DMA_IRQHandler
hdma_adc
hdma_spi1_rx
hdma_i2c1_tx
hdma_i2c1_rx
HAL_TIM_IRQHandler
htim1
temp_timer
htim2
HAL_PCD_IRQHandler
hpcd_USB_FS
