library ieee;
use ieee.std_logic_1164.all;

entity half_adder is 
	port(	A,B: in std_logic;
		S,Cout: out std_logic);
end entity half_adder;

architecture rtl of half_adder is
begin
	S <= A xor B;
	Cout <= A and B;

end architecture rtl;
