Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date             : Tue Apr 21 14:35:42 2015
| Host             : hirangren-Parallels-Virtual-Platform running 64-bit Ubuntu 14.04.2 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.777 |
| Dynamic (W)              | 1.615 |
| Device Static (W)        | 0.163 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.5  |
| Junction Temperature (C) | 45.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.024 |        3 |       --- |             --- |
| Slice Logic              |     0.015 |    12494 |       --- |             --- |
|   LUT as Logic           |     0.012 |     3927 |     53200 |            7.38 |
|   Register               |     0.001 |     6279 |    106400 |            5.90 |
|   CARRY4                 |     0.001 |      241 |     13300 |            1.81 |
|   LUT as Shift Register  |    <0.001 |      260 |     17400 |            1.49 |
|   F7/F8 Muxes            |    <0.001 |       15 |     53200 |            0.02 |
|   Others                 |     0.000 |      820 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |        8 |     17400 |            0.04 |
| Signals                  |     0.023 |     8592 |       --- |             --- |
| Block RAM                |     0.013 |      5.5 |       140 |            3.92 |
| DSPs                     |     0.011 |        9 |       220 |            4.09 |
| I/O                      |    <0.001 |       16 |       200 |            8.00 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.163 |          |           |                 |
| Total                    |     1.777 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.101 |       0.085 |      0.016 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.718 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                                                                                                     | Power (W) |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                                                                                                                                                         |     1.615 |
|   design_1_i                                                                                                                                                                                                                             |     1.615 |
|     axi_dma_0                                                                                                                                                                                                                            |     0.016 |
|       U0                                                                                                                                                                                                                                 |     0.016 |
|         GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5 |    <0.001 |
|         GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8 |    <0.001 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                                                                                                                                                                                        |     0.005 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                                                                                                                                                               |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                                                                                                                                                                             |    <0.001 |
|             I_UPDT_SG                                                                                                                                                                                                                    |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                                                                                                                                                              |     0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                                                                                                                                                                                  |     0.001 |
|               GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO                                                                                                                                                                    |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                                                                                                                                                         |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                |    <0.001 |
|                   DYNSHREG_F_I                                                                                                                                                                                                           |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                                                                                                                                                            |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                                                                                                                                                                             |    <0.001 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                                                                                                                                                          |    <0.001 |
|               I_RESET                                                                                                                                                                                                                    |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                                                                                                                                                          |    <0.001 |
|               I_ADDR_CNTL                                                                                                                                                                                                                |    <0.001 |
|               I_CMD_STATUS                                                                                                                                                                                                               |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                                       |    <0.001 |
|                 I_CMD_FIFO                                                                                                                                                                                                               |    <0.001 |
|               I_MSTR_SCC                                                                                                                                                                                                                 |    <0.001 |
|               I_RESET                                                                                                                                                                                                                    |    <0.001 |
|               I_WR_DATA_CNTL                                                                                                                                                                                                             |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                                                                                                                                                          |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                                                                                                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                               |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                            |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                                       |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                                                                                                                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                               |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                            |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                                       |    <0.001 |
|           I_SG_FETCH_MNGR                                                                                                                                                                                                                |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                                                                                                                                                                             |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                                                                                                                                                                             |    <0.001 |
|             I_FTCH_SG                                                                                                                                                                                                                    |    <0.001 |
|           I_SG_FETCH_QUEUE                                                                                                                                                                                                               |     0.002 |
|             GEN_QUEUE.FTCH_QUEUE_I                                                                                                                                                                                                       |     0.002 |
|               GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM                                                                                                                                                                                |    <0.001 |
|                 GEN_SYNC_FIFO.I_CNTRL_FIFO                                                                                                                                                                                               |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                                                      |    <0.001 |
|                     inst_fifo_gen                                                                                                                                                                                                        |    <0.001 |
|                       gconvfifo.rf                                                                                                                                                                                                       |    <0.001 |
|                         grf.rf                                                                                                                                                                                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                       |    <0.001 |
|                             gr1.rfwft                                                                                                                                                                                                    |    <0.001 |
|                             grss.rsts                                                                                                                                                                                                    |    <0.001 |
|                             rpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                       |    <0.001 |
|                             gwss.wsts                                                                                                                                                                                                    |    <0.001 |
|                             wpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                                                          |    <0.001 |
|                             gdm.dm                                                                                                                                                                                                       |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                                                                                                                                                                 |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                                                                                                                                                                 |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                                                                                                                                                             |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                                                                                                                                  |     0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                                                                                                                                                         |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                                                                                                                                                         |    <0.001 |
|         I_MM2S_DMA_MNGR                                                                                                                                                                                                                  |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                                                                                                                                                                      |    <0.001 |
|             GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                                                                                                                                                                        |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                                                                                                                                           |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                  |    <0.001 |
|                 DYNSHREG_F_I                                                                                                                                                                                                             |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                                                                                                                                                         |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                                                                                                                                                             |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                                                                                                                                                           |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                                                                                                                                                |     0.007 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                                                                                                                              |     0.004 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                                                                                                                                             |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                                                                                                                                  |     0.003 |
|               I_DATA_FIFO                                                                                                                                                                                                                |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                                              |     0.003 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                                                      |     0.003 |
|                     inst_fifo_gen                                                                                                                                                                                                        |     0.003 |
|                       gconvfifo.rf                                                                                                                                                                                                       |     0.003 |
|                         grf.rf                                                                                                                                                                                                           |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                       |    <0.001 |
|                             gr1.rfwft                                                                                                                                                                                                    |    <0.001 |
|                             grss.gdc.dc                                                                                                                                                                                                  |    <0.001 |
|                               gsym_dc.dc                                                                                                                                                                                                 |    <0.001 |
|                             grss.rsts                                                                                                                                                                                                    |    <0.001 |
|                             rpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                       |    <0.001 |
|                             gwss.wsts                                                                                                                                                                                                    |    <0.001 |
|                             wpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                                                          |     0.003 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                                     |     0.003 |
|                               inst_blk_mem_gen                                                                                                                                                                                           |     0.003 |
|                                 gnativebmg.native_blk_mem_gen                                                                                                                                                                            |     0.003 |
|                                   valid.cstr                                                                                                                                                                                             |     0.003 |
|                                     ramloop[0].ram.r                                                                                                                                                                                     |     0.003 |
|                                       prim_noinit.ram                                                                                                                                                                                    |     0.003 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                                                                                                                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|             I_ADDR_CNTL                                                                                                                                                                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                                                                                                                                                                 |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                                         |    <0.001 |
|               I_CMD_FIFO                                                                                                                                                                                                                 |    <0.001 |
|             I_MSTR_PCC                                                                                                                                                                                                                   |    <0.001 |
|             I_RD_DATA_CNTL                                                                                                                                                                                                               |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                                                                                                                                            |    <0.001 |
|             I_RESET                                                                                                                                                                                                                      |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                                                                                                                              |     0.003 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                                                                                                                                        |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                                                                                                                                          |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                                                                                                                                      |    <0.001 |
|               I_DATA_FIFO                                                                                                                                                                                                                |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                                              |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                                                      |    <0.001 |
|                     inst_fifo_gen                                                                                                                                                                                                        |    <0.001 |
|                       gconvfifo.rf                                                                                                                                                                                                       |    <0.001 |
|                         grf.rf                                                                                                                                                                                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                       |    <0.001 |
|                             gr1.rfwft                                                                                                                                                                                                    |    <0.001 |
|                             grss.rsts                                                                                                                                                                                                    |    <0.001 |
|                             rpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                       |    <0.001 |
|                             gwss.wsts                                                                                                                                                                                                    |    <0.001 |
|                             wpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                                                          |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                                     |    <0.001 |
|                               inst_blk_mem_gen                                                                                                                                                                                           |    <0.001 |
|                                 gnativebmg.native_blk_mem_gen                                                                                                                                                                            |    <0.001 |
|                                   valid.cstr                                                                                                                                                                                             |    <0.001 |
|                                     ramloop[0].ram.r                                                                                                                                                                                     |    <0.001 |
|                                       prim_noinit.ram                                                                                                                                                                                    |    <0.001 |
|               I_XD_FIFO                                                                                                                                                                                                                  |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                                          |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                                                      |    <0.001 |
|                     inst_fifo_gen                                                                                                                                                                                                        |    <0.001 |
|                       gconvfifo.rf                                                                                                                                                                                                       |    <0.001 |
|                         grf.rf                                                                                                                                                                                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                       |    <0.001 |
|                             grhf.rhf                                                                                                                                                                                                     |    <0.001 |
|                             grss.gdc.dc                                                                                                                                                                                                  |    <0.001 |
|                               gsym_dc.dc                                                                                                                                                                                                 |    <0.001 |
|                             grss.rsts                                                                                                                                                                                                    |    <0.001 |
|                             rpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                       |    <0.001 |
|                             gwss.wsts                                                                                                                                                                                                    |    <0.001 |
|                             wpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                                                          |    <0.001 |
|                             gdm.dm                                                                                                                                                                                                       |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                                                                                                                                        |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                                                                                                                                       |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                                                                                                                                         |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                                                                                                                                                         |    <0.001 |
|                 I_TSTRB_FIFO                                                                                                                                                                                                             |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                               |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                            |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                                       |    <0.001 |
|                 SLICE_INSERTION                                                                                                                                                                                                          |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                                                                                                                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|             I_ADDR_CNTL                                                                                                                                                                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                                                                                                                                                                 |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                                         |    <0.001 |
|               I_CMD_FIFO                                                                                                                                                                                                                 |    <0.001 |
|             I_RESET                                                                                                                                                                                                                      |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                                                                                                                                                         |    <0.001 |
|             I_WR_DATA_CNTL                                                                                                                                                                                                               |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                                                                                                                                            |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                                                                                                                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                                                                                                                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|         I_RST_MODULE                                                                                                                                                                                                                     |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                                                                                                                                                     |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                                                                                                                                                     |    <0.001 |
|           REG_HRD_RST                                                                                                                                                                                                                    |    <0.001 |
|           REG_HRD_RST_OUT                                                                                                                                                                                                                |    <0.001 |
|         I_S2MM_DMA_MNGR                                                                                                                                                                                                                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                                                                                                                                                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                                                                                                                                                         |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM                                                                                                                                                                          |    <0.001 |
|             GEN_SYNC_FIFO.I_UPDT_STS_FIFO                                                                                                                                                                                                |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                                                                                                                                           |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                  |    <0.001 |
|                 DYNSHREG_F_I                                                                                                                                                                                                             |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                                                                                                                                                             |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                                                                                                                                                           |    <0.001 |
|     axi_gpio_0                                                                                                                                                                                                                           |    <0.001 |
|       U0                                                                                                                                                                                                                                 |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                                                                                                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                                                                                                                             |    <0.001 |
|             I_DECODER                                                                                                                                                                                                                    |    <0.001 |
|         gpio_core_1                                                                                                                                                                                                                      |    <0.001 |
|     axi_gpio_1                                                                                                                                                                                                                           |    <0.001 |
|       U0                                                                                                                                                                                                                                 |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                                                                                                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                                                                                                                             |    <0.001 |
|             I_DECODER                                                                                                                                                                                                                    |    <0.001 |
|         gpio_core_1                                                                                                                                                                                                                      |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                                                                                                                                                    |    <0.001 |
|     axi_timer_0                                                                                                                                                                                                                          |     0.003 |
|       U0                                                                                                                                                                                                                                 |     0.003 |
|         AXI4_LITE_I                                                                                                                                                                                                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                                                                                                                             |    <0.001 |
|             I_DECODER                                                                                                                                                                                                                    |    <0.001 |
|         TC_CORE_I                                                                                                                                                                                                                        |     0.003 |
|           COUNTER_0_I                                                                                                                                                                                                                    |     0.001 |
|             COUNTER_I                                                                                                                                                                                                                    |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                                                                                                                                                                                   |     0.001 |
|             COUNTER_I                                                                                                                                                                                                                    |     0.001 |
|           READ_MUX_I                                                                                                                                                                                                                     |     0.000 |
|           TIMER_CONTROL_I                                                                                                                                                                                                                |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                                                                                                                                           |    <0.001 |
|     proc_sys_reset_0                                                                                                                                                                                                                     |    <0.001 |
|       U0                                                                                                                                                                                                                                 |    <0.001 |
|         EXT_LPF                                                                                                                                                                                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                                                                                                      |    <0.001 |
|         SEQ                                                                                                                                                                                                                              |    <0.001 |
|           SEQ_COUNTER                                                                                                                                                                                                                    |    <0.001 |
|     processing_system7_0                                                                                                                                                                                                                 |     1.530 |
|       inst                                                                                                                                                                                                                               |     1.530 |
|     processing_system7_0_axi_periph                                                                                                                                                                                                      |     0.007 |
|       s00_couplers                                                                                                                                                                                                                       |     0.005 |
|         auto_pc                                                                                                                                                                                                                          |     0.005 |
|           inst                                                                                                                                                                                                                           |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                                                                                                                                         |     0.005 |
|               RD.ar_channel_0                                                                                                                                                                                                            |    <0.001 |
|                 ar_cmd_fsm_0                                                                                                                                                                                                             |    <0.001 |
|                 cmd_translator_0                                                                                                                                                                                                         |    <0.001 |
|                   incr_cmd_0                                                                                                                                                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                                                                                                                                                             |    <0.001 |
|               RD.r_channel_0                                                                                                                                                                                                             |     0.002 |
|                 rd_data_fifo_0                                                                                                                                                                                                           |     0.001 |
|                 transaction_fifo_0                                                                                                                                                                                                       |    <0.001 |
|               SI_REG                                                                                                                                                                                                                     |     0.001 |
|                 ar_pipe                                                                                                                                                                                                                  |    <0.001 |
|                 aw_pipe                                                                                                                                                                                                                  |    <0.001 |
|                 b_pipe                                                                                                                                                                                                                   |    <0.001 |
|                 r_pipe                                                                                                                                                                                                                   |    <0.001 |
|               WR.aw_channel_0                                                                                                                                                                                                            |    <0.001 |
|                 aw_cmd_fsm_0                                                                                                                                                                                                             |    <0.001 |
|                 cmd_translator_0                                                                                                                                                                                                         |    <0.001 |
|                   incr_cmd_0                                                                                                                                                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                                                                                                                                                             |    <0.001 |
|               WR.b_channel_0                                                                                                                                                                                                             |    <0.001 |
|                 bid_fifo_0                                                                                                                                                                                                               |    <0.001 |
|                 bresp_fifo_0                                                                                                                                                                                                             |    <0.001 |
|       xbar                                                                                                                                                                                                                               |     0.001 |
|         inst                                                                                                                                                                                                                             |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                                                                                                                                       |     0.001 |
|             addr_arbiter_inst                                                                                                                                                                                                            |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                                                                                                                                 |    <0.001 |
|             reg_slice_r                                                                                                                                                                                                                  |    <0.001 |
|             splitter_ar                                                                                                                                                                                                                  |    <0.001 |
|             splitter_aw                                                                                                                                                                                                                  |    <0.001 |
|     xfft_0                                                                                                                                                                                                                               |     0.058 |
|       U0                                                                                                                                                                                                                                 |     0.058 |
|         i_synth                                                                                                                                                                                                                          |     0.058 |
|           axi_wrapper                                                                                                                                                                                                                    |     0.002 |
|             config_channel_fifo                                                                                                                                                                                                          |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                                                                                                                                                                         |    <0.001 |
|                 fifo0                                                                                                                                                                                                                    |    <0.001 |
|             data_in_channel_fifo                                                                                                                                                                                                         |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                                                                                                                                                                         |    <0.001 |
|                 fifo0                                                                                                                                                                                                                    |    <0.001 |
|             data_out_channel                                                                                                                                                                                                             |    <0.001 |
|               gen_non_real_time.fifo                                                                                                                                                                                                     |    <0.001 |
|                 fifo0                                                                                                                                                                                                                    |    <0.001 |
|           xfft_inst                                                                                                                                                                                                                      |     0.056 |
|             non_floating_point.arch_b.xfft_inst                                                                                                                                                                                          |     0.056 |
|               control                                                                                                                                                                                                                    |     0.010 |
|                 control                                                                                                                                                                                                                  |    <0.001 |
|                   loading_state                                                                                                                                                                                                          |    <0.001 |
|                   need_output_sclr.sclr_register                                                                                                                                                                                         |    <0.001 |
|                   need_we_process_sclr.delay_i_we                                                                                                                                                                                        |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                             |    <0.001 |
|                       i_bb_inst                                                                                                                                                                                                          |    <0.001 |
|                   need_we_process_sclr.sclr_register_we                                                                                                                                                                                  |    <0.001 |
|                   pe_cnt                                                                                                                                                                                                                 |    <0.001 |
|                     cnt_async                                                                                                                                                                                                            |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                     threshold                                                                                                                                                                                                            |     0.000 |
|                   processing_state                                                                                                                                                                                                       |    <0.001 |
|                   rank_0_cnt                                                                                                                                                                                                             |    <0.001 |
|                     cnt_async                                                                                                                                                                                                            |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                   rn_0_cnt                                                                                                                                                                                                               |    <0.001 |
|                     cnt_async                                                                                                                                                                                                            |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                     threshold                                                                                                                                                                                                            |    <0.001 |
|                   xn_index_counter                                                                                                                                                                                                       |    <0.001 |
|                     cnt_async                                                                                                                                                                                                            |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                     threshold                                                                                                                                                                                                            |     0.000 |
|                 delay_line2_for_rfd                                                                                                                                                                                                      |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 delay_line4_for_rfd                                                                                                                                                                                                      |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 delay_line_4_in_wr_addr                                                                                                                                                                                                  |    <0.001 |
|                 delay_line_for_bypass_d                                                                                                                                                                                                  |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 delay_line_for_bypass_d2                                                                                                                                                                                                 |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 delay_line_for_dv3                                                                                                                                                                                                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                       gen_output_regs.output_regs                                                                                                                                                                                        |    <0.001 |
|                 delay_line_for_i_sw_control                                                                                                                                                                                              |    <0.001 |
|                 delay_line_for_ld_start                                                                                                                                                                                                  |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 delay_line_for_o_sw_control                                                                                                                                                                                              |    <0.001 |
|                 delay_line_for_rd_addr_mux_control                                                                                                                                                                                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 delay_line_for_rd_en_process                                                                                                                                                                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 delay_line_for_twiddle_rank                                                                                                                                                                                              |    <0.001 |
|                 delay_line_for_twiddle_rn                                                                                                                                                                                                |    <0.001 |
|                 delay_line_for_we_process                                                                                                                                                                                                |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                       gen_output_regs.output_regs                                                                                                                                                                                        |    <0.001 |
|                 delay_twiddle_3_negate                                                                                                                                                                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 memory_control[0].delay_line_for_wr_addr                                                                                                                                                                                 |    <0.001 |
|                 memory_control[0].read_addr_mux                                                                                                                                                                                          |    <0.001 |
|                 memory_control[0].write_addr_mux                                                                                                                                                                                         |    <0.001 |
|                 memory_control[1].delay_line_for_wr_addr                                                                                                                                                                                 |    <0.001 |
|                 memory_control[1].read_addr_mux                                                                                                                                                                                          |    <0.001 |
|                 memory_control[1].write_addr_mux                                                                                                                                                                                         |    <0.001 |
|                 memory_control[2].delay_line_for_wr_addr                                                                                                                                                                                 |    <0.001 |
|                 memory_control[2].read_addr_mux                                                                                                                                                                                          |    <0.001 |
|                 memory_control[2].write_addr_mux                                                                                                                                                                                         |    <0.001 |
|                 memory_control[3].delay_line_for_wr_addr                                                                                                                                                                                 |    <0.001 |
|                 memory_control[3].read_addr_mux                                                                                                                                                                                          |    <0.001 |
|                 memory_control[3].write_addr_mux                                                                                                                                                                                         |    <0.001 |
|                 out_address_gen                                                                                                                                                                                                          |    <0.001 |
|                   p2_mux                                                                                                                                                                                                                 |    <0.001 |
|                 out_mux_control_selector_reverse.delay_line_for_io_mux_control                                                                                                                                                           |    <0.001 |
|                 processing_address_generator                                                                                                                                                                                             |     0.002 |
|                   NFFT_1024_or_2048.mux1                                                                                                                                                                                                 |    <0.001 |
|                   NFFT_1024_or_2048.rk0                                                                                                                                                                                                  |    <0.001 |
|                   last_rk_reg                                                                                                                                                                                                            |    <0.001 |
|                   m1.mux_n_128                                                                                                                                                                                                           |    <0.001 |
|                   m2.mux_n_512                                                                                                                                                                                                           |    <0.001 |
|                   mux_addr0                                                                                                                                                                                                              |    <0.001 |
|                   mux_addr1                                                                                                                                                                                                              |    <0.001 |
|                   mux_addr2                                                                                                                                                                                                              |    <0.001 |
|                   mux_addr3                                                                                                                                                                                                              |    <0.001 |
|                   shift_reg_ctrl                                                                                                                                                                                                         |    <0.001 |
|                   shift_reg_one_hot                                                                                                                                                                                                      |    <0.001 |
|                   sub                                                                                                                                                                                                                    |    <0.001 |
|                     subtracter                                                                                                                                                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                             i_q.i_simple.qreg                                                                                                                                                                                            |    <0.001 |
|                   switch                                                                                                                                                                                                                 |    <0.001 |
|                   u0                                                                                                                                                                                                                     |    <0.001 |
|                   u1                                                                                                                                                                                                                     |    <0.001 |
|                   u1_bypass                                                                                                                                                                                                              |    <0.001 |
|                   u2_bypass                                                                                                                                                                                                              |    <0.001 |
|                 twiddle_address_generator                                                                                                                                                                                                |    <0.001 |
|                   N_MAX_P4.p4                                                                                                                                                                                                            |    <0.001 |
|                     N_MAX_1024.mux1                                                                                                                                                                                                      |    <0.001 |
|                     N_MAX_1024_MUX_FOR_P2.mux                                                                                                                                                                                            |    <0.001 |
|                       four_to_one.four_to_one_mux                                                                                                                                                                                        |    <0.001 |
|                     tw3_add_addsub.tw3_add                                                                                                                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                                                                                                                                       |    <0.001 |
|                         no_pipelining.the_addsub                                                                                                                                                                                         |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                                                                                                                                           |    <0.001 |
|                 twiddle_generator1                                                                                                                                                                                                       |     0.002 |
|                   tw0.twgen0                                                                                                                                                                                                             |     0.002 |
|                 twiddle_generator2                                                                                                                                                                                                       |     0.002 |
|                   tw0.twgen0                                                                                                                                                                                                             |     0.002 |
|                 twiddle_generator3                                                                                                                                                                                                       |     0.002 |
|                   tw0.twgen0                                                                                                                                                                                                             |     0.002 |
|               single_channel.datapath                                                                                                                                                                                                    |     0.045 |
|                 delay_twiddle_3_negate                                                                                                                                                                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram                                                                                                                                               |    <0.001 |
|                     i_bb_inst                                                                                                                                                                                                            |    <0.001 |
|                 i_switch_im                                                                                                                                                                                                              |    <0.001 |
|                   o0_gen                                                                                                                                                                                                                 |    <0.001 |
|                   o1_gen                                                                                                                                                                                                                 |    <0.001 |
|                   o2_gen                                                                                                                                                                                                                 |    <0.001 |
|                   o3_gen                                                                                                                                                                                                                 |    <0.001 |
|                 i_switch_re                                                                                                                                                                                                              |    <0.001 |
|                   o0_gen                                                                                                                                                                                                                 |    <0.001 |
|                   o1_gen                                                                                                                                                                                                                 |    <0.001 |
|                   o2_gen                                                                                                                                                                                                                 |    <0.001 |
|                   o3_gen                                                                                                                                                                                                                 |    <0.001 |
|                 input_delay_im                                                                                                                                                                                                           |    <0.001 |
|                 input_delay_re                                                                                                                                                                                                           |    <0.001 |
|                 input_muxes[0].write_data_im_mux                                                                                                                                                                                         |    <0.001 |
|                 input_muxes[0].write_data_re_mux                                                                                                                                                                                         |    <0.001 |
|                 input_muxes[1].write_data_im_mux                                                                                                                                                                                         |    <0.001 |
|                 input_muxes[1].write_data_re_mux                                                                                                                                                                                         |    <0.001 |
|                 input_muxes[2].write_data_im_mux                                                                                                                                                                                         |    <0.001 |
|                 input_muxes[2].write_data_re_mux                                                                                                                                                                                         |    <0.001 |
|                 input_muxes[3].write_data_im_mux                                                                                                                                                                                         |    <0.001 |
|                 input_muxes[3].write_data_re_mux                                                                                                                                                                                         |    <0.001 |
|                 memories[0].blkmem_gen.use_bram_only.dpms                                                                                                                                                                                |     0.002 |
|                 memories[1].blkmem_gen.use_bram_only.dpms                                                                                                                                                                                |     0.002 |
|                 memories[2].blkmem_gen.use_bram_only.dpms                                                                                                                                                                                |     0.002 |
|                 memories[3].blkmem_gen.use_bram_only.dpms                                                                                                                                                                                |     0.002 |
|                 o_switch_im                                                                                                                                                                                                              |     0.001 |
|                   o0_gen                                                                                                                                                                                                                 |    <0.001 |
|                   o1_gen                                                                                                                                                                                                                 |    <0.001 |
|                   o2_gen                                                                                                                                                                                                                 |    <0.001 |
|                   o3_gen                                                                                                                                                                                                                 |    <0.001 |
|                 o_switch_re                                                                                                                                                                                                              |     0.001 |
|                   o0_gen                                                                                                                                                                                                                 |    <0.001 |
|                   o1_gen                                                                                                                                                                                                                 |    <0.001 |
|                   o2_gen                                                                                                                                                                                                                 |    <0.001 |
|                   o3_gen                                                                                                                                                                                                                 |    <0.001 |
|                 output_selector_im                                                                                                                                                                                                       |    <0.001 |
|                 output_selector_re                                                                                                                                                                                                       |    <0.001 |
|                 pe                                                                                                                                                                                                                       |     0.032 |
|                   mult_gen.Mult1                                                                                                                                                                                                         |     0.007 |
|                     i_cmpy                                                                                                                                                                                                               |     0.007 |
|                       three_mult_structure.use_dsp.i_dsp48                                                                                                                                                                               |     0.007 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                                                                                                                                                                |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                                                                                                                                                                    |     0.002 |
|                           mult                                                                                                                                                                                                           |     0.002 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                                                                                                                                                           |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                                                          |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                                                                                                                                                                    |     0.001 |
|                           mult                                                                                                                                                                                                           |     0.001 |
|                         mult3_preadder_d_minus_a.mult3                                                                                                                                                                                   |     0.002 |
|                           mult                                                                                                                                                                                                           |     0.002 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                                                          |    <0.001 |
|                         optionally_negate_inputs                                                                                                                                                                                         |    <0.001 |
|                   mult_gen.Mult2                                                                                                                                                                                                         |     0.006 |
|                     i_cmpy                                                                                                                                                                                                               |     0.006 |
|                       three_mult_structure.use_dsp.i_dsp48                                                                                                                                                                               |     0.006 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                                                                                                                                                                |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                                                                                                                                                                    |     0.002 |
|                           mult                                                                                                                                                                                                           |     0.002 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                                                                                                                                                           |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                                                          |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                                                                                                                                                                    |     0.001 |
|                           mult                                                                                                                                                                                                           |     0.001 |
|                         mult3_preadder_d_minus_a.mult3                                                                                                                                                                                   |     0.002 |
|                           mult                                                                                                                                                                                                           |     0.002 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                                                          |    <0.001 |
|                         optionally_negate_inputs                                                                                                                                                                                         |    <0.001 |
|                   mult_gen.Mult3                                                                                                                                                                                                         |     0.007 |
|                     i_cmpy                                                                                                                                                                                                               |     0.007 |
|                       three_mult_structure.use_dsp.i_dsp48                                                                                                                                                                               |     0.007 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                                                                                                                                                                |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                                                                                                                                                                    |     0.002 |
|                           mult                                                                                                                                                                                                           |     0.002 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                                                                                                                                                           |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                                                          |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                                                                                                                                                                    |     0.001 |
|                           mult                                                                                                                                                                                                           |     0.001 |
|                         mult3_preadder_d_minus_a.mult3                                                                                                                                                                                   |     0.002 |
|                           mult                                                                                                                                                                                                           |     0.002 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                                                                                                                          |    <0.001 |
|                         optionally_negate_inputs                                                                                                                                                                                         |     0.001 |
|                   mult_gen.logic_dragonfly.dragonfly_inst                                                                                                                                                                                |     0.008 |
|                     BF_0                                                                                                                                                                                                                 |     0.002 |
|                       add_i                                                                                                                                                                                                              |    <0.001 |
|                         adder                                                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                                                        |    <0.001 |
|                       add_r                                                                                                                                                                                                              |    <0.001 |
|                         adder                                                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                                                        |    <0.001 |
|                       sub_i                                                                                                                                                                                                              |    <0.001 |
|                         sub                                                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                                                        |    <0.001 |
|                       sub_r                                                                                                                                                                                                              |    <0.001 |
|                         sub                                                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                                                        |    <0.001 |
|                     BF_1                                                                                                                                                                                                                 |     0.002 |
|                       add_i                                                                                                                                                                                                              |    <0.001 |
|                         adder                                                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                                                        |    <0.001 |
|                       add_r                                                                                                                                                                                                              |    <0.001 |
|                         adder                                                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                                                        |    <0.001 |
|                       sub_i                                                                                                                                                                                                              |    <0.001 |
|                         sub                                                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                                                        |    <0.001 |
|                       sub_r                                                                                                                                                                                                              |    <0.001 |
|                         sub                                                                                                                                                                                                              |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                                                        |    <0.001 |
|                     BF_2                                                                                                                                                                                                                 |     0.002 |
|                       logic_butterfly.add_i                                                                                                                                                                                              |    <0.001 |
|                         adder                                                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                                                        |    <0.001 |
|                       logic_butterfly.add_r                                                                                                                                                                                              |    <0.001 |
|                         adder                                                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                                                        |    <0.001 |
|                       logic_butterfly.sub_i                                                                                                                                                                                              |    <0.001 |
|                         subtracter                                                                                                                                                                                                       |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                                                        |    <0.001 |
|                       logic_butterfly.sub_r                                                                                                                                                                                              |    <0.001 |
|                         subtracter                                                                                                                                                                                                       |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                                                        |    <0.001 |
|                     BF_3                                                                                                                                                                                                                 |     0.002 |
|                       logic_butterfly.add_i                                                                                                                                                                                              |    <0.001 |
|                         adder                                                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                                                        |    <0.001 |
|                       logic_butterfly.add_r                                                                                                                                                                                              |    <0.001 |
|                         adder                                                                                                                                                                                                            |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                                                        |    <0.001 |
|                       logic_butterfly.sub_i                                                                                                                                                                                              |    <0.001 |
|                         subtracter                                                                                                                                                                                                       |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                                                        |    <0.001 |
|                       logic_butterfly.sub_r                                                                                                                                                                                              |    <0.001 |
|                         subtracter                                                                                                                                                                                                       |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                                                                                                                                                   |    <0.001 |
|                             no_pipelining.the_addsub                                                                                                                                                                                     |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                                                                                                                                                       |    <0.001 |
|                                 i_q.i_simple.qreg                                                                                                                                                                                        |    <0.001 |
|                   mult_gen.pipeline_balancer_im                                                                                                                                                                                          |    <0.001 |
|                   mult_gen.pipeline_balancer_re                                                                                                                                                                                          |    <0.001 |
|                   scaler_gen.scaler_0i                                                                                                                                                                                                   |    <0.001 |
|                     scale_mux                                                                                                                                                                                                            |    <0.001 |
|                   scaler_gen.scaler_0r                                                                                                                                                                                                   |    <0.001 |
|                     scale_mux                                                                                                                                                                                                            |    <0.001 |
|                   scaler_gen.scaler_1i                                                                                                                                                                                                   |    <0.001 |
|                     scale_mux                                                                                                                                                                                                            |    <0.001 |
|                   scaler_gen.scaler_1r                                                                                                                                                                                                   |    <0.001 |
|                     scale_mux                                                                                                                                                                                                            |    <0.001 |
|                   scaler_gen.scaler_2i                                                                                                                                                                                                   |    <0.001 |
|                     scale_mux                                                                                                                                                                                                            |    <0.001 |
|                   scaler_gen.scaler_2r                                                                                                                                                                                                   |    <0.001 |
|                     scale_mux                                                                                                                                                                                                            |    <0.001 |
|                   scaler_gen.scaler_3i                                                                                                                                                                                                   |    <0.001 |
|                     scale_mux                                                                                                                                                                                                            |    <0.001 |
|                   scaler_gen.scaler_3r                                                                                                                                                                                                   |    <0.001 |
|                     scale_mux                                                                                                                                                                                                            |    <0.001 |
|                 sch_schedule_from_port.sch_scale_mux                                                                                                                                                                                     |    <0.001 |
|     xlconcat_0                                                                                                                                                                                                                           |     0.000 |
|     xlconstant_0                                                                                                                                                                                                                         |     0.000 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


