
---------- Begin Simulation Statistics ----------
final_tick                                 4731822500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91053                       # Simulator instruction rate (inst/s)
host_mem_usage                                 889544                       # Number of bytes of host memory used
host_op_rate                                   113595                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   109.83                       # Real time elapsed on the host
host_tick_rate                               43084470                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      12475748                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004732                       # Number of seconds simulated
sim_ticks                                  4731822500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.654330                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  741203                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               743774                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3399                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1286129                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             163895                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          164912                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1017                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1981762                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  284436                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          373                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2004903                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1929586                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2621                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1967618                       # Number of branches committed
system.cpu.commit.bw_lim_events                760941                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           92788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           45405                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10054802                       # Number of instructions committed
system.cpu.commit.committedOps               12530549                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8397976                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.492092                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.486066                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4596720     54.74%     54.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1620136     19.29%     74.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       610793      7.27%     81.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       332542      3.96%     85.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       117640      1.40%     86.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       159026      1.89%     88.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        63263      0.75%     89.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       136915      1.63%     90.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       760941      9.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8397976                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               282682                       # Number of function calls committed.
system.cpu.commit.int_insts                  11829875                       # Number of committed integer instructions.
system.cpu.commit.loads                       2457360                       # Number of loads committed
system.cpu.commit.membars                       92725                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          199      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7602165     60.67%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           46394      0.37%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              1      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              1      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             2      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             473      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             999      0.01%     61.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             796      0.01%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            576      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2457360     19.61%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2421580     19.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          12530549                       # Class of committed instruction
system.cpu.commit.refs                        4878940                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     26238                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      12475748                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.946365                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.946365                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2927602                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   792                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               740916                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12592553                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3343101                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1962186                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2910                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2239                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                169564                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1981762                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1640554                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4395000                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2341                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10122952                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    7376                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.209408                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4006675                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1189534                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.069667                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            8405363                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.500153                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.702629                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6021180     71.63%     71.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   153999      1.83%     73.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   252885      3.01%     76.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   292701      3.48%     79.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   232020      2.76%     82.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   229557      2.73%     85.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   307284      3.66%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   174007      2.07%     91.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   741730      8.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8405363                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       822878                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      4194770                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      6479001                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        92842                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      55883810                       # number of prefetches that crossed the page
system.cpu.idleCycles                         1058283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3035                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1972410                       # Number of branches executed
system.cpu.iew.exec_nop                         54925                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.334701                       # Inst execution rate
system.cpu.iew.exec_refs                      5011572                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2424387                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6331                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2465078                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              92848                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               616                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2427197                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12576633                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2587185                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4989                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12631135                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     37                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 32642                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2910                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 32680                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            72                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           166826                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       124446                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         7714                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5614                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            213                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2488                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            547                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9773702                       # num instructions consuming a value
system.cpu.iew.wb_count                      12502347                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.560132                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5474567                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.321092                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12505001                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15705687                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9180391                       # number of integer regfile writes
system.cpu.ipc                               1.056675                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.056675                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               212      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7572803     59.93%     59.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                46406      0.37%     60.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     60.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   1      0.00%     60.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     60.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     60.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  508      0.00%     60.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1101      0.01%     60.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  846      0.01%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 609      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     60.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2588423     20.48%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2425202     19.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12636124                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      206848                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016370                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    6881      3.33%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     38      0.02%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     21      0.01%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 106355     51.42%     54.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 93553     45.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12815724                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           33830529                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12475615                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12539164                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12428860                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12636124                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               92848                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           45949                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               375                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             59                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        28958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8405363                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.503341                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.101378                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4307831     51.25%     51.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1287713     15.32%     66.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              648653      7.72%     74.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              619078      7.37%     81.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              612715      7.29%     88.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              390608      4.65%     93.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              205665      2.45%     96.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              108819      1.29%     97.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              224281      2.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8405363                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.335228                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  27036                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              54305                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        26732                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             28694                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            212279                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           149383                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2465078                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2427197                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9619843                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 370905                       # number of misc regfile writes
system.cpu.numCycles                          9463646                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                       1                       # number of predicate regfile reads
system.cpu.rename.BlockCycles                    7800                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11280741                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    103                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3392097                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    63                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17894327                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12585638                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            11335733                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2082663                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   7074                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2910                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                194302                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    54973                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         15609716                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2725591                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts             140230                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    712183                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          92847                       # count of temporary serializing insts renamed
system.cpu.rename.vec_pred_rename_lookups            1                       # Number of vector predicate rename lookups
system.cpu.rename.vec_rename_lookups            18660                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     20211286                       # The number of ROB reads
system.cpu.rob.rob_writes                    25159377                       # The number of ROB writes
system.cpu.timesIdled                           47111                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    17604                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   14496                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    62                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5414                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       191067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       383284                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1863                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1730                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1730                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1863                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1821                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       229952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  229952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5414                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5414    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5414                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6425000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19099750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4731822500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            188590                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3660                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       186468                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             937                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1806                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1806                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        186596                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1994                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1821                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1821                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       559659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        15843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                575502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     23876032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       477440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24353472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           192219                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000250                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015800                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 192171     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     48      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             192219                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          403054731                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6648925                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         279894499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4731822500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                93566                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1365                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        91871                       # number of demand (read+write) hits
system.l2.demand_hits::total                   186802                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               93566                       # number of overall hits
system.l2.overall_hits::.cpu.data                1365                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        91871                       # number of overall hits
system.l2.overall_hits::total                  186802                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1158                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2435                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3593                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1158                       # number of overall misses
system.l2.overall_misses::.cpu.data              2435                       # number of overall misses
system.l2.overall_misses::total                  3593                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     90817500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    197261000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        288078500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     90817500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    197261000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       288078500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            94724                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3800                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        91871                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               190395                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           94724                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3800                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        91871                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              190395                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.012225                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.640789                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.018871                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.012225                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.640789                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.018871                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78426.165803                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81010.677618                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80177.706652                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78426.165803                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81010.677618                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80177.706652                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3593                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3593                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     79237500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    172911000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    252148500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     79237500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    172911000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    252148500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.012225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.640789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.018871                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.012225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.640789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.018871                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68426.165803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71010.677618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70177.706652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68426.165803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71010.677618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70177.706652                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3660                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3660                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       186420                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           186420                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       186420                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       186420                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                76                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    76                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1730                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    139942500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     139942500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80891.618497                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80891.618497                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    122642500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    122642500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70891.618497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70891.618497                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          93566                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        91871                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             185437                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1158                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1158                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     90817500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     90817500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        94724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        91871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         186595                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.012225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006206                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78426.165803                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78426.165803                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1158                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1158                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     79237500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79237500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.012225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006206                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68426.165803                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68426.165803                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1289                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1289                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          705                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             705                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     57318500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     57318500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.353561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.353561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81302.836879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81302.836879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          705                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          705                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     50268500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     50268500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.353561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.353561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71302.836879                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71302.836879                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data         1821                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1821                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1821                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1821                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1821                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1821                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     43099500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     43099500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 23668.039539                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 23668.039539                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4731822500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4252.043388                       # Cycle average of tags in use
system.l2.tags.total_refs                      381414                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5414                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     70.449575                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1532.384406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1143.667332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1575.991650                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.012024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.032441                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5064                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.041306                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3071294                       # Number of tag accesses
system.l2.tags.data_accesses                  3071294                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4731822500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          74112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         155840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             229952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        74112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         74112                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3593                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          15662464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          32934456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              48596920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     15662464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15662464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         15662464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         32934456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             48596920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000621500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8297                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3593                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3593                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     36833000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17965000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               104201750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10251.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29001.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2591                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3593                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.594406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.533878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   193.620906                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          131     13.09%     13.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          603     60.24%     73.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          144     14.39%     87.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           45      4.50%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      1.60%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      1.70%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.00%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.70%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           28      2.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1001                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 229952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  229952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        48.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     48.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4730310500                       # Total gap between requests
system.mem_ctrls.avgGap                    1316535.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        74112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       155840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 15662464.092852173373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 32934456.015626113862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     31574000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     72627750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27265.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29826.59                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    72.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3976980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2113815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            13644540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     373086480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1239157770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        773518560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2405498145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.366099                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2000321500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    157820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2573681000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3177300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1684980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            12009480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     373086480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        799076730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1144113120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2333148090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        493.075996                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2967559250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    157820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1606443250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4731822500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1543782                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1543782                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1543782                       # number of overall hits
system.cpu.icache.overall_hits::total         1543782                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        96772                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          96772                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        96772                       # number of overall misses
system.cpu.icache.overall_misses::total         96772                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1877650500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1877650500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1877650500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1877650500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1640554                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1640554                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1640554                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1640554                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.058987                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.058987                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.058987                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.058987                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 19402.828297                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19402.828297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 19402.828297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19402.828297                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             80287                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       186468                       # number of writebacks
system.cpu.icache.writebacks::total            186468                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2047                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2047                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2047                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2047                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        94725                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        94725                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        94725                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        91871                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       186596                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1745923500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1745923500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1745923500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   1421408165                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3167331665                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.057740                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.057740                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.057740                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.113740                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 18431.496437                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18431.496437                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 18431.496437                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 15471.782880                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16974.274181                       # average overall mshr miss latency
system.cpu.icache.replacements                 186468                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1543782                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1543782                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        96772                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         96772                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1877650500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1877650500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1640554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1640554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.058987                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.058987                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 19402.828297                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19402.828297                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2047                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2047                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        94725                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        94725                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1745923500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1745923500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.057740                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.057740                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18431.496437                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18431.496437                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        91871                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        91871                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   1421408165                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   1421408165                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 15471.782880                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 15471.782880                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4731822500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4731822500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.860586                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1730378                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            186596                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.273393                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    36.762657                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    91.097929                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.287208                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.711703                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.718750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3467704                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3467704                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4731822500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4731822500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4731822500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4731822500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4731822500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4477919                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4477919                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4526757                       # number of overall hits
system.cpu.dcache.overall_hits::total         4526757                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7621                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7621                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8177                       # number of overall misses
system.cpu.dcache.overall_misses::total          8177                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    410486428                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    410486428                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    410486428                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    410486428                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4485540                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4485540                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4534934                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4534934                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001699                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001699                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001803                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001803                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53862.541399                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53862.541399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50200.125718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50200.125718                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          858                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                56                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.321429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3660                       # number of writebacks
system.cpu.dcache.writebacks::total              3660                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2479                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2479                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2479                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2479                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5142                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5142                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5623                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5623                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    274440428                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    274440428                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    289018928                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    289018928                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001146                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001146                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001240                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001240                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53372.311941                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53372.311941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51399.418104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51399.418104                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4597                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2154094                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2154094                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2575                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2575                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    106147000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    106147000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2156669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2156669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001194                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001194                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41222.135922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41222.135922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1062                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1062                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     59977000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     59977000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39641.110377                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39641.110377                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2323825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2323825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    233101500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    233101500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2327065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2327065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71944.907407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71944.907407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1417                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1417                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1823                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1823                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    145031500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    145031500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79556.500274                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79556.500274                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        48838                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         48838                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          556                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          556                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        49394                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        49394                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011256                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011256                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          481                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          481                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     14578500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     14578500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.009738                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009738                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 30308.731809                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 30308.731809                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     71237928                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     71237928                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 39445.142857                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 39445.142857                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     69431928                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     69431928                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 38445.142857                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 38445.142857                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        92751                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        92751                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        14500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        14500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        92752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        92752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        14500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        14500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        92725                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        92725                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        92725                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        92725                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4731822500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.010671                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4717856                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5621                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            839.326810                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.010671                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          669                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9446443                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9446443                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4731822500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4731822500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
