-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_D_drain_IO_L1_out_boundary_wrapper_1_x1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n : IN STD_LOGIC;
    fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_write : OUT STD_LOGIC;
    fifo_D_drain_PE_3_1_x1148_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifo_D_drain_PE_3_1_x1148_empty_n : IN STD_LOGIC;
    fifo_D_drain_PE_3_1_x1148_read : OUT STD_LOGIC );
end;


architecture behav of top_D_drain_IO_L1_out_boundary_wrapper_1_x1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv58_0 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal icmp_ln890_919_reg_512 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal fifo_D_drain_PE_3_1_x1148_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln890_917_reg_447 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_167 : STD_LOGIC_VECTOR (7 downto 0);
    signal c7_V_reg_178 : STD_LOGIC_VECTOR (3 downto 0);
    signal c8_V_reg_189 : STD_LOGIC_VECTOR (4 downto 0);
    signal c5_V_reg_252 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln890_fu_263_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln890_reg_433 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln890_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln890_93_fu_275_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln890_917_fu_281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln890_917_reg_447_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln890_61_fu_307_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln890_61_reg_451 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln890_fu_323_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln890_reg_456 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_D_V_addr_reg_460 : STD_LOGIC_VECTOR (4 downto 0);
    signal local_D_V_addr_reg_460_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln691_972_fu_340_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_split_V_0_fu_346_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln691_971_fu_393_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln691_971_reg_507 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state7_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln890_919_fu_399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal local_D_V_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal local_D_V_load_1_reg_526 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_state8_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state7 : STD_LOGIC;
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal local_D_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal local_D_V_ce0 : STD_LOGIC;
    signal local_D_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal local_D_V_ce1 : STD_LOGIC;
    signal local_D_V_we1 : STD_LOGIC;
    signal local_D_V_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal local_D_V_q1 : STD_LOGIC_VECTOR (127 downto 0);
    signal indvar_flatten7_reg_156 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_phi_mux_c7_V_phi_fu_182_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter0_v1_V_reg_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_v1_V_reg_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_v1_V_reg_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_v2_V_1846_reg_213 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_v2_V_1846_reg_213 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_v2_V_1846_reg_213 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_v2_V_1845_reg_226 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_v2_V_1845_reg_226 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_v2_V_1845_reg_226 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_v2_V_reg_239 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_v2_V_reg_239 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_v2_V_reg_239 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_c5_V_phi_fu_256_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln25399_fu_335_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln25425_fu_413_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_115_fu_424_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage1_01001 : BOOLEAN;
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal icmp_ln890_918_fu_293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_fu_287_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln890_fu_299_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_538_fu_315_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_327_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_405_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln25425_fu_418_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_condition_309 : BOOLEAN;
    signal ap_condition_314 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (127 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;



begin
    local_D_V_U : component top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V
    generic map (
        DataWidth => 128,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_D_V_address0,
        ce0 => local_D_V_ce0,
        q0 => local_D_V_q0,
        address1 => local_D_V_address1,
        ce1 => local_D_V_ce1,
        we1 => local_D_V_we1,
        d1 => local_D_V_d1,
        q1 => local_D_V_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_269_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_269_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_269_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state7))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_v1_V_reg_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln890_reg_456 = ap_const_lv2_0)) or ((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln890_reg_456 = ap_const_lv2_1)) or ((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln890_reg_456 = ap_const_lv2_2)))) then 
                ap_phi_reg_pp0_iter2_v1_V_reg_200 <= local_D_V_q0(127 downto 96);
            elsif (((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln890_reg_456 = ap_const_lv2_3))) then 
                ap_phi_reg_pp0_iter2_v1_V_reg_200 <= fifo_D_drain_PE_3_1_x1148_dout;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_v1_V_reg_200 <= ap_phi_reg_pp0_iter1_v1_V_reg_200;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_v2_V_1845_reg_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln890_reg_456 = ap_const_lv2_1))) then 
                ap_phi_reg_pp0_iter2_v2_V_1845_reg_226 <= fifo_D_drain_PE_3_1_x1148_dout;
            elsif ((((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln890_reg_456 = ap_const_lv2_0)) or ((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln890_reg_456 = ap_const_lv2_2)) or ((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln890_reg_456 = ap_const_lv2_3)))) then 
                ap_phi_reg_pp0_iter2_v2_V_1845_reg_226 <= local_D_V_q0(63 downto 32);
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_v2_V_1845_reg_226 <= ap_phi_reg_pp0_iter1_v2_V_1845_reg_226;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_v2_V_1846_reg_213_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln890_reg_456 = ap_const_lv2_2))) then 
                ap_phi_reg_pp0_iter2_v2_V_1846_reg_213 <= fifo_D_drain_PE_3_1_x1148_dout;
            elsif ((((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln890_reg_456 = ap_const_lv2_0)) or ((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln890_reg_456 = ap_const_lv2_1)) or ((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln890_reg_456 = ap_const_lv2_3)))) then 
                ap_phi_reg_pp0_iter2_v2_V_1846_reg_213 <= local_D_V_q0(95 downto 64);
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_v2_V_1846_reg_213 <= ap_phi_reg_pp0_iter1_v2_V_1846_reg_213;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_v2_V_reg_239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln890_reg_456 = ap_const_lv2_0))) then 
                ap_phi_reg_pp0_iter2_v2_V_reg_239 <= fifo_D_drain_PE_3_1_x1148_dout;
            elsif ((((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln890_reg_456 = ap_const_lv2_1)) or ((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln890_reg_456 = ap_const_lv2_2)) or ((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln890_reg_456 = ap_const_lv2_3)))) then 
                ap_phi_reg_pp0_iter2_v2_V_reg_239 <= data_split_V_0_fu_346_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter2_v2_V_reg_239 <= ap_phi_reg_pp0_iter1_v2_V_reg_239;
            end if; 
        end if;
    end process;

    c5_V_reg_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                c5_V_reg_252 <= ap_const_lv5_0;
            elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln890_919_reg_512 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                c5_V_reg_252 <= add_ln691_971_reg_507;
            end if; 
        end if;
    end process;

    c7_V_reg_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                c7_V_reg_178 <= select_ln890_61_reg_451;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_269_p2 = ap_const_lv1_0))) then 
                c7_V_reg_178 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    c8_V_reg_189_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln890_917_fu_281_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                c8_V_reg_189 <= add_ln691_972_fu_340_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_269_p2 = ap_const_lv1_0))) then 
                c8_V_reg_189 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten7_reg_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                indvar_flatten7_reg_156 <= add_ln890_reg_433;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten7_reg_156 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_167_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln890_917_fu_281_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                indvar_flatten_reg_167 <= add_ln890_93_fu_275_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_269_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_167 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                add_ln691_971_reg_507 <= add_ln691_971_fu_393_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln890_reg_433 <= add_ln890_fu_263_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter1_v1_V_reg_200 <= ap_phi_reg_pp0_iter0_v1_V_reg_200;
                ap_phi_reg_pp0_iter1_v2_V_1845_reg_226 <= ap_phi_reg_pp0_iter0_v2_V_1845_reg_226;
                ap_phi_reg_pp0_iter1_v2_V_1846_reg_213 <= ap_phi_reg_pp0_iter0_v2_V_1846_reg_213;
                ap_phi_reg_pp0_iter1_v2_V_reg_239 <= ap_phi_reg_pp0_iter0_v2_V_reg_239;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln890_917_reg_447 <= icmp_ln890_917_fu_281_p2;
                icmp_ln890_917_reg_447_pp0_iter1_reg <= icmp_ln890_917_reg_447;
                local_D_V_addr_reg_460_pp0_iter1_reg <= local_D_V_addr_reg_460;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln890_919_reg_512 <= icmp_ln890_919_fu_399_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln890_917_fu_281_p2 = ap_const_lv1_0))) then
                local_D_V_addr_reg_460 <= zext_ln25399_fu_335_p1(5 - 1 downto 0);
                trunc_ln890_reg_456 <= trunc_ln890_fu_323_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_919_reg_512 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                local_D_V_load_1_reg_526 <= local_D_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln890_917_fu_281_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                select_ln890_61_reg_451 <= select_ln890_61_fu_307_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp1_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_state2, icmp_ln890_fu_269_p2, ap_enable_reg_pp0_iter0, icmp_ln890_917_fu_281_p2, icmp_ln890_919_fu_399_p2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_subdone, ap_block_pp1_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_269_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln890_917_fu_281_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln890_917_fu_281_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln890_919_fu_399_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln890_919_fu_399_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln691_971_fu_393_p2 <= std_logic_vector(unsigned(ap_phi_mux_c5_V_phi_fu_256_p4) + unsigned(ap_const_lv5_1));
    add_ln691_972_fu_340_p2 <= std_logic_vector(unsigned(select_ln890_fu_299_p3) + unsigned(ap_const_lv5_1));
    add_ln691_fu_287_p2 <= std_logic_vector(unsigned(ap_phi_mux_c7_V_phi_fu_182_p4) + unsigned(ap_const_lv4_1));
    add_ln890_93_fu_275_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_167) + unsigned(ap_const_lv8_1));
    add_ln890_fu_263_p2 <= std_logic_vector(unsigned(indvar_flatten7_reg_156) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(5);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(6);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(fifo_D_drain_PE_3_1_x1148_empty_n, ap_enable_reg_pp0_iter1, icmp_ln890_917_reg_447)
    begin
                ap_block_pp0_stage0_11001 <= ((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (fifo_D_drain_PE_3_1_x1148_empty_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(fifo_D_drain_PE_3_1_x1148_empty_n, ap_enable_reg_pp0_iter1, icmp_ln890_917_reg_447)
    begin
                ap_block_pp0_stage0_subdone <= ((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (fifo_D_drain_PE_3_1_x1148_empty_n = ap_const_logic_0));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n, icmp_ln890_919_reg_512, ap_enable_reg_pp1_iter1)
    begin
                ap_block_pp1_stage0_01001 <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln890_919_reg_512 = ap_const_lv1_0) and (fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n = ap_const_logic_0));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n, icmp_ln890_919_reg_512, ap_enable_reg_pp1_iter1)
    begin
                ap_block_pp1_stage0_11001 <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln890_919_reg_512 = ap_const_lv1_0) and (fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n = ap_const_logic_0));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n, icmp_ln890_919_reg_512, ap_enable_reg_pp1_iter1)
    begin
                ap_block_pp1_stage0_subdone <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln890_919_reg_512 = ap_const_lv1_0) and (fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n = ap_const_logic_0));
    end process;

        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage1_01001_assign_proc : process(fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n, ap_enable_reg_pp1_iter0, icmp_ln890_919_reg_512)
    begin
                ap_block_pp1_stage1_01001 <= ((icmp_ln890_919_reg_512 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n = ap_const_logic_0));
    end process;


    ap_block_pp1_stage1_11001_assign_proc : process(fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n, ap_enable_reg_pp1_iter0, icmp_ln890_919_reg_512)
    begin
                ap_block_pp1_stage1_11001 <= ((icmp_ln890_919_reg_512 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n = ap_const_logic_0));
    end process;


    ap_block_pp1_stage1_subdone_assign_proc : process(fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n, ap_enable_reg_pp1_iter0, icmp_ln890_919_reg_512)
    begin
                ap_block_pp1_stage1_subdone <= ((icmp_ln890_919_reg_512 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n = ap_const_logic_0));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(fifo_D_drain_PE_3_1_x1148_empty_n, icmp_ln890_917_reg_447)
    begin
                ap_block_state4_pp0_stage0_iter1 <= ((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (fifo_D_drain_PE_3_1_x1148_empty_n = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp1_stage1_iter0_assign_proc : process(fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n, icmp_ln890_919_reg_512)
    begin
                ap_block_state8_pp1_stage1_iter0 <= ((icmp_ln890_919_reg_512 = ap_const_lv1_0) and (fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n = ap_const_logic_0));
    end process;


    ap_block_state9_pp1_stage0_iter1_assign_proc : process(fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n, icmp_ln890_919_reg_512)
    begin
                ap_block_state9_pp1_stage0_iter1 <= ((icmp_ln890_919_reg_512 = ap_const_lv1_0) and (fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n = ap_const_logic_0));
    end process;


    ap_condition_309_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1_01001)
    begin
                ap_condition_309 <= ((ap_const_boolean_0 = ap_block_pp1_stage1_01001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1));
    end process;


    ap_condition_314_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_01001)
    begin
                ap_condition_314 <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(icmp_ln890_917_fu_281_p2)
    begin
        if ((icmp_ln890_917_fu_281_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state7_assign_proc : process(icmp_ln890_919_fu_399_p2)
    begin
        if ((icmp_ln890_919_fu_399_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state7 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln890_fu_269_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_269_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_c5_V_phi_fu_256_p4_assign_proc : process(icmp_ln890_919_reg_512, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, c5_V_reg_252, add_ln691_971_reg_507)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln890_919_reg_512 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_c5_V_phi_fu_256_p4 <= add_ln691_971_reg_507;
        else 
            ap_phi_mux_c5_V_phi_fu_256_p4 <= c5_V_reg_252;
        end if; 
    end process;


    ap_phi_mux_c7_V_phi_fu_182_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln890_917_reg_447, c7_V_reg_178, select_ln890_61_reg_451)
    begin
        if (((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_c7_V_phi_fu_182_p4 <= select_ln890_61_reg_451;
        else 
            ap_phi_mux_c7_V_phi_fu_182_p4 <= c7_V_reg_178;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_v1_V_reg_200 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_v2_V_1845_reg_226 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_v2_V_1846_reg_213 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_v2_V_reg_239 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln890_fu_269_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_269_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    data_split_V_0_fu_346_p1 <= local_D_V_q0(32 - 1 downto 0);

    fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_blk_n_assign_proc : process(fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, icmp_ln890_919_reg_512, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln890_919_reg_512 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln890_919_reg_512 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_blk_n <= fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n;
        else 
            fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_din_assign_proc : process(icmp_ln890_919_reg_512, local_D_V_load_1_reg_526, local_D_V_q1, ap_condition_309, ap_condition_314)
    begin
        if ((icmp_ln890_919_reg_512 = ap_const_lv1_0)) then
            if ((ap_const_boolean_1 = ap_condition_314)) then 
                fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_din <= local_D_V_load_1_reg_526;
            elsif ((ap_const_boolean_1 = ap_condition_309)) then 
                fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_din <= local_D_V_q1;
            else 
                fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_write_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln890_919_reg_512, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001)
    begin
        if ((((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln890_919_reg_512 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln890_919_reg_512 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_write <= ap_const_logic_1;
        else 
            fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_D_drain_PE_3_1_x1148_blk_n_assign_proc : process(fifo_D_drain_PE_3_1_x1148_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln890_917_reg_447)
    begin
        if (((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_D_drain_PE_3_1_x1148_blk_n <= fifo_D_drain_PE_3_1_x1148_empty_n;
        else 
            fifo_D_drain_PE_3_1_x1148_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_D_drain_PE_3_1_x1148_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln890_917_reg_447, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln890_917_reg_447 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_D_drain_PE_3_1_x1148_read <= ap_const_logic_1;
        else 
            fifo_D_drain_PE_3_1_x1148_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln890_917_fu_281_p2 <= "1" when (indvar_flatten_reg_167 = ap_const_lv8_80) else "0";
    icmp_ln890_918_fu_293_p2 <= "1" when (c8_V_reg_189 = ap_const_lv5_10) else "0";
    icmp_ln890_919_fu_399_p2 <= "1" when (ap_phi_mux_c5_V_phi_fu_256_p4 = ap_const_lv5_10) else "0";
    icmp_ln890_fu_269_p2 <= "1" when (indvar_flatten7_reg_156 = ap_const_lv5_18) else "0";

    local_D_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln25399_fu_335_p1, tmp_115_fu_424_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            local_D_V_address0 <= tmp_115_fu_424_p3(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            local_D_V_address0 <= zext_ln25399_fu_335_p1(5 - 1 downto 0);
        else 
            local_D_V_address0 <= "XXXXX";
        end if; 
    end process;


    local_D_V_address1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_block_pp0_stage0, local_D_V_addr_reg_460_pp0_iter1_reg, ap_enable_reg_pp0_iter2, zext_ln25425_fu_413_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            local_D_V_address1 <= zext_ln25425_fu_413_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            local_D_V_address1 <= local_D_V_addr_reg_460_pp0_iter1_reg;
        else 
            local_D_V_address1 <= "XXXXX";
        end if; 
    end process;


    local_D_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            local_D_V_ce0 <= ap_const_logic_1;
        else 
            local_D_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_D_V_ce1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            local_D_V_ce1 <= ap_const_logic_1;
        else 
            local_D_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    local_D_V_d1 <= (((ap_phi_reg_pp0_iter2_v1_V_reg_200 & ap_phi_reg_pp0_iter2_v2_V_1846_reg_213) & ap_phi_reg_pp0_iter2_v2_V_1845_reg_226) & ap_phi_reg_pp0_iter2_v2_V_reg_239);

    local_D_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln890_917_reg_447_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln890_917_reg_447_pp0_iter1_reg = ap_const_lv1_0))) then 
            local_D_V_we1 <= ap_const_logic_1;
        else 
            local_D_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln25425_fu_418_p2 <= (tmp_s_fu_405_p3 or ap_const_lv6_1);
    select_ln890_61_fu_307_p3 <= 
        add_ln691_fu_287_p2 when (icmp_ln890_918_fu_293_p2(0) = '1') else 
        ap_phi_mux_c7_V_phi_fu_182_p4;
    select_ln890_fu_299_p3 <= 
        ap_const_lv5_0 when (icmp_ln890_918_fu_293_p2(0) = '1') else 
        c8_V_reg_189;
    tmp_115_fu_424_p3 <= (ap_const_lv58_0 & or_ln25425_fu_418_p2);
    tmp_538_fu_315_p3 <= select_ln890_61_fu_307_p3(2 downto 2);
    tmp_fu_327_p3 <= (select_ln890_fu_299_p3 & tmp_538_fu_315_p3);
    tmp_s_fu_405_p3 <= (ap_phi_mux_c5_V_phi_fu_256_p4 & ap_const_lv1_0);
    trunc_ln890_fu_323_p1 <= select_ln890_61_fu_307_p3(2 - 1 downto 0);
    zext_ln25399_fu_335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_327_p3),64));
    zext_ln25425_fu_413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_405_p3),64));
end behav;
