; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; Test to check for in-memory floating point reduction last value calculation
; does not crash on scalar operand.
; RUN: opt -hir-ssa-deconstruction -hir-framework -hir-vplan-vec -print-after=hir-vplan-vec -disable-output < %s 2>&1 | FileCheck %s --check-prefix=HIR
; RUN: opt -passes="hir-ssa-deconstruction,hir-vplan-vec,print<hir>" -disable-output < %s 2>&1 | FileCheck %s --check-prefix=HIR

; RUN: opt -vplan-vec -print-after=vplan-vec -disable-output < %s 2>&1 | FileCheck %s
; RUN: opt -passes="vplan-vec" -print-after=vplan-vec -disable-output < %s 2>&1 | FileCheck %s

target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: mustprogress nounwind uwtable
define dso_local noundef float @_Z3fooi(i32 noundef %n) local_unnamed_addr {
; HIR-LABEL: BEGIN REGION
; HIR:                [[PRIV_MEM_BC0:%.*]] = &((float*)([[PRIV_MEM0:%.*]])[0])
; HIR-NEXT:           [[RED_INIT0:%.*]] = -0.000000e+00
; HIR-NEXT:           (<4 x float>*)([[PRIV_MEM0]])[0] = [[RED_INIT0]]
; HIR:                + DO i1 = 0, 99, 4   <DO_LOOP> <simd-vectorized> <novectorize>
; HIR-NEXT:           |   @_Z6updateRf(&((float*)([[PRIV_MEM0]])[0]))
; HIR-NEXT:           |   [[EXTRACT_1_0:%.*]] = extractelement &((<4 x float*>)([[PRIV_MEM_BC0]])[<i32 0, i32 1, i32 2, i32 3>]),  1
; HIR-NEXT:           |   @_Z6updateRf([[EXTRACT_1_0]])
; HIR-NEXT:           |   [[EXTRACT_2_0:%.*]] = extractelement &((<4 x float*>)([[PRIV_MEM_BC0]])[<i32 0, i32 1, i32 2, i32 3>]),  2
; HIR-NEXT:           |   @_Z6updateRf([[EXTRACT_2_0]])
; HIR-NEXT:           |   [[EXTRACT_3_0:%.*]] = extractelement &((<4 x float*>)([[PRIV_MEM_BC0]])[<i32 0, i32 1, i32 2, i32 3>]),  3
; HIR-NEXT:           |   @_Z6updateRf([[EXTRACT_3_0]])
; HIR-NEXT:           + END LOOP
; HIR:                [[DOTVEC0:%.*]] = (<4 x float>*)([[PRIV_MEM0]])[0]
; HIR-NEXT:           [[DOTUNIFLOAD0:%.*]] = ([[S_RED0:%.*]])[0]
; HIR-NEXT:           [[VEC_REDUCE0:%.*]] = @llvm.vector.reduce.fadd.v4f32([[DOTUNIFLOAD0]],  [[DOTVEC0]])
; HIR-NEXT:           ([[S_RED0]])[0] = [[VEC_REDUCE0]]
; HIR:       END REGION
;
; CHECK:  define dso_local noundef float @_Z3fooi(i32 noundef [[N0:%.*]]) local_unnamed_addr {
; CHECK-NEXT:  entry:
; CHECK:         [[S_RED0:%.*]] = alloca float, align 4
; CHECK:         [[S_RED_VEC0:%.*]] = alloca <4 x float>, align 16
; CHECK:       vector.body:
; CHECK-NEXT:    [[UNI_PHI0:%.*]] = phi i32 [ 0, [[VPLANNEDBB20:%.*]] ], [ [[TMP4:%.*]], [[VECTOR_BODY0:%.*]] ]
; CHECK-NEXT:    [[VEC_PHI0:%.*]] = phi <4 x i32> [ <i32 0, i32 1, i32 2, i32 3>, [[VPLANNEDBB20]] ], [ [[TMP3:%.*]], [[VECTOR_BODY0]] ]
; CHECK-NEXT:    call void @_Z6updateRf(float* noundef nonnull align 4 dereferenceable(4) [[S_RED_VEC_BASE_ADDR_EXTRACT_0_0:%.*]])
; CHECK-NEXT:    call void @_Z6updateRf(float* noundef nonnull align 4 dereferenceable(4) [[S_RED_VEC_BASE_ADDR_EXTRACT_1_0:%.*]])
; CHECK-NEXT:    call void @_Z6updateRf(float* noundef nonnull align 4 dereferenceable(4) [[S_RED_VEC_BASE_ADDR_EXTRACT_2_0:%.*]])
; CHECK-NEXT:    call void @_Z6updateRf(float* noundef nonnull align 4 dereferenceable(4) [[S_RED_VEC_BASE_ADDR_EXTRACT_3_0:%.*]])
; CHECK-NEXT:    [[TMP3]] = add nuw nsw <4 x i32> [[VEC_PHI0]], <i32 4, i32 4, i32 4, i32 4>
; CHECK-NEXT:    [[TMP4]] = add nuw nsw i32 [[UNI_PHI0]], 4
; CHECK-NEXT:    [[TMP5:%.*]] = icmp uge i32 [[TMP4]], 100
; CHECK-NEXT:    br i1 [[TMP5]], label [[VPLANNEDBB40:%.*]], label [[VECTOR_BODY0]], !llvm.loop !0
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB3:
; CHECK-NEXT:    [[WIDE_LOAD0:%.*]] = load <4 x float>, <4 x float>* [[S_RED_VEC0]], align 1
; CHECK-NEXT:    [[TMP6:%.*]] = load float, float* [[S_RED0]], align 1
; CHECK:         [[TMP10:%.*]] = call float @llvm.vector.reduce.fadd.v4f32(float [[TMP6]], <4 x float> [[WIDE_LOAD0]])
; CHECK-NEXT:    store float [[TMP10]], float* [[S_RED0]], align 1
;
entry:
  %s.red = alloca float, align 4
  store float 0.000000e+00, float* %s.red, align 4
  br label %DIR.OMP.SIMD.124

DIR.OMP.SIMD.124:
  %0 = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"(), "QUAL.OMP.SIMDLEN"(i32 4),"QUAL.OMP.REDUCTION.ADD"(float* %s.red), "QUAL.OMP.NORMALIZED.IV"(i8* null), "QUAL.OMP.NORMALIZED.UB"(i8* null) ]
  br label %omp.inner.for.body

omp.inner.for.body:
  %.omp.iv.local.016 = phi i32 [ 0, %DIR.OMP.SIMD.124 ], [ %add5, %omp.inner.for.body ]
  call void @_Z6updateRf(float* noundef nonnull align 4 dereferenceable(4) %s.red)
  %add5 = add nuw nsw i32 %.omp.iv.local.016, 1
  %exitcond.not = icmp eq i32 %add5, 100
  br i1 %exitcond.not, label %DIR.OMP.END.SIMD.2, label %omp.inner.for.body

DIR.OMP.END.SIMD.2:
  call void @llvm.directive.region.exit(token %0) [ "DIR.OMP.END.SIMD"() ]
  br label %DIR.OMP.END.SIMD.3

DIR.OMP.END.SIMD.3:
  %s.1 = load float, float* %s.red, align 4
  ret float %s.1
}

; Function Attrs: nounwind
declare token @llvm.directive.region.entry()

; Function Attrs: nounwind
declare void @llvm.directive.region.exit(token)

declare dso_local void @_Z6updateRf(float* noundef nonnull align 4 dereferenceable(4)) local_unnamed_addr #0

attributes #0 = { nounwind }

