# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_5.ip_user_files/bd/Datapath/ip/Datapath_xlslice_0_0/sim/Datapath_xlslice_0_0.v" \
"../../../../lab_5.ip_user_files/bd/Datapath/ip/Datapath_xlslice_0_1/sim/Datapath_xlslice_0_1.v" \
"../../../../lab_5.ip_user_files/bd/Datapath/ip/Datapath_xlslice_0_2/sim/Datapath_xlslice_0_2.v" \
"../../../../lab_5.ip_user_files/bd/Datapath/ip/Datapath_xlslice_0_3/sim/Datapath_xlslice_0_3.v" \
"../../../../lab_5.ip_user_files/bd/Datapath/ip/Datapath_xlslice_3_0/sim/Datapath_xlslice_3_0.v" \
"../../../../lab_5.ip_user_files/bd/Datapath/ip/Datapath_xlslice_4_0/sim/Datapath_xlslice_4_0.v" \
"../../../../lab_5.ip_user_files/bd/Datapath/ip/Datapath_util_vector_logic_0_0/sim/Datapath_util_vector_logic_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
