
cli_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007620  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  080077c0  080077c0  000087c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007bd4  08007bd4  00009080  2**0
                  CONTENTS
  4 .ARM          00000008  08007bd4  08007bd4  00008bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007bdc  08007bdc  00009080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007bdc  08007bdc  00008bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007be0  08007be0  00008be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08007be4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d08  20000080  08007c64  00009080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d88  08007c64  00009d88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ad45  00000000  00000000  000090b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004166  00000000  00000000  00023df5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016c0  00000000  00000000  00027f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000117f  00000000  00000000  00029620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a624  00000000  00000000  0002a79f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aea0  00000000  00000000  00044dc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ba9b  00000000  00000000  0005fc63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fb6fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006674  00000000  00000000  000fb744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00101db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080077a8 	.word	0x080077a8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	080077a8 	.word	0x080077a8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <FreeRTOS_CLIRegisterCommand>:
/*-----------------------------------------------------------*/

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    BaseType_t FreeRTOS_CLIRegisterCommand( const CLI_Command_Definition_t * const pxCommandToRegister )
    {
 8000580:	b580      	push	{r7, lr}
 8000582:	b086      	sub	sp, #24
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdFAIL;
 8000588:	2300      	movs	r3, #0
 800058a:	617b      	str	r3, [r7, #20]
        CLI_Definition_List_Item_t * pxNewListItem;

        /* Check the parameter is not NULL. */
        configASSERT( pxCommandToRegister != NULL );
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	2b00      	cmp	r3, #0
 8000590:	d10b      	bne.n	80005aa <FreeRTOS_CLIRegisterCommand+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000596:	f383 8811 	msr	BASEPRI, r3
 800059a:	f3bf 8f6f 	isb	sy
 800059e:	f3bf 8f4f 	dsb	sy
 80005a2:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80005a4:	bf00      	nop
 80005a6:	bf00      	nop
 80005a8:	e7fd      	b.n	80005a6 <FreeRTOS_CLIRegisterCommand+0x26>

        /* Create a new list item that will reference the command being registered. */
        pxNewListItem = ( CLI_Definition_List_Item_t * ) pvPortMalloc( sizeof( CLI_Definition_List_Item_t ) );
 80005aa:	2008      	movs	r0, #8
 80005ac:	f005 fe56 	bl	800625c <pvPortMalloc>
 80005b0:	6138      	str	r0, [r7, #16]
        configASSERT( pxNewListItem != NULL );
 80005b2:	693b      	ldr	r3, [r7, #16]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d10b      	bne.n	80005d0 <FreeRTOS_CLIRegisterCommand+0x50>
	__asm volatile
 80005b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005bc:	f383 8811 	msr	BASEPRI, r3
 80005c0:	f3bf 8f6f 	isb	sy
 80005c4:	f3bf 8f4f 	dsb	sy
 80005c8:	60bb      	str	r3, [r7, #8]
}
 80005ca:	bf00      	nop
 80005cc:	bf00      	nop
 80005ce:	e7fd      	b.n	80005cc <FreeRTOS_CLIRegisterCommand+0x4c>

        if( pxNewListItem != NULL )
 80005d0:	693b      	ldr	r3, [r7, #16]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d005      	beq.n	80005e2 <FreeRTOS_CLIRegisterCommand+0x62>
        {
            prvRegisterCommand( pxCommandToRegister, pxNewListItem );
 80005d6:	6939      	ldr	r1, [r7, #16]
 80005d8:	6878      	ldr	r0, [r7, #4]
 80005da:	f000 f8e7 	bl	80007ac <prvRegisterCommand>
            xReturn = pdPASS;
 80005de:	2301      	movs	r3, #1
 80005e0:	617b      	str	r3, [r7, #20]
        }

        return xReturn;
 80005e2:	697b      	ldr	r3, [r7, #20]
    }
 80005e4:	4618      	mov	r0, r3
 80005e6:	3718      	adds	r7, #24
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}

080005ec <FreeRTOS_CLIProcessCommand>:
/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIProcessCommand( const char * const pcCommandInput,
                                       char * pcWriteBuffer,
                                       size_t xWriteBufferLen )
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b088      	sub	sp, #32
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
    static const CLI_Definition_List_Item_t * pxCommand = NULL;
    BaseType_t xReturn = pdTRUE;
 80005f8:	2301      	movs	r3, #1
 80005fa:	61fb      	str	r3, [r7, #28]
    size_t xCommandStringLength;

    /* Note:  This function is not re-entrant.  It must not be called from more
     * thank one task. */

    if( pxCommand == NULL )
 80005fc:	4b3a      	ldr	r3, [pc, #232]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d141      	bne.n	8000688 <FreeRTOS_CLIProcessCommand+0x9c>
    {
        /* Search for the command string in the list of registered commands. */
        for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 8000604:	4b38      	ldr	r3, [pc, #224]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000606:	4a39      	ldr	r2, [pc, #228]	@ (80006ec <FreeRTOS_CLIProcessCommand+0x100>)
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	e037      	b.n	800067c <FreeRTOS_CLIProcessCommand+0x90>
        {
            pcRegisteredCommandString = pxCommand->pxCommandLineDefinition->pcCommand;
 800060c:	4b36      	ldr	r3, [pc, #216]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	61bb      	str	r3, [r7, #24]
            xCommandStringLength = strlen( pcRegisteredCommandString );
 8000616:	69b8      	ldr	r0, [r7, #24]
 8000618:	f7ff fde2 	bl	80001e0 <strlen>
 800061c:	6178      	str	r0, [r7, #20]

            /* To ensure the string lengths match exactly, so as not to pick up
             * a sub-string of a longer command, check the byte after the expected
             * end of the string is either the end of the string or a space before
             * a parameter. */
            if( strncmp( pcCommandInput, pcRegisteredCommandString, xCommandStringLength ) == 0 )
 800061e:	697a      	ldr	r2, [r7, #20]
 8000620:	69b9      	ldr	r1, [r7, #24]
 8000622:	68f8      	ldr	r0, [r7, #12]
 8000624:	f006 fb7d 	bl	8006d22 <strncmp>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d121      	bne.n	8000672 <FreeRTOS_CLIProcessCommand+0x86>
            {
                if( ( pcCommandInput[ xCommandStringLength ] == ' ' ) || ( pcCommandInput[ xCommandStringLength ] == 0x00 ) )
 800062e:	68fa      	ldr	r2, [r7, #12]
 8000630:	697b      	ldr	r3, [r7, #20]
 8000632:	4413      	add	r3, r2
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	2b20      	cmp	r3, #32
 8000638:	d005      	beq.n	8000646 <FreeRTOS_CLIProcessCommand+0x5a>
 800063a:	68fa      	ldr	r2, [r7, #12]
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	4413      	add	r3, r2
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d115      	bne.n	8000672 <FreeRTOS_CLIProcessCommand+0x86>
                {
                    /* The command has been found.  Check it has the expected
                     * number of parameters.  If cExpectedNumberOfParameters is -1,
                     * then there could be a variable number of parameters and no
                     * check is made. */
                    if( pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters >= 0 )
 8000646:	4b28      	ldr	r3, [pc, #160]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8000650:	2b00      	cmp	r3, #0
 8000652:	db18      	blt.n	8000686 <FreeRTOS_CLIProcessCommand+0x9a>
                    {
                        if( prvGetNumberOfParameters( pcCommandInput ) != pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters )
 8000654:	68f8      	ldr	r0, [r7, #12]
 8000656:	f000 f911 	bl	800087c <prvGetNumberOfParameters>
 800065a:	4603      	mov	r3, r0
 800065c:	461a      	mov	r2, r3
 800065e:	4b22      	ldr	r3, [pc, #136]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8000668:	429a      	cmp	r2, r3
 800066a:	d00c      	beq.n	8000686 <FreeRTOS_CLIProcessCommand+0x9a>
                        {
                            xReturn = pdFALSE;
 800066c:	2300      	movs	r3, #0
 800066e:	61fb      	str	r3, [r7, #28]
                        }
                    }

                    break;
 8000670:	e009      	b.n	8000686 <FreeRTOS_CLIProcessCommand+0x9a>
        for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 8000672:	4b1d      	ldr	r3, [pc, #116]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	685b      	ldr	r3, [r3, #4]
 8000678:	4a1b      	ldr	r2, [pc, #108]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 800067a:	6013      	str	r3, [r2, #0]
 800067c:	4b1a      	ldr	r3, [pc, #104]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d1c3      	bne.n	800060c <FreeRTOS_CLIProcessCommand+0x20>
 8000684:	e000      	b.n	8000688 <FreeRTOS_CLIProcessCommand+0x9c>
                    break;
 8000686:	bf00      	nop
                }
            }
        }
    }

    if( ( pxCommand != NULL ) && ( xReturn == pdFALSE ) )
 8000688:	4b17      	ldr	r3, [pc, #92]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d00b      	beq.n	80006a8 <FreeRTOS_CLIProcessCommand+0xbc>
 8000690:	69fb      	ldr	r3, [r7, #28]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d108      	bne.n	80006a8 <FreeRTOS_CLIProcessCommand+0xbc>
    {
        /* The command was found, but the number of parameters with the command
         * was incorrect. */
        strncpy( pcWriteBuffer, "Incorrect command parameter(s).  Enter \"help\" to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	4915      	ldr	r1, [pc, #84]	@ (80006f0 <FreeRTOS_CLIProcessCommand+0x104>)
 800069a:	68b8      	ldr	r0, [r7, #8]
 800069c:	f006 fb53 	bl	8006d46 <strncpy>
        pxCommand = NULL;
 80006a0:	4b11      	ldr	r3, [pc, #68]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
 80006a6:	e01a      	b.n	80006de <FreeRTOS_CLIProcessCommand+0xf2>
    }
    else if( pxCommand != NULL )
 80006a8:	4b0f      	ldr	r3, [pc, #60]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d00f      	beq.n	80006d0 <FreeRTOS_CLIProcessCommand+0xe4>
    {
        /* Call the callback function that is registered to this command. */
        xReturn = pxCommand->pxCommandLineDefinition->pxCommandInterpreter( pcWriteBuffer, xWriteBufferLen, pcCommandInput );
 80006b0:	4b0d      	ldr	r3, [pc, #52]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	689b      	ldr	r3, [r3, #8]
 80006b8:	68fa      	ldr	r2, [r7, #12]
 80006ba:	6879      	ldr	r1, [r7, #4]
 80006bc:	68b8      	ldr	r0, [r7, #8]
 80006be:	4798      	blx	r3
 80006c0:	61f8      	str	r0, [r7, #28]

        /* If xReturn is pdFALSE, then no further strings will be returned
         * after this one, and	pxCommand can be reset to NULL ready to search
         * for the next entered command. */
        if( xReturn == pdFALSE )
 80006c2:	69fb      	ldr	r3, [r7, #28]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d10a      	bne.n	80006de <FreeRTOS_CLIProcessCommand+0xf2>
        {
            pxCommand = NULL;
 80006c8:	4b07      	ldr	r3, [pc, #28]	@ (80006e8 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	601a      	str	r2, [r3, #0]
 80006ce:	e006      	b.n	80006de <FreeRTOS_CLIProcessCommand+0xf2>
        }
    }
    else
    {
        /* pxCommand was NULL, the command was not found. */
        strncpy( pcWriteBuffer, "Command not recognised.  Enter 'help' to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	4908      	ldr	r1, [pc, #32]	@ (80006f4 <FreeRTOS_CLIProcessCommand+0x108>)
 80006d4:	68b8      	ldr	r0, [r7, #8]
 80006d6:	f006 fb36 	bl	8006d46 <strncpy>
        xReturn = pdFALSE;
 80006da:	2300      	movs	r3, #0
 80006dc:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 80006de:	69fb      	ldr	r3, [r7, #28]
}
 80006e0:	4618      	mov	r0, r3
 80006e2:	3720      	adds	r7, #32
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	2000009c 	.word	0x2000009c
 80006ec:	20000000 	.word	0x20000000
 80006f0:	080077f8 	.word	0x080077f8
 80006f4:	08007850 	.word	0x08007850

080006f8 <FreeRTOS_CLIGetParameter>:
/*-----------------------------------------------------------*/

const char * FreeRTOS_CLIGetParameter( const char * pcCommandString,
                                       UBaseType_t uxWantedParameter,
                                       BaseType_t * pxParameterStringLength )
{
 80006f8:	b480      	push	{r7}
 80006fa:	b087      	sub	sp, #28
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	60f8      	str	r0, [r7, #12]
 8000700:	60b9      	str	r1, [r7, #8]
 8000702:	607a      	str	r2, [r7, #4]
    UBaseType_t uxParametersFound = 0;
 8000704:	2300      	movs	r3, #0
 8000706:	617b      	str	r3, [r7, #20]
    const char * pcReturn = NULL;
 8000708:	2300      	movs	r3, #0
 800070a:	613b      	str	r3, [r7, #16]

    *pxParameterStringLength = 0;
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]

    while( uxParametersFound < uxWantedParameter )
 8000712:	e03b      	b.n	800078c <FreeRTOS_CLIGetParameter+0x94>
    {
        /* Index the character pointer past the current word.  If this is the start
         * of the command string then the first word is the command itself. */
        while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
        {
            pcCommandString++;
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	3301      	adds	r3, #1
 8000718:	60fb      	str	r3, [r7, #12]
        while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <FreeRTOS_CLIGetParameter+0x3a>
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	2b20      	cmp	r3, #32
 8000728:	d1f4      	bne.n	8000714 <FreeRTOS_CLIGetParameter+0x1c>
        }

        /* Find the start of the next string. */
        while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) == ' ' ) )
 800072a:	e002      	b.n	8000732 <FreeRTOS_CLIGetParameter+0x3a>
        {
            pcCommandString++;
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	3301      	adds	r3, #1
 8000730:	60fb      	str	r3, [r7, #12]
        while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) == ' ' ) )
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d003      	beq.n	8000742 <FreeRTOS_CLIGetParameter+0x4a>
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2b20      	cmp	r3, #32
 8000740:	d0f4      	beq.n	800072c <FreeRTOS_CLIGetParameter+0x34>
        }

        /* Was a string found? */
        if( *pcCommandString != 0x00 )
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d025      	beq.n	8000796 <FreeRTOS_CLIGetParameter+0x9e>
        {
            /* Is this the start of the required parameter? */
            uxParametersFound++;
 800074a:	697b      	ldr	r3, [r7, #20]
 800074c:	3301      	adds	r3, #1
 800074e:	617b      	str	r3, [r7, #20]

            if( uxParametersFound == uxWantedParameter )
 8000750:	697a      	ldr	r2, [r7, #20]
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	429a      	cmp	r2, r3
 8000756:	d119      	bne.n	800078c <FreeRTOS_CLIGetParameter+0x94>
            {
                /* How long is the parameter? */
                pcReturn = pcCommandString;
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	613b      	str	r3, [r7, #16]

                while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 800075c:	e007      	b.n	800076e <FreeRTOS_CLIGetParameter+0x76>
                {
                    ( *pxParameterStringLength )++;
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	1c5a      	adds	r2, r3, #1
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	601a      	str	r2, [r3, #0]
                    pcCommandString++;
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	3301      	adds	r3, #1
 800076c:	60fb      	str	r3, [r7, #12]
                while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d003      	beq.n	800077e <FreeRTOS_CLIGetParameter+0x86>
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	2b20      	cmp	r3, #32
 800077c:	d1ef      	bne.n	800075e <FreeRTOS_CLIGetParameter+0x66>
                }

                if( *pxParameterStringLength == 0 )
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	2b00      	cmp	r3, #0
 8000784:	d109      	bne.n	800079a <FreeRTOS_CLIGetParameter+0xa2>
                {
                    pcReturn = NULL;
 8000786:	2300      	movs	r3, #0
 8000788:	613b      	str	r3, [r7, #16]
                }

                break;
 800078a:	e006      	b.n	800079a <FreeRTOS_CLIGetParameter+0xa2>
    while( uxParametersFound < uxWantedParameter )
 800078c:	697a      	ldr	r2, [r7, #20]
 800078e:	68bb      	ldr	r3, [r7, #8]
 8000790:	429a      	cmp	r2, r3
 8000792:	d3c2      	bcc.n	800071a <FreeRTOS_CLIGetParameter+0x22>
 8000794:	e002      	b.n	800079c <FreeRTOS_CLIGetParameter+0xa4>
            }
        }
        else
        {
            break;
 8000796:	bf00      	nop
 8000798:	e000      	b.n	800079c <FreeRTOS_CLIGetParameter+0xa4>
                break;
 800079a:	bf00      	nop
        }
    }

    return pcReturn;
 800079c:	693b      	ldr	r3, [r7, #16]
}
 800079e:	4618      	mov	r0, r3
 80007a0:	371c      	adds	r7, #28
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
	...

080007ac <prvRegisterCommand>:
/*-----------------------------------------------------------*/

static void prvRegisterCommand( const CLI_Command_Definition_t * const pxCommandToRegister,
                                CLI_Definition_List_Item_t * pxCliDefinitionListItemBuffer )
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	6039      	str	r1, [r7, #0]
    static CLI_Definition_List_Item_t * pxLastCommandInList = &xRegisteredCommands;

    /* Check the parameters are not NULL. */
    configASSERT( pxCommandToRegister != NULL );
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d10b      	bne.n	80007d4 <prvRegisterCommand+0x28>
	__asm volatile
 80007bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80007c0:	f383 8811 	msr	BASEPRI, r3
 80007c4:	f3bf 8f6f 	isb	sy
 80007c8:	f3bf 8f4f 	dsb	sy
 80007cc:	60fb      	str	r3, [r7, #12]
}
 80007ce:	bf00      	nop
 80007d0:	bf00      	nop
 80007d2:	e7fd      	b.n	80007d0 <prvRegisterCommand+0x24>
    configASSERT( pxCliDefinitionListItemBuffer != NULL );
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d10b      	bne.n	80007f2 <prvRegisterCommand+0x46>
	__asm volatile
 80007da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80007de:	f383 8811 	msr	BASEPRI, r3
 80007e2:	f3bf 8f6f 	isb	sy
 80007e6:	f3bf 8f4f 	dsb	sy
 80007ea:	60bb      	str	r3, [r7, #8]
}
 80007ec:	bf00      	nop
 80007ee:	bf00      	nop
 80007f0:	e7fd      	b.n	80007ee <prvRegisterCommand+0x42>

    taskENTER_CRITICAL();
 80007f2:	f005 fc11 	bl	8006018 <vPortEnterCritical>
    {
        /* Reference the command being registered from the newly created
         * list item. */
        pxCliDefinitionListItemBuffer->pxCommandLineDefinition = pxCommandToRegister;
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	687a      	ldr	r2, [r7, #4]
 80007fa:	601a      	str	r2, [r3, #0]

        /* The new list item will get added to the end of the list, so
         * pxNext has nowhere to point. */
        pxCliDefinitionListItemBuffer->pxNext = NULL;
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	2200      	movs	r2, #0
 8000800:	605a      	str	r2, [r3, #4]

        /* Add the newly created list item to the end of the already existing
         * list. */
        pxLastCommandInList->pxNext = pxCliDefinitionListItemBuffer;
 8000802:	4b06      	ldr	r3, [pc, #24]	@ (800081c <prvRegisterCommand+0x70>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	683a      	ldr	r2, [r7, #0]
 8000808:	605a      	str	r2, [r3, #4]

        /* Set the end of list marker to the new list item. */
        pxLastCommandInList = pxCliDefinitionListItemBuffer;
 800080a:	4a04      	ldr	r2, [pc, #16]	@ (800081c <prvRegisterCommand+0x70>)
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	6013      	str	r3, [r2, #0]
    }
    taskEXIT_CRITICAL();
 8000810:	f005 fc34 	bl	800607c <vPortExitCritical>
}
 8000814:	bf00      	nop
 8000816:	3710      	adds	r7, #16
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	20000008 	.word	0x20000008

08000820 <prvHelpCommand>:
/*-----------------------------------------------------------*/

static BaseType_t prvHelpCommand( char * pcWriteBuffer,
                                  size_t xWriteBufferLen,
                                  const char * pcCommandString )
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b086      	sub	sp, #24
 8000824:	af00      	add	r7, sp, #0
 8000826:	60f8      	str	r0, [r7, #12]
 8000828:	60b9      	str	r1, [r7, #8]
 800082a:	607a      	str	r2, [r7, #4]
    static const CLI_Definition_List_Item_t * pxCommand = NULL;
    BaseType_t xReturn;

    ( void ) pcCommandString;

    if( pxCommand == NULL )
 800082c:	4b11      	ldr	r3, [pc, #68]	@ (8000874 <prvHelpCommand+0x54>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d102      	bne.n	800083a <prvHelpCommand+0x1a>
    {
        /* Reset the pxCommand pointer back to the start of the list. */
        pxCommand = &xRegisteredCommands;
 8000834:	4b0f      	ldr	r3, [pc, #60]	@ (8000874 <prvHelpCommand+0x54>)
 8000836:	4a10      	ldr	r2, [pc, #64]	@ (8000878 <prvHelpCommand+0x58>)
 8000838:	601a      	str	r2, [r3, #0]
    }

    /* Return the next command help string, before moving the pointer on to
     * the next command in the list. */
    strncpy( pcWriteBuffer, pxCommand->pxCommandLineDefinition->pcHelpString, xWriteBufferLen );
 800083a:	4b0e      	ldr	r3, [pc, #56]	@ (8000874 <prvHelpCommand+0x54>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	685b      	ldr	r3, [r3, #4]
 8000842:	68ba      	ldr	r2, [r7, #8]
 8000844:	4619      	mov	r1, r3
 8000846:	68f8      	ldr	r0, [r7, #12]
 8000848:	f006 fa7d 	bl	8006d46 <strncpy>
    pxCommand = pxCommand->pxNext;
 800084c:	4b09      	ldr	r3, [pc, #36]	@ (8000874 <prvHelpCommand+0x54>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	4a08      	ldr	r2, [pc, #32]	@ (8000874 <prvHelpCommand+0x54>)
 8000854:	6013      	str	r3, [r2, #0]

    if( pxCommand == NULL )
 8000856:	4b07      	ldr	r3, [pc, #28]	@ (8000874 <prvHelpCommand+0x54>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d102      	bne.n	8000864 <prvHelpCommand+0x44>
    {
        /* There are no more commands in the list, so there will be no more
         *  strings to return after this one and pdFALSE should be returned. */
        xReturn = pdFALSE;
 800085e:	2300      	movs	r3, #0
 8000860:	617b      	str	r3, [r7, #20]
 8000862:	e001      	b.n	8000868 <prvHelpCommand+0x48>
    }
    else
    {
        xReturn = pdTRUE;
 8000864:	2301      	movs	r3, #1
 8000866:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8000868:	697b      	ldr	r3, [r7, #20]
}
 800086a:	4618      	mov	r0, r3
 800086c:	3718      	adds	r7, #24
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	200000a0 	.word	0x200000a0
 8000878:	20000000 	.word	0x20000000

0800087c <prvGetNumberOfParameters>:
/*-----------------------------------------------------------*/

static int8_t prvGetNumberOfParameters( const char * pcCommandString )
{
 800087c:	b480      	push	{r7}
 800087e:	b085      	sub	sp, #20
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
    int8_t cParameters = 0;
 8000884:	2300      	movs	r3, #0
 8000886:	73fb      	strb	r3, [r7, #15]
    BaseType_t xLastCharacterWasSpace = pdFALSE;
 8000888:	2300      	movs	r3, #0
 800088a:	60bb      	str	r3, [r7, #8]

    /* Count the number of space delimited words in pcCommandString. */
    while( *pcCommandString != 0x00 )
 800088c:	e014      	b.n	80008b8 <prvGetNumberOfParameters+0x3c>
    {
        if( ( *pcCommandString ) == ' ' )
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2b20      	cmp	r3, #32
 8000894:	d10b      	bne.n	80008ae <prvGetNumberOfParameters+0x32>
        {
            if( xLastCharacterWasSpace != pdTRUE )
 8000896:	68bb      	ldr	r3, [r7, #8]
 8000898:	2b01      	cmp	r3, #1
 800089a:	d00a      	beq.n	80008b2 <prvGetNumberOfParameters+0x36>
            {
                cParameters++;
 800089c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	3301      	adds	r3, #1
 80008a4:	b2db      	uxtb	r3, r3
 80008a6:	73fb      	strb	r3, [r7, #15]
                xLastCharacterWasSpace = pdTRUE;
 80008a8:	2301      	movs	r3, #1
 80008aa:	60bb      	str	r3, [r7, #8]
 80008ac:	e001      	b.n	80008b2 <prvGetNumberOfParameters+0x36>
            }
        }
        else
        {
            xLastCharacterWasSpace = pdFALSE;
 80008ae:	2300      	movs	r3, #0
 80008b0:	60bb      	str	r3, [r7, #8]
        }

        pcCommandString++;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	3301      	adds	r3, #1
 80008b6:	607b      	str	r3, [r7, #4]
    while( *pcCommandString != 0x00 )
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d1e6      	bne.n	800088e <prvGetNumberOfParameters+0x12>
    }

    /* If the command string ended with spaces, then there will have been too
     * many parameters counted. */
    if( xLastCharacterWasSpace == pdTRUE )
 80008c0:	68bb      	ldr	r3, [r7, #8]
 80008c2:	2b01      	cmp	r3, #1
 80008c4:	d105      	bne.n	80008d2 <prvGetNumberOfParameters+0x56>
    {
        cParameters--;
 80008c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008ca:	b2db      	uxtb	r3, r3
 80008cc:	3b01      	subs	r3, #1
 80008ce:	b2db      	uxtb	r3, r3
 80008d0:	73fb      	strb	r3, [r7, #15]
    }

    /* The value returned is one less than the number of space delimited words,
     * as the first word should be the command itself. */
    return cParameters;
 80008d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3714      	adds	r7, #20
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr
	...

080008e4 <_write>:
uint8_t backspace[] = "\b \b";
uint8_t backspace_tt[] = " \b";
uint8_t flag = 0;

int _write(int file, char *data, int len)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b087      	sub	sp, #28
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	607a      	str	r2, [r7, #4]
    UNUSED(file);
    // Transmit data using UART2
    for (int i = 0; i < len; i++)
 80008f0:	2300      	movs	r3, #0
 80008f2:	617b      	str	r3, [r7, #20]
 80008f4:	e00f      	b.n	8000916 <_write+0x32>
    {
        // Send the character
        USART2->DR = (uint16_t)data[i];
 80008f6:	697b      	ldr	r3, [r7, #20]
 80008f8:	68ba      	ldr	r2, [r7, #8]
 80008fa:	4413      	add	r3, r2
 80008fc:	781a      	ldrb	r2, [r3, #0]
 80008fe:	4b0b      	ldr	r3, [pc, #44]	@ (800092c <_write+0x48>)
 8000900:	605a      	str	r2, [r3, #4]
        // Wait for the transmit buffer to be empty
        while (!(USART2->SR & USART_SR_TXE));
 8000902:	bf00      	nop
 8000904:	4b09      	ldr	r3, [pc, #36]	@ (800092c <_write+0x48>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800090c:	2b00      	cmp	r3, #0
 800090e:	d0f9      	beq.n	8000904 <_write+0x20>
    for (int i = 0; i < len; i++)
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	3301      	adds	r3, #1
 8000914:	617b      	str	r3, [r7, #20]
 8000916:	697a      	ldr	r2, [r7, #20]
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	429a      	cmp	r2, r3
 800091c:	dbeb      	blt.n	80008f6 <_write+0x12>
    }
    return len;
 800091e:	687b      	ldr	r3, [r7, #4]
}
 8000920:	4618      	mov	r0, r3
 8000922:	371c      	adds	r7, #28
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr
 800092c:	40004400 	.word	0x40004400

08000930 <cmd_clearScreen>:
//*****************************************************************************
BaseType_t cmd_clearScreen(char *pcWriteBuffer, size_t xWriteBufferLen,
                                  const char *pcCommandString)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af00      	add	r7, sp, #0
 8000936:	60f8      	str	r0, [r7, #12]
 8000938:	60b9      	str	r1, [r7, #8]
 800093a:	607a      	str	r2, [r7, #4]
    /* Remove compile time warnings about unused parameters, and check the
	write buffer is not NULL.  NOTE - for simplicity, this example assumes the
	write buffer length is adequate, so does not check for buffer overflows. */
    (void)pcCommandString;
    (void)xWriteBufferLen;
    memset(pcWriteBuffer, 0x00, xWriteBufferLen);
 800093c:	68ba      	ldr	r2, [r7, #8]
 800093e:	2100      	movs	r1, #0
 8000940:	68f8      	ldr	r0, [r7, #12]
 8000942:	f006 f9e6 	bl	8006d12 <memset>
    printf("\033[2J\033[1;1H");
 8000946:	4804      	ldr	r0, [pc, #16]	@ (8000958 <cmd_clearScreen+0x28>)
 8000948:	f006 f98e 	bl	8006c68 <iprintf>
    return pdFALSE;
 800094c:	2300      	movs	r3, #0
}
 800094e:	4618      	mov	r0, r3
 8000950:	3710      	adds	r7, #16
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	080078a8 	.word	0x080078a8

0800095c <cmd_toggle_led>:
//*****************************************************************************
BaseType_t cmd_toggle_led(char *pcWriteBuffer, size_t xWriteBufferLen,
                                 const char *pcCommandString)
{
 800095c:	b590      	push	{r4, r7, lr}
 800095e:	b089      	sub	sp, #36	@ 0x24
 8000960:	af00      	add	r7, sp, #0
 8000962:	60f8      	str	r0, [r7, #12]
 8000964:	60b9      	str	r1, [r7, #8]
 8000966:	607a      	str	r2, [r7, #4]
    (void)pcCommandString; // contains the command string
    (void)xWriteBufferLen; // contains the length of the write buffer
    
    /* Toggle the LED */
    if (flag)
 8000968:	4b14      	ldr	r3, [pc, #80]	@ (80009bc <cmd_toggle_led+0x60>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d005      	beq.n	800097c <cmd_toggle_led+0x20>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000970:	2200      	movs	r2, #0
 8000972:	2120      	movs	r1, #32
 8000974:	4812      	ldr	r0, [pc, #72]	@ (80009c0 <cmd_toggle_led+0x64>)
 8000976:	f001 f893 	bl	8001aa0 <HAL_GPIO_WritePin>
 800097a:	e004      	b.n	8000986 <cmd_toggle_led+0x2a>
    else
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800097c:	2201      	movs	r2, #1
 800097e:	2120      	movs	r1, #32
 8000980:	480f      	ldr	r0, [pc, #60]	@ (80009c0 <cmd_toggle_led+0x64>)
 8000982:	f001 f88d 	bl	8001aa0 <HAL_GPIO_WritePin>
    flag = !flag;
 8000986:	4b0d      	ldr	r3, [pc, #52]	@ (80009bc <cmd_toggle_led+0x60>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	2b00      	cmp	r3, #0
 800098c:	bf0c      	ite	eq
 800098e:	2301      	moveq	r3, #1
 8000990:	2300      	movne	r3, #0
 8000992:	b2db      	uxtb	r3, r3
 8000994:	461a      	mov	r2, r3
 8000996:	4b09      	ldr	r3, [pc, #36]	@ (80009bc <cmd_toggle_led+0x60>)
 8000998:	701a      	strb	r2, [r3, #0]

    
    /* Write the response to the buffer */
    uint8_t string[] = "LED toggled\r\n";
 800099a:	4b0a      	ldr	r3, [pc, #40]	@ (80009c4 <cmd_toggle_led+0x68>)
 800099c:	f107 0410 	add.w	r4, r7, #16
 80009a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009a2:	c407      	stmia	r4!, {r0, r1, r2}
 80009a4:	8023      	strh	r3, [r4, #0]
    strcpy(pcWriteBuffer, (char *)string);
 80009a6:	f107 0310 	add.w	r3, r7, #16
 80009aa:	4619      	mov	r1, r3
 80009ac:	68f8      	ldr	r0, [r7, #12]
 80009ae:	f006 fab3 	bl	8006f18 <strcpy>
    
    return pdFALSE;
 80009b2:	2300      	movs	r3, #0
}
 80009b4:	4618      	mov	r0, r3
 80009b6:	3724      	adds	r7, #36	@ 0x24
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd90      	pop	{r4, r7, pc}
 80009bc:	2000019f 	.word	0x2000019f
 80009c0:	40020000 	.word	0x40020000
 80009c4:	080078b4 	.word	0x080078b4

080009c8 <cmd_hello>:
//*****************************************************************************
BaseType_t cmd_hello(char *pcWriteBuffer, size_t xWriteBufferLen,
    const char *pcCommandString)
{
 80009c8:	b590      	push	{r4, r7, lr}
 80009ca:	b089      	sub	sp, #36	@ 0x24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	60f8      	str	r0, [r7, #12]
 80009d0:	60b9      	str	r1, [r7, #8]
 80009d2:	607a      	str	r2, [r7, #4]
    (void)pcCommandString; // contains the command string
    (void)xWriteBufferLen; // contains the length of the write buffer

    /* Write the response to the buffer */
    uint8_t string[] = "Hello World!\r\n";
 80009d4:	4b09      	ldr	r3, [pc, #36]	@ (80009fc <cmd_hello+0x34>)
 80009d6:	f107 0410 	add.w	r4, r7, #16
 80009da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009dc:	c407      	stmia	r4!, {r0, r1, r2}
 80009de:	8023      	strh	r3, [r4, #0]
 80009e0:	3402      	adds	r4, #2
 80009e2:	0c1b      	lsrs	r3, r3, #16
 80009e4:	7023      	strb	r3, [r4, #0]
    strcpy(pcWriteBuffer, (char *)string);
 80009e6:	f107 0310 	add.w	r3, r7, #16
 80009ea:	4619      	mov	r1, r3
 80009ec:	68f8      	ldr	r0, [r7, #12]
 80009ee:	f006 fa93 	bl	8006f18 <strcpy>

    return pdFALSE;
 80009f2:	2300      	movs	r3, #0
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	3724      	adds	r7, #36	@ 0x24
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd90      	pop	{r4, r7, pc}
 80009fc:	080078c4 	.word	0x080078c4

08000a00 <cmd_add>:
//*****************************************************************************
BaseType_t cmd_add(char *pcWriteBuffer, size_t xWriteBufferLen,
                                 const char *pcCommandString)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08e      	sub	sp, #56	@ 0x38
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	60b9      	str	r1, [r7, #8]
 8000a0a:	607a      	str	r2, [r7, #4]
    char *pcParameter1, *pcParameter2;
    BaseType_t xParameter1StringLength, xParameter2StringLength;

    /* Obtain the name of the source file, and the length of its name, from
    the command string. The name of the source file is the first parameter. */
    pcParameter1 = FreeRTOS_CLIGetParameter
 8000a0c:	f107 0320 	add.w	r3, r7, #32
 8000a10:	461a      	mov	r2, r3
 8000a12:	2101      	movs	r1, #1
 8000a14:	6878      	ldr	r0, [r7, #4]
 8000a16:	f7ff fe6f 	bl	80006f8 <FreeRTOS_CLIGetParameter>
 8000a1a:	6378      	str	r0, [r7, #52]	@ 0x34
                          /* Return the first parameter. */
                          1,
                          /* Store the parameter string length. */
                          &xParameter1StringLength
                        );
    pcParameter2 = FreeRTOS_CLIGetParameter
 8000a1c:	f107 031c 	add.w	r3, r7, #28
 8000a20:	461a      	mov	r2, r3
 8000a22:	2102      	movs	r1, #2
 8000a24:	6878      	ldr	r0, [r7, #4]
 8000a26:	f7ff fe67 	bl	80006f8 <FreeRTOS_CLIGetParameter>
 8000a2a:	6338      	str	r0, [r7, #48]	@ 0x30
                          2,
                          /* Store the parameter string length. */
                          &xParameter2StringLength
                        );
    // convert the string to a number
    int32_t xValue1 = strtol(pcParameter1, NULL, 10);
 8000a2c:	220a      	movs	r2, #10
 8000a2e:	2100      	movs	r1, #0
 8000a30:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000a32:	f005 ff4b 	bl	80068cc <strtol>
 8000a36:	62f8      	str	r0, [r7, #44]	@ 0x2c
    int32_t xValue2 = strtol(pcParameter2, NULL, 10);
 8000a38:	220a      	movs	r2, #10
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000a3e:	f005 ff45 	bl	80068cc <strtol>
 8000a42:	62b8      	str	r0, [r7, #40]	@ 0x28
    // add the two numbers
    int32_t xResultValue = xValue1 + xValue2;
 8000a44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a48:	4413      	add	r3, r2
 8000a4a:	627b      	str	r3, [r7, #36]	@ 0x24
    // convert the result to a string
    char cResultString[10];
    itoa(xResultValue, cResultString, 10);
 8000a4c:	f107 0310 	add.w	r3, r7, #16
 8000a50:	220a      	movs	r2, #10
 8000a52:	4619      	mov	r1, r3
 8000a54:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000a56:	f005 fe07 	bl	8006668 <itoa>
    // copy the result to the write buffer
    strcpy(pcWriteBuffer, cResultString);
 8000a5a:	f107 0310 	add.w	r3, r7, #16
 8000a5e:	4619      	mov	r1, r3
 8000a60:	68f8      	ldr	r0, [r7, #12]
 8000a62:	f006 fa59 	bl	8006f18 <strcpy>
    
    return pdFALSE;
 8000a66:	2300      	movs	r3, #0
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3738      	adds	r7, #56	@ 0x38
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <vRegisterCLICommands>:
    {
        .pcCommand = NULL /* simply used as delimeter for end of array*/
    }
};

void vRegisterCLICommands(void){
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
    //iterate thourgh the list of commands and register them
    for (int i = 0; xCommandList[i].pcCommand != NULL; i++)
 8000a76:	2300      	movs	r3, #0
 8000a78:	607b      	str	r3, [r7, #4]
 8000a7a:	e009      	b.n	8000a90 <vRegisterCLICommands+0x20>
    {
        FreeRTOS_CLIRegisterCommand(&xCommandList[i]);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	011b      	lsls	r3, r3, #4
 8000a80:	4a09      	ldr	r2, [pc, #36]	@ (8000aa8 <vRegisterCLICommands+0x38>)
 8000a82:	4413      	add	r3, r2
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff fd7b 	bl	8000580 <FreeRTOS_CLIRegisterCommand>
    for (int i = 0; xCommandList[i].pcCommand != NULL; i++)
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	3301      	adds	r3, #1
 8000a8e:	607b      	str	r3, [r7, #4]
 8000a90:	4a05      	ldr	r2, [pc, #20]	@ (8000aa8 <vRegisterCLICommands+0x38>)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	011b      	lsls	r3, r3, #4
 8000a96:	4413      	add	r3, r2
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d1ee      	bne.n	8000a7c <vRegisterCLICommands+0xc>
    }
}
 8000a9e:	bf00      	nop
 8000aa0:	bf00      	nop
 8000aa2:	3708      	adds	r7, #8
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	080079c8 	.word	0x080079c8

08000aac <cliWrite>:
/*************************************************************************************************/
void cliWrite(const char *str)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
   printf("%s", str);
 8000ab4:	6879      	ldr	r1, [r7, #4]
 8000ab6:	4806      	ldr	r0, [pc, #24]	@ (8000ad0 <cliWrite+0x24>)
 8000ab8:	f006 f8d6 	bl	8006c68 <iprintf>
   // flush stdout
   fflush(stdout);
 8000abc:	4b05      	ldr	r3, [pc, #20]	@ (8000ad4 <cliWrite+0x28>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	689b      	ldr	r3, [r3, #8]
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f005 fffa 	bl	8006abc <fflush>
}
 8000ac8:	bf00      	nop
 8000aca:	3708      	adds	r7, #8
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	08007980 	.word	0x08007980
 8000ad4:	20000030 	.word	0x20000030

08000ad8 <handleNewline>:
/*************************************************************************************************/
void handleNewline(const char *const pcInputString, char *cOutputBuffer, uint8_t *cInputIndex)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b086      	sub	sp, #24
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	60f8      	str	r0, [r7, #12]
 8000ae0:	60b9      	str	r1, [r7, #8]
 8000ae2:	607a      	str	r2, [r7, #4]
    cliWrite("\r\n");
 8000ae4:	480f      	ldr	r0, [pc, #60]	@ (8000b24 <handleNewline+0x4c>)
 8000ae6:	f7ff ffe1 	bl	8000aac <cliWrite>

    BaseType_t xMoreDataToFollow;
    do
    {     
        xMoreDataToFollow = FreeRTOS_CLIProcessCommand(pcInputString, cOutputBuffer, configCOMMAND_INT_MAX_OUTPUT_SIZE);
 8000aea:	22c8      	movs	r2, #200	@ 0xc8
 8000aec:	68b9      	ldr	r1, [r7, #8]
 8000aee:	68f8      	ldr	r0, [r7, #12]
 8000af0:	f7ff fd7c 	bl	80005ec <FreeRTOS_CLIProcessCommand>
 8000af4:	6178      	str	r0, [r7, #20]
        cliWrite(cOutputBuffer);
 8000af6:	68b8      	ldr	r0, [r7, #8]
 8000af8:	f7ff ffd8 	bl	8000aac <cliWrite>
    } while (xMoreDataToFollow != pdFALSE);
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d1f3      	bne.n	8000aea <handleNewline+0x12>

    cliWrite(cli_prompt);
 8000b02:	4b09      	ldr	r3, [pc, #36]	@ (8000b28 <handleNewline+0x50>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4618      	mov	r0, r3
 8000b08:	f7ff ffd0 	bl	8000aac <cliWrite>
    *cInputIndex = 0;
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	2200      	movs	r2, #0
 8000b10:	701a      	strb	r2, [r3, #0]
    memset((void*)pcInputString, 0x00, MAX_INPUT_LENGTH);
 8000b12:	2232      	movs	r2, #50	@ 0x32
 8000b14:	2100      	movs	r1, #0
 8000b16:	68f8      	ldr	r0, [r7, #12]
 8000b18:	f006 f8fb 	bl	8006d12 <memset>
}
 8000b1c:	bf00      	nop
 8000b1e:	3718      	adds	r7, #24
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	08007984 	.word	0x08007984
 8000b28:	2000000c 	.word	0x2000000c

08000b2c <handleBackspace>:
/*************************************************************************************************/
void handleBackspace(uint8_t *cInputIndex, char *pcInputString)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	6039      	str	r1, [r7, #0]
    if (*cInputIndex > 0)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d010      	beq.n	8000b60 <handleBackspace+0x34>
    {
        (*cInputIndex)--;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	3b01      	subs	r3, #1
 8000b44:	b2da      	uxtb	r2, r3
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	701a      	strb	r2, [r3, #0]
        pcInputString[*cInputIndex] = '\0';
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	461a      	mov	r2, r3
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	4413      	add	r3, r2
 8000b54:	2200      	movs	r2, #0
 8000b56:	701a      	strb	r2, [r3, #0]

#if USING_VS_CODE_TERMINAL
        cliWrite((char *)backspace);
#elif USING_OTHER_TERMINAL
        cliWrite((char *)backspace_tt);
 8000b58:	4807      	ldr	r0, [pc, #28]	@ (8000b78 <handleBackspace+0x4c>)
 8000b5a:	f7ff ffa7 	bl	8000aac <cliWrite>
#if USING_OTHER_TERMINAL
        uint8_t right[] = "\x1b\x5b\x43";
        cliWrite((char *)right);
#endif
    }
}
 8000b5e:	e006      	b.n	8000b6e <handleBackspace+0x42>
        uint8_t right[] = "\x1b\x5b\x43";
 8000b60:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <handleBackspace+0x50>)
 8000b62:	60fb      	str	r3, [r7, #12]
        cliWrite((char *)right);
 8000b64:	f107 030c 	add.w	r3, r7, #12
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f7ff ff9f 	bl	8000aac <cliWrite>
}
 8000b6e:	bf00      	nop
 8000b70:	3710      	adds	r7, #16
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	20000010 	.word	0x20000010
 8000b7c:	00435b1b 	.word	0x00435b1b

08000b80 <handleCharacterInput>:
/*************************************************************************************************/
void handleCharacterInput(uint8_t *cInputIndex, char *pcInputString)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
 8000b88:	6039      	str	r1, [r7, #0]
    if (cRxedChar == '\r')
 8000b8a:	4b16      	ldr	r3, [pc, #88]	@ (8000be4 <handleCharacterInput+0x64>)
 8000b8c:	f993 3000 	ldrsb.w	r3, [r3]
 8000b90:	2b0d      	cmp	r3, #13
 8000b92:	d023      	beq.n	8000bdc <handleCharacterInput+0x5c>
    {
        return;
    }
    else if (cRxedChar == (uint8_t)0x08 || cRxedChar == (uint8_t)0x7F)
 8000b94:	4b13      	ldr	r3, [pc, #76]	@ (8000be4 <handleCharacterInput+0x64>)
 8000b96:	f993 3000 	ldrsb.w	r3, [r3]
 8000b9a:	2b08      	cmp	r3, #8
 8000b9c:	d004      	beq.n	8000ba8 <handleCharacterInput+0x28>
 8000b9e:	4b11      	ldr	r3, [pc, #68]	@ (8000be4 <handleCharacterInput+0x64>)
 8000ba0:	f993 3000 	ldrsb.w	r3, [r3]
 8000ba4:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ba6:	d104      	bne.n	8000bb2 <handleCharacterInput+0x32>
    {
        handleBackspace(cInputIndex, pcInputString);
 8000ba8:	6839      	ldr	r1, [r7, #0]
 8000baa:	6878      	ldr	r0, [r7, #4]
 8000bac:	f7ff ffbe 	bl	8000b2c <handleBackspace>
 8000bb0:	e015      	b.n	8000bde <handleCharacterInput+0x5e>
    }
    else
    {
        if (*cInputIndex < MAX_INPUT_LENGTH)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	2b31      	cmp	r3, #49	@ 0x31
 8000bb8:	d811      	bhi.n	8000bde <handleCharacterInput+0x5e>
        {
            pcInputString[*cInputIndex] = cRxedChar;
 8000bba:	4b0a      	ldr	r3, [pc, #40]	@ (8000be4 <handleCharacterInput+0x64>)
 8000bbc:	f993 2000 	ldrsb.w	r2, [r3]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	440b      	add	r3, r1
 8000bca:	b2d2      	uxtb	r2, r2
 8000bcc:	701a      	strb	r2, [r3, #0]
            (*cInputIndex)++;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	3301      	adds	r3, #1
 8000bd4:	b2da      	uxtb	r2, r3
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	701a      	strb	r2, [r3, #0]
 8000bda:	e000      	b.n	8000bde <handleCharacterInput+0x5e>
        return;
 8000bdc:	bf00      	nop
        }
    }
}
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	2000019e 	.word	0x2000019e

08000be8 <vCommandConsoleTask>:
/*************************************************************************************************/
void vCommandConsoleTask(void *pvParameters)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
    uint8_t cInputIndex = 0; // simply used to keep track of the index of the input string
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	73fb      	strb	r3, [r7, #15]
    uint32_t receivedValue; // used to store the received value from the notification
    UNUSED(pvParameters);
    vRegisterCLICommands();
 8000bf4:	f7ff ff3c 	bl	8000a70 <vRegisterCLICommands>
    
    for (;;)
    {
        xTaskNotifyWait(pdFALSE,    // Don't clear bits on entry
 8000bf8:	f107 0208 	add.w	r2, r7, #8
 8000bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8000c00:	2100      	movs	r1, #0
 8000c02:	2000      	movs	r0, #0
 8000c04:	f004 fbe6 	bl	80053d4 <xTaskNotifyWait>
                                  0,  // Clear all bits on exit
                                  &receivedValue, // Receives the notification value
                                  portMAX_DELAY); // Wait indefinitely
        //echo recevied char
        cRxedChar = receivedValue & 0xFF;
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	b25a      	sxtb	r2, r3
 8000c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c44 <vCommandConsoleTask+0x5c>)
 8000c0e:	701a      	strb	r2, [r3, #0]
        // cliWrite((char *)&cRxedChar);
        if (cRxedChar == '\r' || cRxedChar == '\n')
 8000c10:	4b0c      	ldr	r3, [pc, #48]	@ (8000c44 <vCommandConsoleTask+0x5c>)
 8000c12:	f993 3000 	ldrsb.w	r3, [r3]
 8000c16:	2b0d      	cmp	r3, #13
 8000c18:	d004      	beq.n	8000c24 <vCommandConsoleTask+0x3c>
 8000c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c44 <vCommandConsoleTask+0x5c>)
 8000c1c:	f993 3000 	ldrsb.w	r3, [r3]
 8000c20:	2b0a      	cmp	r3, #10
 8000c22:	d107      	bne.n	8000c34 <vCommandConsoleTask+0x4c>
        {
            // user pressed enter, process the command
            handleNewline(pcInputString, cOutputBuffer, &cInputIndex);
 8000c24:	f107 030f 	add.w	r3, r7, #15
 8000c28:	461a      	mov	r2, r3
 8000c2a:	4907      	ldr	r1, [pc, #28]	@ (8000c48 <vCommandConsoleTask+0x60>)
 8000c2c:	4807      	ldr	r0, [pc, #28]	@ (8000c4c <vCommandConsoleTask+0x64>)
 8000c2e:	f7ff ff53 	bl	8000ad8 <handleNewline>
 8000c32:	e005      	b.n	8000c40 <vCommandConsoleTask+0x58>
        }
        else
        {
            // user pressed a character add it to the input string
            handleCharacterInput(&cInputIndex, pcInputString);
 8000c34:	f107 030f 	add.w	r3, r7, #15
 8000c38:	4904      	ldr	r1, [pc, #16]	@ (8000c4c <vCommandConsoleTask+0x64>)
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff ffa0 	bl	8000b80 <handleCharacterInput>
        xTaskNotifyWait(pdFALSE,    // Don't clear bits on entry
 8000c40:	e7da      	b.n	8000bf8 <vCommandConsoleTask+0x10>
 8000c42:	bf00      	nop
 8000c44:	2000019e 	.word	0x2000019e
 8000c48:	200000a4 	.word	0x200000a4
 8000c4c:	2000016c 	.word	0x2000016c

08000c50 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000c54:	4a08      	ldr	r2, [pc, #32]	@ (8000c78 <MX_FREERTOS_Init+0x28>)
 8000c56:	2100      	movs	r1, #0
 8000c58:	4808      	ldr	r0, [pc, #32]	@ (8000c7c <MX_FREERTOS_Init+0x2c>)
 8000c5a:	f002 fe45 	bl	80038e8 <osThreadNew>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	4a07      	ldr	r2, [pc, #28]	@ (8000c80 <MX_FREERTOS_Init+0x30>)
 8000c62:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  cmdLineTaskHandle = osThreadNew(vCommandConsoleTask, NULL, &cmdLineTask_attributes);
 8000c64:	4a07      	ldr	r2, [pc, #28]	@ (8000c84 <MX_FREERTOS_Init+0x34>)
 8000c66:	2100      	movs	r1, #0
 8000c68:	4807      	ldr	r0, [pc, #28]	@ (8000c88 <MX_FREERTOS_Init+0x38>)
 8000c6a:	f002 fe3d 	bl	80038e8 <osThreadNew>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	4a06      	ldr	r2, [pc, #24]	@ (8000c8c <MX_FREERTOS_Init+0x3c>)
 8000c72:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000c74:	bf00      	nop
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	08007a3c 	.word	0x08007a3c
 8000c7c:	08000c91 	.word	0x08000c91
 8000c80:	200001a4 	.word	0x200001a4
 8000c84:	08007a18 	.word	0x08007a18
 8000c88:	08000be9 	.word	0x08000be9
 8000c8c:	200001a0 	.word	0x200001a0

08000c90 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c98:	2001      	movs	r0, #1
 8000c9a:	f002 feb7 	bl	8003a0c <osDelay>
 8000c9e:	e7fb      	b.n	8000c98 <StartDefaultTask+0x8>

08000ca0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca6:	1d3b      	adds	r3, r7, #4
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]
 8000cb2:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	603b      	str	r3, [r7, #0]
 8000cb8:	4b10      	ldr	r3, [pc, #64]	@ (8000cfc <MX_GPIO_Init+0x5c>)
 8000cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cbc:	4a0f      	ldr	r2, [pc, #60]	@ (8000cfc <MX_GPIO_Init+0x5c>)
 8000cbe:	f043 0301 	orr.w	r3, r3, #1
 8000cc2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cc4:	4b0d      	ldr	r3, [pc, #52]	@ (8000cfc <MX_GPIO_Init+0x5c>)
 8000cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc8:	f003 0301 	and.w	r3, r3, #1
 8000ccc:	603b      	str	r3, [r7, #0]
 8000cce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_out_GPIO_Port, led_out_Pin, GPIO_PIN_RESET);
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	2120      	movs	r1, #32
 8000cd4:	480a      	ldr	r0, [pc, #40]	@ (8000d00 <MX_GPIO_Init+0x60>)
 8000cd6:	f000 fee3 	bl	8001aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led_out_Pin */
  GPIO_InitStruct.Pin = led_out_Pin;
 8000cda:	2320      	movs	r3, #32
 8000cdc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(led_out_GPIO_Port, &GPIO_InitStruct);
 8000cea:	1d3b      	adds	r3, r7, #4
 8000cec:	4619      	mov	r1, r3
 8000cee:	4804      	ldr	r0, [pc, #16]	@ (8000d00 <MX_GPIO_Init+0x60>)
 8000cf0:	f000 fd52 	bl	8001798 <HAL_GPIO_Init>

}
 8000cf4:	bf00      	nop
 8000cf6:	3718      	adds	r7, #24
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	40023800 	.word	0x40023800
 8000d00:	40020000 	.word	0x40020000

08000d04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d08:	f000 fb90 	bl	800142c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d0c:	f000 f816 	bl	8000d3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d10:	f7ff ffc6 	bl	8000ca0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000d14:	f000 fa16 	bl	8001144 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000d18:	f002 fd9c 	bl	8003854 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000d1c:	f7ff ff98 	bl	8000c50 <MX_FREERTOS_Init>
  HAL_UART_Receive_IT(&huart2, (uint8_t *)&huart2.Instance->DR, 1);
 8000d20:	4b05      	ldr	r3, [pc, #20]	@ (8000d38 <main+0x34>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	3304      	adds	r3, #4
 8000d26:	2201      	movs	r2, #1
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4803      	ldr	r0, [pc, #12]	@ (8000d38 <main+0x34>)
 8000d2c:	f001 fe20 	bl	8002970 <HAL_UART_Receive_IT>

  /* Start scheduler */
  osKernelStart();
 8000d30:	f002 fdb4 	bl	800389c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d34:	bf00      	nop
 8000d36:	e7fd      	b.n	8000d34 <main+0x30>
 8000d38:	200001f4 	.word	0x200001f4

08000d3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b094      	sub	sp, #80	@ 0x50
 8000d40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d42:	f107 0320 	add.w	r3, r7, #32
 8000d46:	2230      	movs	r2, #48	@ 0x30
 8000d48:	2100      	movs	r1, #0
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f005 ffe1 	bl	8006d12 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d50:	f107 030c 	add.w	r3, r7, #12
 8000d54:	2200      	movs	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]
 8000d58:	605a      	str	r2, [r3, #4]
 8000d5a:	609a      	str	r2, [r3, #8]
 8000d5c:	60da      	str	r2, [r3, #12]
 8000d5e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d60:	2300      	movs	r3, #0
 8000d62:	60bb      	str	r3, [r7, #8]
 8000d64:	4b23      	ldr	r3, [pc, #140]	@ (8000df4 <SystemClock_Config+0xb8>)
 8000d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d68:	4a22      	ldr	r2, [pc, #136]	@ (8000df4 <SystemClock_Config+0xb8>)
 8000d6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d70:	4b20      	ldr	r3, [pc, #128]	@ (8000df4 <SystemClock_Config+0xb8>)
 8000d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d78:	60bb      	str	r3, [r7, #8]
 8000d7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	607b      	str	r3, [r7, #4]
 8000d80:	4b1d      	ldr	r3, [pc, #116]	@ (8000df8 <SystemClock_Config+0xbc>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000d88:	4a1b      	ldr	r2, [pc, #108]	@ (8000df8 <SystemClock_Config+0xbc>)
 8000d8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d8e:	6013      	str	r3, [r2, #0]
 8000d90:	4b19      	ldr	r3, [pc, #100]	@ (8000df8 <SystemClock_Config+0xbc>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d98:	607b      	str	r3, [r7, #4]
 8000d9a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000da0:	2301      	movs	r3, #1
 8000da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000da4:	2310      	movs	r3, #16
 8000da6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000da8:	2300      	movs	r3, #0
 8000daa:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dac:	f107 0320 	add.w	r3, r7, #32
 8000db0:	4618      	mov	r0, r3
 8000db2:	f000 fe8f 	bl	8001ad4 <HAL_RCC_OscConfig>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000dbc:	f000 f830 	bl	8000e20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dc0:	230f      	movs	r3, #15
 8000dc2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000dd4:	f107 030c 	add.w	r3, r7, #12
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f001 f8f2 	bl	8001fc4 <HAL_RCC_ClockConfig>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000de6:	f000 f81b 	bl	8000e20 <Error_Handler>
  }
}
 8000dea:	bf00      	nop
 8000dec:	3750      	adds	r7, #80	@ 0x50
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	40023800 	.word	0x40023800
 8000df8:	40007000 	.word	0x40007000

08000dfc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a04      	ldr	r2, [pc, #16]	@ (8000e1c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d101      	bne.n	8000e12 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e0e:	f000 fb2f 	bl	8001470 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e12:	bf00      	nop
 8000e14:	3708      	adds	r7, #8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40000c00 	.word	0x40000c00

08000e20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e24:	b672      	cpsid	i
}
 8000e26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e28:	bf00      	nop
 8000e2a:	e7fd      	b.n	8000e28 <Error_Handler+0x8>

08000e2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	607b      	str	r3, [r7, #4]
 8000e36:	4b12      	ldr	r3, [pc, #72]	@ (8000e80 <HAL_MspInit+0x54>)
 8000e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e3a:	4a11      	ldr	r2, [pc, #68]	@ (8000e80 <HAL_MspInit+0x54>)
 8000e3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e40:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e42:	4b0f      	ldr	r3, [pc, #60]	@ (8000e80 <HAL_MspInit+0x54>)
 8000e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e4a:	607b      	str	r3, [r7, #4]
 8000e4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	603b      	str	r3, [r7, #0]
 8000e52:	4b0b      	ldr	r3, [pc, #44]	@ (8000e80 <HAL_MspInit+0x54>)
 8000e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e56:	4a0a      	ldr	r2, [pc, #40]	@ (8000e80 <HAL_MspInit+0x54>)
 8000e58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e5e:	4b08      	ldr	r3, [pc, #32]	@ (8000e80 <HAL_MspInit+0x54>)
 8000e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e66:	603b      	str	r3, [r7, #0]
 8000e68:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	210f      	movs	r1, #15
 8000e6e:	f06f 0001 	mvn.w	r0, #1
 8000e72:	f000 fbd5 	bl	8001620 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e76:	bf00      	nop
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	40023800 	.word	0x40023800

08000e84 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b08e      	sub	sp, #56	@ 0x38
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000e90:	2300      	movs	r3, #0
 8000e92:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8000e94:	2300      	movs	r3, #0
 8000e96:	60fb      	str	r3, [r7, #12]
 8000e98:	4b33      	ldr	r3, [pc, #204]	@ (8000f68 <HAL_InitTick+0xe4>)
 8000e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e9c:	4a32      	ldr	r2, [pc, #200]	@ (8000f68 <HAL_InitTick+0xe4>)
 8000e9e:	f043 0308 	orr.w	r3, r3, #8
 8000ea2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ea4:	4b30      	ldr	r3, [pc, #192]	@ (8000f68 <HAL_InitTick+0xe4>)
 8000ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ea8:	f003 0308 	and.w	r3, r3, #8
 8000eac:	60fb      	str	r3, [r7, #12]
 8000eae:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000eb0:	f107 0210 	add.w	r2, r7, #16
 8000eb4:	f107 0314 	add.w	r3, r7, #20
 8000eb8:	4611      	mov	r1, r2
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f001 fa62 	bl	8002384 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000ec0:	6a3b      	ldr	r3, [r7, #32]
 8000ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000ec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d103      	bne.n	8000ed2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000eca:	f001 fa33 	bl	8002334 <HAL_RCC_GetPCLK1Freq>
 8000ece:	6378      	str	r0, [r7, #52]	@ 0x34
 8000ed0:	e004      	b.n	8000edc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000ed2:	f001 fa2f 	bl	8002334 <HAL_RCC_GetPCLK1Freq>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	005b      	lsls	r3, r3, #1
 8000eda:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000edc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ede:	4a23      	ldr	r2, [pc, #140]	@ (8000f6c <HAL_InitTick+0xe8>)
 8000ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ee4:	0c9b      	lsrs	r3, r3, #18
 8000ee6:	3b01      	subs	r3, #1
 8000ee8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8000eea:	4b21      	ldr	r3, [pc, #132]	@ (8000f70 <HAL_InitTick+0xec>)
 8000eec:	4a21      	ldr	r2, [pc, #132]	@ (8000f74 <HAL_InitTick+0xf0>)
 8000eee:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8000ef0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f70 <HAL_InitTick+0xec>)
 8000ef2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ef6:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8000ef8:	4a1d      	ldr	r2, [pc, #116]	@ (8000f70 <HAL_InitTick+0xec>)
 8000efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000efc:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8000efe:	4b1c      	ldr	r3, [pc, #112]	@ (8000f70 <HAL_InitTick+0xec>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f04:	4b1a      	ldr	r3, [pc, #104]	@ (8000f70 <HAL_InitTick+0xec>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f0a:	4b19      	ldr	r3, [pc, #100]	@ (8000f70 <HAL_InitTick+0xec>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8000f10:	4817      	ldr	r0, [pc, #92]	@ (8000f70 <HAL_InitTick+0xec>)
 8000f12:	f001 fa69 	bl	80023e8 <HAL_TIM_Base_Init>
 8000f16:	4603      	mov	r3, r0
 8000f18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000f1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d11b      	bne.n	8000f5c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8000f24:	4812      	ldr	r0, [pc, #72]	@ (8000f70 <HAL_InitTick+0xec>)
 8000f26:	f001 fab9 	bl	800249c <HAL_TIM_Base_Start_IT>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000f30:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d111      	bne.n	8000f5c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8000f38:	2032      	movs	r0, #50	@ 0x32
 8000f3a:	f000 fb8d 	bl	8001658 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2b0f      	cmp	r3, #15
 8000f42:	d808      	bhi.n	8000f56 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8000f44:	2200      	movs	r2, #0
 8000f46:	6879      	ldr	r1, [r7, #4]
 8000f48:	2032      	movs	r0, #50	@ 0x32
 8000f4a:	f000 fb69 	bl	8001620 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f78 <HAL_InitTick+0xf4>)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6013      	str	r3, [r2, #0]
 8000f54:	e002      	b.n	8000f5c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000f5c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3738      	adds	r7, #56	@ 0x38
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40023800 	.word	0x40023800
 8000f6c:	431bde83 	.word	0x431bde83
 8000f70:	200001a8 	.word	0x200001a8
 8000f74:	40000c00 	.word	0x40000c00
 8000f78:	20000018 	.word	0x20000018

08000f7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f80:	bf00      	nop
 8000f82:	e7fd      	b.n	8000f80 <NMI_Handler+0x4>

08000f84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f88:	bf00      	nop
 8000f8a:	e7fd      	b.n	8000f88 <HardFault_Handler+0x4>

08000f8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f90:	bf00      	nop
 8000f92:	e7fd      	b.n	8000f90 <MemManage_Handler+0x4>

08000f94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f98:	bf00      	nop
 8000f9a:	e7fd      	b.n	8000f98 <BusFault_Handler+0x4>

08000f9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fa0:	bf00      	nop
 8000fa2:	e7fd      	b.n	8000fa0 <UsageFault_Handler+0x4>

08000fa4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
	...

08000fb4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b084      	sub	sp, #16
 8000fb8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000fba:	480d      	ldr	r0, [pc, #52]	@ (8000ff0 <USART2_IRQHandler+0x3c>)
 8000fbc:	f001 fcfe 	bl	80029bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  char rxedValue = USART2->DR & 0xFF;
 8000fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff4 <USART2_IRQHandler+0x40>)
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	71fb      	strb	r3, [r7, #7]
  HAL_UART_Receive_IT(&huart2, (uint8_t *)&huart2.Instance->DR, 1);
 8000fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff0 <USART2_IRQHandler+0x3c>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	3304      	adds	r3, #4
 8000fcc:	2201      	movs	r2, #1
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4807      	ldr	r0, [pc, #28]	@ (8000ff0 <USART2_IRQHandler+0x3c>)
 8000fd2:	f001 fccd 	bl	8002970 <HAL_UART_Receive_IT>
  //send the char to the command line task
  xTaskNotifyFromISR(cmdLineTaskHandle, (uint32_t)rxedValue, eSetValueWithOverwrite , NULL);
 8000fd6:	4b08      	ldr	r3, [pc, #32]	@ (8000ff8 <USART2_IRQHandler+0x44>)
 8000fd8:	6818      	ldr	r0, [r3, #0]
 8000fda:	79f9      	ldrb	r1, [r7, #7]
 8000fdc:	2300      	movs	r3, #0
 8000fde:	9300      	str	r3, [sp, #0]
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	2203      	movs	r2, #3
 8000fe4:	f004 fa56 	bl	8005494 <xTaskGenericNotifyFromISR>
  /* USER CODE END USART2_IRQn 1 */
}
 8000fe8:	bf00      	nop
 8000fea:	3708      	adds	r7, #8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	200001f4 	.word	0x200001f4
 8000ff4:	40004400 	.word	0x40004400
 8000ff8:	200001a0 	.word	0x200001a0

08000ffc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001000:	4802      	ldr	r0, [pc, #8]	@ (800100c <TIM5_IRQHandler+0x10>)
 8001002:	f001 faad 	bl	8002560 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	200001a8 	.word	0x200001a8

08001010 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]
 8001020:	e00a      	b.n	8001038 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001022:	f3af 8000 	nop.w
 8001026:	4601      	mov	r1, r0
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	1c5a      	adds	r2, r3, #1
 800102c:	60ba      	str	r2, [r7, #8]
 800102e:	b2ca      	uxtb	r2, r1
 8001030:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	3301      	adds	r3, #1
 8001036:	617b      	str	r3, [r7, #20]
 8001038:	697a      	ldr	r2, [r7, #20]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	429a      	cmp	r2, r3
 800103e:	dbf0      	blt.n	8001022 <_read+0x12>
  }

  return len;
 8001040:	687b      	ldr	r3, [r7, #4]
}
 8001042:	4618      	mov	r0, r3
 8001044:	3718      	adds	r7, #24
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}

0800104a <_close>:
  }
  return len;
}

int _close(int file)
{
 800104a:	b480      	push	{r7}
 800104c:	b083      	sub	sp, #12
 800104e:	af00      	add	r7, sp, #0
 8001050:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001052:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001056:	4618      	mov	r0, r3
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr

08001062 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001062:	b480      	push	{r7}
 8001064:	b083      	sub	sp, #12
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
 800106a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001072:	605a      	str	r2, [r3, #4]
  return 0;
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr

08001082 <_isatty>:

int _isatty(int file)
{
 8001082:	b480      	push	{r7}
 8001084:	b083      	sub	sp, #12
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800108a:	2301      	movs	r3, #1
}
 800108c:	4618      	mov	r0, r3
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr

08001098 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	60f8      	str	r0, [r7, #12]
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3714      	adds	r7, #20
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
	...

080010b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b086      	sub	sp, #24
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010bc:	4a14      	ldr	r2, [pc, #80]	@ (8001110 <_sbrk+0x5c>)
 80010be:	4b15      	ldr	r3, [pc, #84]	@ (8001114 <_sbrk+0x60>)
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010c8:	4b13      	ldr	r3, [pc, #76]	@ (8001118 <_sbrk+0x64>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d102      	bne.n	80010d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010d0:	4b11      	ldr	r3, [pc, #68]	@ (8001118 <_sbrk+0x64>)
 80010d2:	4a12      	ldr	r2, [pc, #72]	@ (800111c <_sbrk+0x68>)
 80010d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010d6:	4b10      	ldr	r3, [pc, #64]	@ (8001118 <_sbrk+0x64>)
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4413      	add	r3, r2
 80010de:	693a      	ldr	r2, [r7, #16]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d207      	bcs.n	80010f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010e4:	f005 feee 	bl	8006ec4 <__errno>
 80010e8:	4603      	mov	r3, r0
 80010ea:	220c      	movs	r2, #12
 80010ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010ee:	f04f 33ff 	mov.w	r3, #4294967295
 80010f2:	e009      	b.n	8001108 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010f4:	4b08      	ldr	r3, [pc, #32]	@ (8001118 <_sbrk+0x64>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010fa:	4b07      	ldr	r3, [pc, #28]	@ (8001118 <_sbrk+0x64>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4413      	add	r3, r2
 8001102:	4a05      	ldr	r2, [pc, #20]	@ (8001118 <_sbrk+0x64>)
 8001104:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001106:	68fb      	ldr	r3, [r7, #12]
}
 8001108:	4618      	mov	r0, r3
 800110a:	3718      	adds	r7, #24
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	20018000 	.word	0x20018000
 8001114:	00000400 	.word	0x00000400
 8001118:	200001f0 	.word	0x200001f0
 800111c:	20004d88 	.word	0x20004d88

08001120 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001124:	4b06      	ldr	r3, [pc, #24]	@ (8001140 <SystemInit+0x20>)
 8001126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800112a:	4a05      	ldr	r2, [pc, #20]	@ (8001140 <SystemInit+0x20>)
 800112c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001130:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	e000ed00 	.word	0xe000ed00

08001144 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001148:	4b11      	ldr	r3, [pc, #68]	@ (8001190 <MX_USART2_UART_Init+0x4c>)
 800114a:	4a12      	ldr	r2, [pc, #72]	@ (8001194 <MX_USART2_UART_Init+0x50>)
 800114c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800114e:	4b10      	ldr	r3, [pc, #64]	@ (8001190 <MX_USART2_UART_Init+0x4c>)
 8001150:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001154:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001156:	4b0e      	ldr	r3, [pc, #56]	@ (8001190 <MX_USART2_UART_Init+0x4c>)
 8001158:	2200      	movs	r2, #0
 800115a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800115c:	4b0c      	ldr	r3, [pc, #48]	@ (8001190 <MX_USART2_UART_Init+0x4c>)
 800115e:	2200      	movs	r2, #0
 8001160:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001162:	4b0b      	ldr	r3, [pc, #44]	@ (8001190 <MX_USART2_UART_Init+0x4c>)
 8001164:	2200      	movs	r2, #0
 8001166:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001168:	4b09      	ldr	r3, [pc, #36]	@ (8001190 <MX_USART2_UART_Init+0x4c>)
 800116a:	220c      	movs	r2, #12
 800116c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800116e:	4b08      	ldr	r3, [pc, #32]	@ (8001190 <MX_USART2_UART_Init+0x4c>)
 8001170:	2200      	movs	r2, #0
 8001172:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001174:	4b06      	ldr	r3, [pc, #24]	@ (8001190 <MX_USART2_UART_Init+0x4c>)
 8001176:	2200      	movs	r2, #0
 8001178:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800117a:	4805      	ldr	r0, [pc, #20]	@ (8001190 <MX_USART2_UART_Init+0x4c>)
 800117c:	f001 fba8 	bl	80028d0 <HAL_UART_Init>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001186:	f7ff fe4b 	bl	8000e20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	200001f4 	.word	0x200001f4
 8001194:	40004400 	.word	0x40004400

08001198 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08a      	sub	sp, #40	@ 0x28
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a0:	f107 0314 	add.w	r3, r7, #20
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	605a      	str	r2, [r3, #4]
 80011aa:	609a      	str	r2, [r3, #8]
 80011ac:	60da      	str	r2, [r3, #12]
 80011ae:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a1d      	ldr	r2, [pc, #116]	@ (800122c <HAL_UART_MspInit+0x94>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d133      	bne.n	8001222 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	613b      	str	r3, [r7, #16]
 80011be:	4b1c      	ldr	r3, [pc, #112]	@ (8001230 <HAL_UART_MspInit+0x98>)
 80011c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c2:	4a1b      	ldr	r2, [pc, #108]	@ (8001230 <HAL_UART_MspInit+0x98>)
 80011c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ca:	4b19      	ldr	r3, [pc, #100]	@ (8001230 <HAL_UART_MspInit+0x98>)
 80011cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011d2:	613b      	str	r3, [r7, #16]
 80011d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d6:	2300      	movs	r3, #0
 80011d8:	60fb      	str	r3, [r7, #12]
 80011da:	4b15      	ldr	r3, [pc, #84]	@ (8001230 <HAL_UART_MspInit+0x98>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011de:	4a14      	ldr	r2, [pc, #80]	@ (8001230 <HAL_UART_MspInit+0x98>)
 80011e0:	f043 0301 	orr.w	r3, r3, #1
 80011e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e6:	4b12      	ldr	r3, [pc, #72]	@ (8001230 <HAL_UART_MspInit+0x98>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	60fb      	str	r3, [r7, #12]
 80011f0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80011f2:	230c      	movs	r3, #12
 80011f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f6:	2302      	movs	r3, #2
 80011f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011fe:	2303      	movs	r3, #3
 8001200:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001202:	2307      	movs	r3, #7
 8001204:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001206:	f107 0314 	add.w	r3, r7, #20
 800120a:	4619      	mov	r1, r3
 800120c:	4809      	ldr	r0, [pc, #36]	@ (8001234 <HAL_UART_MspInit+0x9c>)
 800120e:	f000 fac3 	bl	8001798 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001212:	2200      	movs	r2, #0
 8001214:	2105      	movs	r1, #5
 8001216:	2026      	movs	r0, #38	@ 0x26
 8001218:	f000 fa02 	bl	8001620 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800121c:	2026      	movs	r0, #38	@ 0x26
 800121e:	f000 fa1b 	bl	8001658 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001222:	bf00      	nop
 8001224:	3728      	adds	r7, #40	@ 0x28
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40004400 	.word	0x40004400
 8001230:	40023800 	.word	0x40023800
 8001234:	40020000 	.word	0x40020000

08001238 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001238:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001270 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 800123c:	f7ff ff70 	bl	8001120 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001240:	480c      	ldr	r0, [pc, #48]	@ (8001274 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001242:	490d      	ldr	r1, [pc, #52]	@ (8001278 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001244:	4a0d      	ldr	r2, [pc, #52]	@ (800127c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001246:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001248:	e002      	b.n	8001250 <LoopCopyDataInit>

0800124a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800124a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800124c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800124e:	3304      	adds	r3, #4

08001250 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001250:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001252:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001254:	d3f9      	bcc.n	800124a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001256:	4a0a      	ldr	r2, [pc, #40]	@ (8001280 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001258:	4c0a      	ldr	r4, [pc, #40]	@ (8001284 <LoopFillZerobss+0x22>)
  movs r3, #0
 800125a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800125c:	e001      	b.n	8001262 <LoopFillZerobss>

0800125e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800125e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001260:	3204      	adds	r2, #4

08001262 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001262:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001264:	d3fb      	bcc.n	800125e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001266:	f005 fe33 	bl	8006ed0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800126a:	f7ff fd4b 	bl	8000d04 <main>
  bx  lr    
 800126e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001270:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001274:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001278:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 800127c:	08007be4 	.word	0x08007be4
  ldr r2, =_sbss
 8001280:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001284:	20004d88 	.word	0x20004d88

08001288 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001288:	e7fe      	b.n	8001288 <ADC_IRQHandler>

0800128a <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b084      	sub	sp, #16
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d105      	bne.n	80012a4 <stm32_lock_init+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001298:	b672      	cpsid	i
}
 800129a:	bf00      	nop
 800129c:	f7ff fdc0 	bl	8000e20 <Error_Handler>
 80012a0:	bf00      	nop
 80012a2:	e7fd      	b.n	80012a0 <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 80012a4:	2300      	movs	r3, #0
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	e007      	b.n	80012ba <stm32_lock_init+0x30>
  {
    lock->basepri[i] = 0;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	68fa      	ldr	r2, [r7, #12]
 80012ae:	2100      	movs	r1, #0
 80012b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	3301      	adds	r3, #1
 80012b8:	60fb      	str	r3, [r7, #12]
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d9f4      	bls.n	80012aa <stm32_lock_init+0x20>
  }
  lock->nesting_level = 0;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2200      	movs	r2, #0
 80012c4:	721a      	strb	r2, [r3, #8]
}
 80012c6:	bf00      	nop
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b084      	sub	sp, #16
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d105      	bne.n	80012e8 <stm32_lock_acquire+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80012dc:	b672      	cpsid	i
}
 80012de:	bf00      	nop
 80012e0:	f7ff fd9e 	bl	8000e20 <Error_Handler>
 80012e4:	bf00      	nop
 80012e6:	e7fd      	b.n	80012e4 <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	7a1b      	ldrb	r3, [r3, #8]
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d905      	bls.n	80012fc <stm32_lock_acquire+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 80012f0:	b672      	cpsid	i
}
 80012f2:	bf00      	nop
 80012f4:	f7ff fd94 	bl	8000e20 <Error_Handler>
 80012f8:	bf00      	nop
 80012fa:	e7fd      	b.n	80012f8 <stm32_lock_acquire+0x2a>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	7a1b      	ldrb	r3, [r3, #8]
 8001300:	1c5a      	adds	r2, r3, #1
 8001302:	b2d1      	uxtb	r1, r2
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	7211      	strb	r1, [r2, #8]
 8001308:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800130a:	f3ef 8211 	mrs	r2, BASEPRI
 800130e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001312:	f383 8811 	msr	BASEPRI, r3
 8001316:	f3bf 8f6f 	isb	sy
 800131a:	f3bf 8f4f 	dsb	sy
 800131e:	60fa      	str	r2, [r7, #12]
 8001320:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001322:	68fa      	ldr	r2, [r7, #12]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 800132a:	bf00      	nop
 800132c:	3710      	adds	r7, #16
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b084      	sub	sp, #16
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d105      	bne.n	800134c <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001340:	b672      	cpsid	i
}
 8001342:	bf00      	nop
 8001344:	f7ff fd6c 	bl	8000e20 <Error_Handler>
 8001348:	bf00      	nop
 800134a:	e7fd      	b.n	8001348 <stm32_lock_release+0x16>
  lock->nesting_level--;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	7a1b      	ldrb	r3, [r3, #8]
 8001350:	3b01      	subs	r3, #1
 8001352:	b2da      	uxtb	r2, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	7a1b      	ldrb	r3, [r3, #8]
 800135c:	2b01      	cmp	r3, #1
 800135e:	d905      	bls.n	800136c <stm32_lock_release+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001360:	b672      	cpsid	i
}
 8001362:	bf00      	nop
 8001364:	f7ff fd5c 	bl	8000e20 <Error_Handler>
 8001368:	bf00      	nop
 800136a:	e7fd      	b.n	8001368 <stm32_lock_release+0x36>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	7a1b      	ldrb	r3, [r3, #8]
 8001370:	461a      	mov	r2, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001378:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8001380:	bf00      	nop
}
 8001382:	bf00      	nop
 8001384:	3710      	adds	r7, #16
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	b082      	sub	sp, #8
 800138e:	af00      	add	r7, sp, #0
 8001390:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d105      	bne.n	80013a4 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 8001398:	f005 fd94 	bl	8006ec4 <__errno>
 800139c:	4603      	mov	r3, r0
 800139e:	2216      	movs	r2, #22
 80013a0:	601a      	str	r2, [r3, #0]
    return;
 80013a2:	e016      	b.n	80013d2 <__retarget_lock_init_recursive+0x48>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 80013a4:	200c      	movs	r0, #12
 80013a6:	f005 f961 	bl	800666c <malloc>
 80013aa:	4603      	mov	r3, r0
 80013ac:	461a      	mov	r2, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d005      	beq.n	80013c6 <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff ff63 	bl	800128a <stm32_lock_init>
    return;
 80013c4:	e005      	b.n	80013d2 <__retarget_lock_init_recursive+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 80013c6:	b672      	cpsid	i
}
 80013c8:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 80013ca:	f7ff fd29 	bl	8000e20 <Error_Handler>
 80013ce:	bf00      	nop
 80013d0:	e7fd      	b.n	80013ce <__retarget_lock_init_recursive+0x44>
}
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d105      	bne.n	80013f2 <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80013e6:	b672      	cpsid	i
}
 80013e8:	bf00      	nop
 80013ea:	f7ff fd19 	bl	8000e20 <Error_Handler>
 80013ee:	bf00      	nop
 80013f0:	e7fd      	b.n	80013ee <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff ff6a 	bl	80012ce <stm32_lock_acquire>
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}

08001402 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8001402:	b580      	push	{r7, lr}
 8001404:	b082      	sub	sp, #8
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d105      	bne.n	800141c <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001410:	b672      	cpsid	i
}
 8001412:	bf00      	nop
 8001414:	f7ff fd04 	bl	8000e20 <Error_Handler>
 8001418:	bf00      	nop
 800141a:	e7fd      	b.n	8001418 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4618      	mov	r0, r3
 8001420:	f7ff ff87 	bl	8001332 <stm32_lock_release>
}
 8001424:	bf00      	nop
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001430:	4b0e      	ldr	r3, [pc, #56]	@ (800146c <HAL_Init+0x40>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a0d      	ldr	r2, [pc, #52]	@ (800146c <HAL_Init+0x40>)
 8001436:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800143a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800143c:	4b0b      	ldr	r3, [pc, #44]	@ (800146c <HAL_Init+0x40>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a0a      	ldr	r2, [pc, #40]	@ (800146c <HAL_Init+0x40>)
 8001442:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001446:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001448:	4b08      	ldr	r3, [pc, #32]	@ (800146c <HAL_Init+0x40>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a07      	ldr	r2, [pc, #28]	@ (800146c <HAL_Init+0x40>)
 800144e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001452:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001454:	2003      	movs	r0, #3
 8001456:	f000 f8d8 	bl	800160a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800145a:	200f      	movs	r0, #15
 800145c:	f7ff fd12 	bl	8000e84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001460:	f7ff fce4 	bl	8000e2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001464:	2300      	movs	r3, #0
}
 8001466:	4618      	mov	r0, r3
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40023c00 	.word	0x40023c00

08001470 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001474:	4b06      	ldr	r3, [pc, #24]	@ (8001490 <HAL_IncTick+0x20>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	461a      	mov	r2, r3
 800147a:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <HAL_IncTick+0x24>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4413      	add	r3, r2
 8001480:	4a04      	ldr	r2, [pc, #16]	@ (8001494 <HAL_IncTick+0x24>)
 8001482:	6013      	str	r3, [r2, #0]
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	2000001c 	.word	0x2000001c
 8001494:	20000254 	.word	0x20000254

08001498 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  return uwTick;
 800149c:	4b03      	ldr	r3, [pc, #12]	@ (80014ac <HAL_GetTick+0x14>)
 800149e:	681b      	ldr	r3, [r3, #0]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	20000254 	.word	0x20000254

080014b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b085      	sub	sp, #20
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	f003 0307 	and.w	r3, r3, #7
 80014be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014c0:	4b0c      	ldr	r3, [pc, #48]	@ (80014f4 <__NVIC_SetPriorityGrouping+0x44>)
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014c6:	68ba      	ldr	r2, [r7, #8]
 80014c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014cc:	4013      	ands	r3, r2
 80014ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014e2:	4a04      	ldr	r2, [pc, #16]	@ (80014f4 <__NVIC_SetPriorityGrouping+0x44>)
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	60d3      	str	r3, [r2, #12]
}
 80014e8:	bf00      	nop
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014fc:	4b04      	ldr	r3, [pc, #16]	@ (8001510 <__NVIC_GetPriorityGrouping+0x18>)
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	0a1b      	lsrs	r3, r3, #8
 8001502:	f003 0307 	and.w	r3, r3, #7
}
 8001506:	4618      	mov	r0, r3
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr
 8001510:	e000ed00 	.word	0xe000ed00

08001514 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800151e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001522:	2b00      	cmp	r3, #0
 8001524:	db0b      	blt.n	800153e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	f003 021f 	and.w	r2, r3, #31
 800152c:	4907      	ldr	r1, [pc, #28]	@ (800154c <__NVIC_EnableIRQ+0x38>)
 800152e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001532:	095b      	lsrs	r3, r3, #5
 8001534:	2001      	movs	r0, #1
 8001536:	fa00 f202 	lsl.w	r2, r0, r2
 800153a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800153e:	bf00      	nop
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	e000e100 	.word	0xe000e100

08001550 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	6039      	str	r1, [r7, #0]
 800155a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800155c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001560:	2b00      	cmp	r3, #0
 8001562:	db0a      	blt.n	800157a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	b2da      	uxtb	r2, r3
 8001568:	490c      	ldr	r1, [pc, #48]	@ (800159c <__NVIC_SetPriority+0x4c>)
 800156a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800156e:	0112      	lsls	r2, r2, #4
 8001570:	b2d2      	uxtb	r2, r2
 8001572:	440b      	add	r3, r1
 8001574:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001578:	e00a      	b.n	8001590 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	b2da      	uxtb	r2, r3
 800157e:	4908      	ldr	r1, [pc, #32]	@ (80015a0 <__NVIC_SetPriority+0x50>)
 8001580:	79fb      	ldrb	r3, [r7, #7]
 8001582:	f003 030f 	and.w	r3, r3, #15
 8001586:	3b04      	subs	r3, #4
 8001588:	0112      	lsls	r2, r2, #4
 800158a:	b2d2      	uxtb	r2, r2
 800158c:	440b      	add	r3, r1
 800158e:	761a      	strb	r2, [r3, #24]
}
 8001590:	bf00      	nop
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr
 800159c:	e000e100 	.word	0xe000e100
 80015a0:	e000ed00 	.word	0xe000ed00

080015a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b089      	sub	sp, #36	@ 0x24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	f003 0307 	and.w	r3, r3, #7
 80015b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	f1c3 0307 	rsb	r3, r3, #7
 80015be:	2b04      	cmp	r3, #4
 80015c0:	bf28      	it	cs
 80015c2:	2304      	movcs	r3, #4
 80015c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	3304      	adds	r3, #4
 80015ca:	2b06      	cmp	r3, #6
 80015cc:	d902      	bls.n	80015d4 <NVIC_EncodePriority+0x30>
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	3b03      	subs	r3, #3
 80015d2:	e000      	b.n	80015d6 <NVIC_EncodePriority+0x32>
 80015d4:	2300      	movs	r3, #0
 80015d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d8:	f04f 32ff 	mov.w	r2, #4294967295
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	fa02 f303 	lsl.w	r3, r2, r3
 80015e2:	43da      	mvns	r2, r3
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	401a      	ands	r2, r3
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015ec:	f04f 31ff 	mov.w	r1, #4294967295
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	fa01 f303 	lsl.w	r3, r1, r3
 80015f6:	43d9      	mvns	r1, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015fc:	4313      	orrs	r3, r2
         );
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3724      	adds	r7, #36	@ 0x24
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr

0800160a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	b082      	sub	sp, #8
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f7ff ff4c 	bl	80014b0 <__NVIC_SetPriorityGrouping>
}
 8001618:	bf00      	nop
 800161a:	3708      	adds	r7, #8
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001620:	b580      	push	{r7, lr}
 8001622:	b086      	sub	sp, #24
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	60b9      	str	r1, [r7, #8]
 800162a:	607a      	str	r2, [r7, #4]
 800162c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800162e:	2300      	movs	r3, #0
 8001630:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001632:	f7ff ff61 	bl	80014f8 <__NVIC_GetPriorityGrouping>
 8001636:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001638:	687a      	ldr	r2, [r7, #4]
 800163a:	68b9      	ldr	r1, [r7, #8]
 800163c:	6978      	ldr	r0, [r7, #20]
 800163e:	f7ff ffb1 	bl	80015a4 <NVIC_EncodePriority>
 8001642:	4602      	mov	r2, r0
 8001644:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001648:	4611      	mov	r1, r2
 800164a:	4618      	mov	r0, r3
 800164c:	f7ff ff80 	bl	8001550 <__NVIC_SetPriority>
}
 8001650:	bf00      	nop
 8001652:	3718      	adds	r7, #24
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}

08001658 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	4603      	mov	r3, r0
 8001660:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001666:	4618      	mov	r0, r3
 8001668:	f7ff ff54 	bl	8001514 <__NVIC_EnableIRQ>
}
 800166c:	bf00      	nop
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}

08001674 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001680:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001682:	f7ff ff09 	bl	8001498 <HAL_GetTick>
 8001686:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800168e:	b2db      	uxtb	r3, r3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d008      	beq.n	80016a6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2280      	movs	r2, #128	@ 0x80
 8001698:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	e052      	b.n	800174c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f022 0216 	bic.w	r2, r2, #22
 80016b4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	695a      	ldr	r2, [r3, #20]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80016c4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d103      	bne.n	80016d6 <HAL_DMA_Abort+0x62>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d007      	beq.n	80016e6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f022 0208 	bic.w	r2, r2, #8
 80016e4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f022 0201 	bic.w	r2, r2, #1
 80016f4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016f6:	e013      	b.n	8001720 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80016f8:	f7ff fece 	bl	8001498 <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	68bb      	ldr	r3, [r7, #8]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b05      	cmp	r3, #5
 8001704:	d90c      	bls.n	8001720 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2220      	movs	r2, #32
 800170a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2203      	movs	r2, #3
 8001710:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800171c:	2303      	movs	r3, #3
 800171e:	e015      	b.n	800174c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	2b00      	cmp	r3, #0
 800172c:	d1e4      	bne.n	80016f8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001732:	223f      	movs	r2, #63	@ 0x3f
 8001734:	409a      	lsls	r2, r3
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2201      	movs	r2, #1
 800173e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2200      	movs	r2, #0
 8001746:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800174a:	2300      	movs	r3, #0
}
 800174c:	4618      	mov	r0, r3
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}

08001754 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001762:	b2db      	uxtb	r3, r3
 8001764:	2b02      	cmp	r3, #2
 8001766:	d004      	beq.n	8001772 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2280      	movs	r2, #128	@ 0x80
 800176c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e00c      	b.n	800178c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2205      	movs	r2, #5
 8001776:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f022 0201 	bic.w	r2, r2, #1
 8001788:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800178a:	2300      	movs	r3, #0
}
 800178c:	4618      	mov	r0, r3
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001798:	b480      	push	{r7}
 800179a:	b089      	sub	sp, #36	@ 0x24
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017a2:	2300      	movs	r3, #0
 80017a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017a6:	2300      	movs	r3, #0
 80017a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017ae:	2300      	movs	r3, #0
 80017b0:	61fb      	str	r3, [r7, #28]
 80017b2:	e159      	b.n	8001a68 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80017b4:	2201      	movs	r2, #1
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	fa02 f303 	lsl.w	r3, r2, r3
 80017bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	697a      	ldr	r2, [r7, #20]
 80017c4:	4013      	ands	r3, r2
 80017c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017c8:	693a      	ldr	r2, [r7, #16]
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	f040 8148 	bne.w	8001a62 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	f003 0303 	and.w	r3, r3, #3
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d005      	beq.n	80017ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d130      	bne.n	800184c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	2203      	movs	r2, #3
 80017f6:	fa02 f303 	lsl.w	r3, r2, r3
 80017fa:	43db      	mvns	r3, r3
 80017fc:	69ba      	ldr	r2, [r7, #24]
 80017fe:	4013      	ands	r3, r2
 8001800:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	68da      	ldr	r2, [r3, #12]
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	fa02 f303 	lsl.w	r3, r2, r3
 800180e:	69ba      	ldr	r2, [r7, #24]
 8001810:	4313      	orrs	r3, r2
 8001812:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	69ba      	ldr	r2, [r7, #24]
 8001818:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001820:	2201      	movs	r2, #1
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	fa02 f303 	lsl.w	r3, r2, r3
 8001828:	43db      	mvns	r3, r3
 800182a:	69ba      	ldr	r2, [r7, #24]
 800182c:	4013      	ands	r3, r2
 800182e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	091b      	lsrs	r3, r3, #4
 8001836:	f003 0201 	and.w	r2, r3, #1
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	fa02 f303 	lsl.w	r3, r2, r3
 8001840:	69ba      	ldr	r2, [r7, #24]
 8001842:	4313      	orrs	r3, r2
 8001844:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	69ba      	ldr	r2, [r7, #24]
 800184a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f003 0303 	and.w	r3, r3, #3
 8001854:	2b03      	cmp	r3, #3
 8001856:	d017      	beq.n	8001888 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	2203      	movs	r2, #3
 8001864:	fa02 f303 	lsl.w	r3, r2, r3
 8001868:	43db      	mvns	r3, r3
 800186a:	69ba      	ldr	r2, [r7, #24]
 800186c:	4013      	ands	r3, r2
 800186e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	689a      	ldr	r2, [r3, #8]
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	fa02 f303 	lsl.w	r3, r2, r3
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	4313      	orrs	r3, r2
 8001880:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f003 0303 	and.w	r3, r3, #3
 8001890:	2b02      	cmp	r3, #2
 8001892:	d123      	bne.n	80018dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	08da      	lsrs	r2, r3, #3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	3208      	adds	r2, #8
 800189c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	f003 0307 	and.w	r3, r3, #7
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	220f      	movs	r2, #15
 80018ac:	fa02 f303 	lsl.w	r3, r2, r3
 80018b0:	43db      	mvns	r3, r3
 80018b2:	69ba      	ldr	r2, [r7, #24]
 80018b4:	4013      	ands	r3, r2
 80018b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	691a      	ldr	r2, [r3, #16]
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	f003 0307 	and.w	r3, r3, #7
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	69ba      	ldr	r2, [r7, #24]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	08da      	lsrs	r2, r3, #3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	3208      	adds	r2, #8
 80018d6:	69b9      	ldr	r1, [r7, #24]
 80018d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	2203      	movs	r2, #3
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	43db      	mvns	r3, r3
 80018ee:	69ba      	ldr	r2, [r7, #24]
 80018f0:	4013      	ands	r3, r2
 80018f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f003 0203 	and.w	r2, r3, #3
 80018fc:	69fb      	ldr	r3, [r7, #28]
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	69ba      	ldr	r2, [r7, #24]
 8001906:	4313      	orrs	r3, r2
 8001908:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	69ba      	ldr	r2, [r7, #24]
 800190e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001918:	2b00      	cmp	r3, #0
 800191a:	f000 80a2 	beq.w	8001a62 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	4b57      	ldr	r3, [pc, #348]	@ (8001a80 <HAL_GPIO_Init+0x2e8>)
 8001924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001926:	4a56      	ldr	r2, [pc, #344]	@ (8001a80 <HAL_GPIO_Init+0x2e8>)
 8001928:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800192c:	6453      	str	r3, [r2, #68]	@ 0x44
 800192e:	4b54      	ldr	r3, [pc, #336]	@ (8001a80 <HAL_GPIO_Init+0x2e8>)
 8001930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001932:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800193a:	4a52      	ldr	r2, [pc, #328]	@ (8001a84 <HAL_GPIO_Init+0x2ec>)
 800193c:	69fb      	ldr	r3, [r7, #28]
 800193e:	089b      	lsrs	r3, r3, #2
 8001940:	3302      	adds	r3, #2
 8001942:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001946:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	f003 0303 	and.w	r3, r3, #3
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	220f      	movs	r2, #15
 8001952:	fa02 f303 	lsl.w	r3, r2, r3
 8001956:	43db      	mvns	r3, r3
 8001958:	69ba      	ldr	r2, [r7, #24]
 800195a:	4013      	ands	r3, r2
 800195c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4a49      	ldr	r2, [pc, #292]	@ (8001a88 <HAL_GPIO_Init+0x2f0>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d019      	beq.n	800199a <HAL_GPIO_Init+0x202>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4a48      	ldr	r2, [pc, #288]	@ (8001a8c <HAL_GPIO_Init+0x2f4>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d013      	beq.n	8001996 <HAL_GPIO_Init+0x1fe>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4a47      	ldr	r2, [pc, #284]	@ (8001a90 <HAL_GPIO_Init+0x2f8>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d00d      	beq.n	8001992 <HAL_GPIO_Init+0x1fa>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a46      	ldr	r2, [pc, #280]	@ (8001a94 <HAL_GPIO_Init+0x2fc>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d007      	beq.n	800198e <HAL_GPIO_Init+0x1f6>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a45      	ldr	r2, [pc, #276]	@ (8001a98 <HAL_GPIO_Init+0x300>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d101      	bne.n	800198a <HAL_GPIO_Init+0x1f2>
 8001986:	2304      	movs	r3, #4
 8001988:	e008      	b.n	800199c <HAL_GPIO_Init+0x204>
 800198a:	2307      	movs	r3, #7
 800198c:	e006      	b.n	800199c <HAL_GPIO_Init+0x204>
 800198e:	2303      	movs	r3, #3
 8001990:	e004      	b.n	800199c <HAL_GPIO_Init+0x204>
 8001992:	2302      	movs	r3, #2
 8001994:	e002      	b.n	800199c <HAL_GPIO_Init+0x204>
 8001996:	2301      	movs	r3, #1
 8001998:	e000      	b.n	800199c <HAL_GPIO_Init+0x204>
 800199a:	2300      	movs	r3, #0
 800199c:	69fa      	ldr	r2, [r7, #28]
 800199e:	f002 0203 	and.w	r2, r2, #3
 80019a2:	0092      	lsls	r2, r2, #2
 80019a4:	4093      	lsls	r3, r2
 80019a6:	69ba      	ldr	r2, [r7, #24]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019ac:	4935      	ldr	r1, [pc, #212]	@ (8001a84 <HAL_GPIO_Init+0x2ec>)
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	089b      	lsrs	r3, r3, #2
 80019b2:	3302      	adds	r3, #2
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019ba:	4b38      	ldr	r3, [pc, #224]	@ (8001a9c <HAL_GPIO_Init+0x304>)
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	43db      	mvns	r3, r3
 80019c4:	69ba      	ldr	r2, [r7, #24]
 80019c6:	4013      	ands	r3, r2
 80019c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d003      	beq.n	80019de <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80019d6:	69ba      	ldr	r2, [r7, #24]
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	4313      	orrs	r3, r2
 80019dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019de:	4a2f      	ldr	r2, [pc, #188]	@ (8001a9c <HAL_GPIO_Init+0x304>)
 80019e0:	69bb      	ldr	r3, [r7, #24]
 80019e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019e4:	4b2d      	ldr	r3, [pc, #180]	@ (8001a9c <HAL_GPIO_Init+0x304>)
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	43db      	mvns	r3, r3
 80019ee:	69ba      	ldr	r2, [r7, #24]
 80019f0:	4013      	ands	r3, r2
 80019f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d003      	beq.n	8001a08 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a08:	4a24      	ldr	r2, [pc, #144]	@ (8001a9c <HAL_GPIO_Init+0x304>)
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a0e:	4b23      	ldr	r3, [pc, #140]	@ (8001a9c <HAL_GPIO_Init+0x304>)
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	43db      	mvns	r3, r3
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d003      	beq.n	8001a32 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a32:	4a1a      	ldr	r2, [pc, #104]	@ (8001a9c <HAL_GPIO_Init+0x304>)
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a38:	4b18      	ldr	r3, [pc, #96]	@ (8001a9c <HAL_GPIO_Init+0x304>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	43db      	mvns	r3, r3
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	4013      	ands	r3, r2
 8001a46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d003      	beq.n	8001a5c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a5c:	4a0f      	ldr	r2, [pc, #60]	@ (8001a9c <HAL_GPIO_Init+0x304>)
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	3301      	adds	r3, #1
 8001a66:	61fb      	str	r3, [r7, #28]
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	2b0f      	cmp	r3, #15
 8001a6c:	f67f aea2 	bls.w	80017b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a70:	bf00      	nop
 8001a72:	bf00      	nop
 8001a74:	3724      	adds	r7, #36	@ 0x24
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	40023800 	.word	0x40023800
 8001a84:	40013800 	.word	0x40013800
 8001a88:	40020000 	.word	0x40020000
 8001a8c:	40020400 	.word	0x40020400
 8001a90:	40020800 	.word	0x40020800
 8001a94:	40020c00 	.word	0x40020c00
 8001a98:	40021000 	.word	0x40021000
 8001a9c:	40013c00 	.word	0x40013c00

08001aa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	807b      	strh	r3, [r7, #2]
 8001aac:	4613      	mov	r3, r2
 8001aae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ab0:	787b      	ldrb	r3, [r7, #1]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d003      	beq.n	8001abe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ab6:	887a      	ldrh	r2, [r7, #2]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001abc:	e003      	b.n	8001ac6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001abe:	887b      	ldrh	r3, [r7, #2]
 8001ac0:	041a      	lsls	r2, r3, #16
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	619a      	str	r2, [r3, #24]
}
 8001ac6:	bf00      	nop
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
	...

08001ad4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e267      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d075      	beq.n	8001bde <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001af2:	4b88      	ldr	r3, [pc, #544]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f003 030c 	and.w	r3, r3, #12
 8001afa:	2b04      	cmp	r3, #4
 8001afc:	d00c      	beq.n	8001b18 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001afe:	4b85      	ldr	r3, [pc, #532]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b06:	2b08      	cmp	r3, #8
 8001b08:	d112      	bne.n	8001b30 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b0a:	4b82      	ldr	r3, [pc, #520]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b16:	d10b      	bne.n	8001b30 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b18:	4b7e      	ldr	r3, [pc, #504]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d05b      	beq.n	8001bdc <HAL_RCC_OscConfig+0x108>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d157      	bne.n	8001bdc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e242      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b38:	d106      	bne.n	8001b48 <HAL_RCC_OscConfig+0x74>
 8001b3a:	4b76      	ldr	r3, [pc, #472]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a75      	ldr	r2, [pc, #468]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b44:	6013      	str	r3, [r2, #0]
 8001b46:	e01d      	b.n	8001b84 <HAL_RCC_OscConfig+0xb0>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b50:	d10c      	bne.n	8001b6c <HAL_RCC_OscConfig+0x98>
 8001b52:	4b70      	ldr	r3, [pc, #448]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a6f      	ldr	r2, [pc, #444]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b5c:	6013      	str	r3, [r2, #0]
 8001b5e:	4b6d      	ldr	r3, [pc, #436]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a6c      	ldr	r2, [pc, #432]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b68:	6013      	str	r3, [r2, #0]
 8001b6a:	e00b      	b.n	8001b84 <HAL_RCC_OscConfig+0xb0>
 8001b6c:	4b69      	ldr	r3, [pc, #420]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a68      	ldr	r2, [pc, #416]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b76:	6013      	str	r3, [r2, #0]
 8001b78:	4b66      	ldr	r3, [pc, #408]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a65      	ldr	r2, [pc, #404]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001b7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d013      	beq.n	8001bb4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b8c:	f7ff fc84 	bl	8001498 <HAL_GetTick>
 8001b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b92:	e008      	b.n	8001ba6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b94:	f7ff fc80 	bl	8001498 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b64      	cmp	r3, #100	@ 0x64
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e207      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ba6:	4b5b      	ldr	r3, [pc, #364]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d0f0      	beq.n	8001b94 <HAL_RCC_OscConfig+0xc0>
 8001bb2:	e014      	b.n	8001bde <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb4:	f7ff fc70 	bl	8001498 <HAL_GetTick>
 8001bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bba:	e008      	b.n	8001bce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bbc:	f7ff fc6c 	bl	8001498 <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b64      	cmp	r3, #100	@ 0x64
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e1f3      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bce:	4b51      	ldr	r3, [pc, #324]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d1f0      	bne.n	8001bbc <HAL_RCC_OscConfig+0xe8>
 8001bda:	e000      	b.n	8001bde <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0302 	and.w	r3, r3, #2
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d063      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001bea:	4b4a      	ldr	r3, [pc, #296]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f003 030c 	and.w	r3, r3, #12
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d00b      	beq.n	8001c0e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bf6:	4b47      	ldr	r3, [pc, #284]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001bfe:	2b08      	cmp	r3, #8
 8001c00:	d11c      	bne.n	8001c3c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c02:	4b44      	ldr	r3, [pc, #272]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d116      	bne.n	8001c3c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c0e:	4b41      	ldr	r3, [pc, #260]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d005      	beq.n	8001c26 <HAL_RCC_OscConfig+0x152>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	68db      	ldr	r3, [r3, #12]
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d001      	beq.n	8001c26 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e1c7      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c26:	4b3b      	ldr	r3, [pc, #236]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	00db      	lsls	r3, r3, #3
 8001c34:	4937      	ldr	r1, [pc, #220]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001c36:	4313      	orrs	r3, r2
 8001c38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c3a:	e03a      	b.n	8001cb2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d020      	beq.n	8001c86 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c44:	4b34      	ldr	r3, [pc, #208]	@ (8001d18 <HAL_RCC_OscConfig+0x244>)
 8001c46:	2201      	movs	r2, #1
 8001c48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c4a:	f7ff fc25 	bl	8001498 <HAL_GetTick>
 8001c4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c50:	e008      	b.n	8001c64 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c52:	f7ff fc21 	bl	8001498 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d901      	bls.n	8001c64 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	e1a8      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c64:	4b2b      	ldr	r3, [pc, #172]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 0302 	and.w	r3, r3, #2
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d0f0      	beq.n	8001c52 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c70:	4b28      	ldr	r3, [pc, #160]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	691b      	ldr	r3, [r3, #16]
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	4925      	ldr	r1, [pc, #148]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001c80:	4313      	orrs	r3, r2
 8001c82:	600b      	str	r3, [r1, #0]
 8001c84:	e015      	b.n	8001cb2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c86:	4b24      	ldr	r3, [pc, #144]	@ (8001d18 <HAL_RCC_OscConfig+0x244>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c8c:	f7ff fc04 	bl	8001498 <HAL_GetTick>
 8001c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c92:	e008      	b.n	8001ca6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c94:	f7ff fc00 	bl	8001498 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e187      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ca6:	4b1b      	ldr	r3, [pc, #108]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d1f0      	bne.n	8001c94 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0308 	and.w	r3, r3, #8
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d036      	beq.n	8001d2c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	695b      	ldr	r3, [r3, #20]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d016      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cc6:	4b15      	ldr	r3, [pc, #84]	@ (8001d1c <HAL_RCC_OscConfig+0x248>)
 8001cc8:	2201      	movs	r2, #1
 8001cca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ccc:	f7ff fbe4 	bl	8001498 <HAL_GetTick>
 8001cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cd2:	e008      	b.n	8001ce6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cd4:	f7ff fbe0 	bl	8001498 <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e167      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8001d14 <HAL_RCC_OscConfig+0x240>)
 8001ce8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d0f0      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x200>
 8001cf2:	e01b      	b.n	8001d2c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cf4:	4b09      	ldr	r3, [pc, #36]	@ (8001d1c <HAL_RCC_OscConfig+0x248>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cfa:	f7ff fbcd 	bl	8001498 <HAL_GetTick>
 8001cfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d00:	e00e      	b.n	8001d20 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d02:	f7ff fbc9 	bl	8001498 <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d907      	bls.n	8001d20 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e150      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
 8001d14:	40023800 	.word	0x40023800
 8001d18:	42470000 	.word	0x42470000
 8001d1c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d20:	4b88      	ldr	r3, [pc, #544]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001d22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d24:	f003 0302 	and.w	r3, r3, #2
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d1ea      	bne.n	8001d02 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f003 0304 	and.w	r3, r3, #4
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	f000 8097 	beq.w	8001e68 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d3e:	4b81      	ldr	r3, [pc, #516]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d10f      	bne.n	8001d6a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60bb      	str	r3, [r7, #8]
 8001d4e:	4b7d      	ldr	r3, [pc, #500]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d52:	4a7c      	ldr	r2, [pc, #496]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001d54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d5a:	4b7a      	ldr	r3, [pc, #488]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d62:	60bb      	str	r3, [r7, #8]
 8001d64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d66:	2301      	movs	r3, #1
 8001d68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d6a:	4b77      	ldr	r3, [pc, #476]	@ (8001f48 <HAL_RCC_OscConfig+0x474>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d118      	bne.n	8001da8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d76:	4b74      	ldr	r3, [pc, #464]	@ (8001f48 <HAL_RCC_OscConfig+0x474>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a73      	ldr	r2, [pc, #460]	@ (8001f48 <HAL_RCC_OscConfig+0x474>)
 8001d7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d82:	f7ff fb89 	bl	8001498 <HAL_GetTick>
 8001d86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d88:	e008      	b.n	8001d9c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d8a:	f7ff fb85 	bl	8001498 <HAL_GetTick>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d901      	bls.n	8001d9c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e10c      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d9c:	4b6a      	ldr	r3, [pc, #424]	@ (8001f48 <HAL_RCC_OscConfig+0x474>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d0f0      	beq.n	8001d8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d106      	bne.n	8001dbe <HAL_RCC_OscConfig+0x2ea>
 8001db0:	4b64      	ldr	r3, [pc, #400]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001db2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001db4:	4a63      	ldr	r2, [pc, #396]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001db6:	f043 0301 	orr.w	r3, r3, #1
 8001dba:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dbc:	e01c      	b.n	8001df8 <HAL_RCC_OscConfig+0x324>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	2b05      	cmp	r3, #5
 8001dc4:	d10c      	bne.n	8001de0 <HAL_RCC_OscConfig+0x30c>
 8001dc6:	4b5f      	ldr	r3, [pc, #380]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001dc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dca:	4a5e      	ldr	r2, [pc, #376]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001dcc:	f043 0304 	orr.w	r3, r3, #4
 8001dd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dd2:	4b5c      	ldr	r3, [pc, #368]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001dd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dd6:	4a5b      	ldr	r2, [pc, #364]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001dd8:	f043 0301 	orr.w	r3, r3, #1
 8001ddc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dde:	e00b      	b.n	8001df8 <HAL_RCC_OscConfig+0x324>
 8001de0:	4b58      	ldr	r3, [pc, #352]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001de2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001de4:	4a57      	ldr	r2, [pc, #348]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001de6:	f023 0301 	bic.w	r3, r3, #1
 8001dea:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dec:	4b55      	ldr	r3, [pc, #340]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001dee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001df0:	4a54      	ldr	r2, [pc, #336]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001df2:	f023 0304 	bic.w	r3, r3, #4
 8001df6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d015      	beq.n	8001e2c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e00:	f7ff fb4a 	bl	8001498 <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e06:	e00a      	b.n	8001e1e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e08:	f7ff fb46 	bl	8001498 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d901      	bls.n	8001e1e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e0cb      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e1e:	4b49      	ldr	r3, [pc, #292]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d0ee      	beq.n	8001e08 <HAL_RCC_OscConfig+0x334>
 8001e2a:	e014      	b.n	8001e56 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e2c:	f7ff fb34 	bl	8001498 <HAL_GetTick>
 8001e30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e32:	e00a      	b.n	8001e4a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e34:	f7ff fb30 	bl	8001498 <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e0b5      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e4a:	4b3e      	ldr	r3, [pc, #248]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001e4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e4e:	f003 0302 	and.w	r3, r3, #2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d1ee      	bne.n	8001e34 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001e56:	7dfb      	ldrb	r3, [r7, #23]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d105      	bne.n	8001e68 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e5c:	4b39      	ldr	r3, [pc, #228]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e60:	4a38      	ldr	r2, [pc, #224]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001e62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e66:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	699b      	ldr	r3, [r3, #24]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	f000 80a1 	beq.w	8001fb4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e72:	4b34      	ldr	r3, [pc, #208]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f003 030c 	and.w	r3, r3, #12
 8001e7a:	2b08      	cmp	r3, #8
 8001e7c:	d05c      	beq.n	8001f38 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d141      	bne.n	8001f0a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e86:	4b31      	ldr	r3, [pc, #196]	@ (8001f4c <HAL_RCC_OscConfig+0x478>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e8c:	f7ff fb04 	bl	8001498 <HAL_GetTick>
 8001e90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e92:	e008      	b.n	8001ea6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e94:	f7ff fb00 	bl	8001498 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d901      	bls.n	8001ea6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e087      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ea6:	4b27      	ldr	r3, [pc, #156]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d1f0      	bne.n	8001e94 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	69da      	ldr	r2, [r3, #28]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a1b      	ldr	r3, [r3, #32]
 8001eba:	431a      	orrs	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec0:	019b      	lsls	r3, r3, #6
 8001ec2:	431a      	orrs	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ec8:	085b      	lsrs	r3, r3, #1
 8001eca:	3b01      	subs	r3, #1
 8001ecc:	041b      	lsls	r3, r3, #16
 8001ece:	431a      	orrs	r2, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ed4:	061b      	lsls	r3, r3, #24
 8001ed6:	491b      	ldr	r1, [pc, #108]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001edc:	4b1b      	ldr	r3, [pc, #108]	@ (8001f4c <HAL_RCC_OscConfig+0x478>)
 8001ede:	2201      	movs	r2, #1
 8001ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee2:	f7ff fad9 	bl	8001498 <HAL_GetTick>
 8001ee6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ee8:	e008      	b.n	8001efc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eea:	f7ff fad5 	bl	8001498 <HAL_GetTick>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d901      	bls.n	8001efc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e05c      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001efc:	4b11      	ldr	r3, [pc, #68]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d0f0      	beq.n	8001eea <HAL_RCC_OscConfig+0x416>
 8001f08:	e054      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f0a:	4b10      	ldr	r3, [pc, #64]	@ (8001f4c <HAL_RCC_OscConfig+0x478>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f10:	f7ff fac2 	bl	8001498 <HAL_GetTick>
 8001f14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f16:	e008      	b.n	8001f2a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f18:	f7ff fabe 	bl	8001498 <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d901      	bls.n	8001f2a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e045      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f2a:	4b06      	ldr	r3, [pc, #24]	@ (8001f44 <HAL_RCC_OscConfig+0x470>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d1f0      	bne.n	8001f18 <HAL_RCC_OscConfig+0x444>
 8001f36:	e03d      	b.n	8001fb4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d107      	bne.n	8001f50 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e038      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
 8001f44:	40023800 	.word	0x40023800
 8001f48:	40007000 	.word	0x40007000
 8001f4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f50:	4b1b      	ldr	r3, [pc, #108]	@ (8001fc0 <HAL_RCC_OscConfig+0x4ec>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	699b      	ldr	r3, [r3, #24]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d028      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d121      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d11a      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f7a:	68fa      	ldr	r2, [r7, #12]
 8001f7c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001f80:	4013      	ands	r3, r2
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001f86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d111      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f96:	085b      	lsrs	r3, r3, #1
 8001f98:	3b01      	subs	r3, #1
 8001f9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d107      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001faa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d001      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e000      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	40023800 	.word	0x40023800

08001fc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d101      	bne.n	8001fd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e0cc      	b.n	8002172 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fd8:	4b68      	ldr	r3, [pc, #416]	@ (800217c <HAL_RCC_ClockConfig+0x1b8>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 0307 	and.w	r3, r3, #7
 8001fe0:	683a      	ldr	r2, [r7, #0]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d90c      	bls.n	8002000 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fe6:	4b65      	ldr	r3, [pc, #404]	@ (800217c <HAL_RCC_ClockConfig+0x1b8>)
 8001fe8:	683a      	ldr	r2, [r7, #0]
 8001fea:	b2d2      	uxtb	r2, r2
 8001fec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fee:	4b63      	ldr	r3, [pc, #396]	@ (800217c <HAL_RCC_ClockConfig+0x1b8>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	683a      	ldr	r2, [r7, #0]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d001      	beq.n	8002000 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e0b8      	b.n	8002172 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0302 	and.w	r3, r3, #2
 8002008:	2b00      	cmp	r3, #0
 800200a:	d020      	beq.n	800204e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 0304 	and.w	r3, r3, #4
 8002014:	2b00      	cmp	r3, #0
 8002016:	d005      	beq.n	8002024 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002018:	4b59      	ldr	r3, [pc, #356]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	4a58      	ldr	r2, [pc, #352]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 800201e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002022:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0308 	and.w	r3, r3, #8
 800202c:	2b00      	cmp	r3, #0
 800202e:	d005      	beq.n	800203c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002030:	4b53      	ldr	r3, [pc, #332]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	4a52      	ldr	r2, [pc, #328]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002036:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800203a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800203c:	4b50      	ldr	r3, [pc, #320]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	494d      	ldr	r1, [pc, #308]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 800204a:	4313      	orrs	r3, r2
 800204c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b00      	cmp	r3, #0
 8002058:	d044      	beq.n	80020e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	2b01      	cmp	r3, #1
 8002060:	d107      	bne.n	8002072 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002062:	4b47      	ldr	r3, [pc, #284]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800206a:	2b00      	cmp	r3, #0
 800206c:	d119      	bne.n	80020a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e07f      	b.n	8002172 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	2b02      	cmp	r3, #2
 8002078:	d003      	beq.n	8002082 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800207e:	2b03      	cmp	r3, #3
 8002080:	d107      	bne.n	8002092 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002082:	4b3f      	ldr	r3, [pc, #252]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d109      	bne.n	80020a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e06f      	b.n	8002172 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002092:	4b3b      	ldr	r3, [pc, #236]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	2b00      	cmp	r3, #0
 800209c:	d101      	bne.n	80020a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e067      	b.n	8002172 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020a2:	4b37      	ldr	r3, [pc, #220]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	f023 0203 	bic.w	r2, r3, #3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	4934      	ldr	r1, [pc, #208]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 80020b0:	4313      	orrs	r3, r2
 80020b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020b4:	f7ff f9f0 	bl	8001498 <HAL_GetTick>
 80020b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ba:	e00a      	b.n	80020d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020bc:	f7ff f9ec 	bl	8001498 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d901      	bls.n	80020d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e04f      	b.n	8002172 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	f003 020c 	and.w	r2, r3, #12
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d1eb      	bne.n	80020bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020e4:	4b25      	ldr	r3, [pc, #148]	@ (800217c <HAL_RCC_ClockConfig+0x1b8>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0307 	and.w	r3, r3, #7
 80020ec:	683a      	ldr	r2, [r7, #0]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d20c      	bcs.n	800210c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020f2:	4b22      	ldr	r3, [pc, #136]	@ (800217c <HAL_RCC_ClockConfig+0x1b8>)
 80020f4:	683a      	ldr	r2, [r7, #0]
 80020f6:	b2d2      	uxtb	r2, r2
 80020f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020fa:	4b20      	ldr	r3, [pc, #128]	@ (800217c <HAL_RCC_ClockConfig+0x1b8>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0307 	and.w	r3, r3, #7
 8002102:	683a      	ldr	r2, [r7, #0]
 8002104:	429a      	cmp	r2, r3
 8002106:	d001      	beq.n	800210c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e032      	b.n	8002172 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0304 	and.w	r3, r3, #4
 8002114:	2b00      	cmp	r3, #0
 8002116:	d008      	beq.n	800212a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002118:	4b19      	ldr	r3, [pc, #100]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	4916      	ldr	r1, [pc, #88]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002126:	4313      	orrs	r3, r2
 8002128:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0308 	and.w	r3, r3, #8
 8002132:	2b00      	cmp	r3, #0
 8002134:	d009      	beq.n	800214a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002136:	4b12      	ldr	r3, [pc, #72]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	00db      	lsls	r3, r3, #3
 8002144:	490e      	ldr	r1, [pc, #56]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002146:	4313      	orrs	r3, r2
 8002148:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800214a:	f000 f821 	bl	8002190 <HAL_RCC_GetSysClockFreq>
 800214e:	4602      	mov	r2, r0
 8002150:	4b0b      	ldr	r3, [pc, #44]	@ (8002180 <HAL_RCC_ClockConfig+0x1bc>)
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	091b      	lsrs	r3, r3, #4
 8002156:	f003 030f 	and.w	r3, r3, #15
 800215a:	490a      	ldr	r1, [pc, #40]	@ (8002184 <HAL_RCC_ClockConfig+0x1c0>)
 800215c:	5ccb      	ldrb	r3, [r1, r3]
 800215e:	fa22 f303 	lsr.w	r3, r2, r3
 8002162:	4a09      	ldr	r2, [pc, #36]	@ (8002188 <HAL_RCC_ClockConfig+0x1c4>)
 8002164:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002166:	4b09      	ldr	r3, [pc, #36]	@ (800218c <HAL_RCC_ClockConfig+0x1c8>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4618      	mov	r0, r3
 800216c:	f7fe fe8a 	bl	8000e84 <HAL_InitTick>

  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40023c00 	.word	0x40023c00
 8002180:	40023800 	.word	0x40023800
 8002184:	08007a60 	.word	0x08007a60
 8002188:	20000014 	.word	0x20000014
 800218c:	20000018 	.word	0x20000018

08002190 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002190:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002194:	b090      	sub	sp, #64	@ 0x40
 8002196:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002198:	2300      	movs	r3, #0
 800219a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800219c:	2300      	movs	r3, #0
 800219e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80021a0:	2300      	movs	r3, #0
 80021a2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80021a4:	2300      	movs	r3, #0
 80021a6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021a8:	4b59      	ldr	r3, [pc, #356]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x180>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f003 030c 	and.w	r3, r3, #12
 80021b0:	2b08      	cmp	r3, #8
 80021b2:	d00d      	beq.n	80021d0 <HAL_RCC_GetSysClockFreq+0x40>
 80021b4:	2b08      	cmp	r3, #8
 80021b6:	f200 80a1 	bhi.w	80022fc <HAL_RCC_GetSysClockFreq+0x16c>
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d002      	beq.n	80021c4 <HAL_RCC_GetSysClockFreq+0x34>
 80021be:	2b04      	cmp	r3, #4
 80021c0:	d003      	beq.n	80021ca <HAL_RCC_GetSysClockFreq+0x3a>
 80021c2:	e09b      	b.n	80022fc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80021c4:	4b53      	ldr	r3, [pc, #332]	@ (8002314 <HAL_RCC_GetSysClockFreq+0x184>)
 80021c6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80021c8:	e09b      	b.n	8002302 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80021ca:	4b53      	ldr	r3, [pc, #332]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x188>)
 80021cc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80021ce:	e098      	b.n	8002302 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021d0:	4b4f      	ldr	r3, [pc, #316]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x180>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80021d8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021da:	4b4d      	ldr	r3, [pc, #308]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x180>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d028      	beq.n	8002238 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021e6:	4b4a      	ldr	r3, [pc, #296]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x180>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	099b      	lsrs	r3, r3, #6
 80021ec:	2200      	movs	r2, #0
 80021ee:	623b      	str	r3, [r7, #32]
 80021f0:	627a      	str	r2, [r7, #36]	@ 0x24
 80021f2:	6a3b      	ldr	r3, [r7, #32]
 80021f4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80021f8:	2100      	movs	r1, #0
 80021fa:	4b47      	ldr	r3, [pc, #284]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x188>)
 80021fc:	fb03 f201 	mul.w	r2, r3, r1
 8002200:	2300      	movs	r3, #0
 8002202:	fb00 f303 	mul.w	r3, r0, r3
 8002206:	4413      	add	r3, r2
 8002208:	4a43      	ldr	r2, [pc, #268]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x188>)
 800220a:	fba0 1202 	umull	r1, r2, r0, r2
 800220e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002210:	460a      	mov	r2, r1
 8002212:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002214:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002216:	4413      	add	r3, r2
 8002218:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800221a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800221c:	2200      	movs	r2, #0
 800221e:	61bb      	str	r3, [r7, #24]
 8002220:	61fa      	str	r2, [r7, #28]
 8002222:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002226:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800222a:	f7fe f831 	bl	8000290 <__aeabi_uldivmod>
 800222e:	4602      	mov	r2, r0
 8002230:	460b      	mov	r3, r1
 8002232:	4613      	mov	r3, r2
 8002234:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002236:	e053      	b.n	80022e0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002238:	4b35      	ldr	r3, [pc, #212]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x180>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	099b      	lsrs	r3, r3, #6
 800223e:	2200      	movs	r2, #0
 8002240:	613b      	str	r3, [r7, #16]
 8002242:	617a      	str	r2, [r7, #20]
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800224a:	f04f 0b00 	mov.w	fp, #0
 800224e:	4652      	mov	r2, sl
 8002250:	465b      	mov	r3, fp
 8002252:	f04f 0000 	mov.w	r0, #0
 8002256:	f04f 0100 	mov.w	r1, #0
 800225a:	0159      	lsls	r1, r3, #5
 800225c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002260:	0150      	lsls	r0, r2, #5
 8002262:	4602      	mov	r2, r0
 8002264:	460b      	mov	r3, r1
 8002266:	ebb2 080a 	subs.w	r8, r2, sl
 800226a:	eb63 090b 	sbc.w	r9, r3, fp
 800226e:	f04f 0200 	mov.w	r2, #0
 8002272:	f04f 0300 	mov.w	r3, #0
 8002276:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800227a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800227e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002282:	ebb2 0408 	subs.w	r4, r2, r8
 8002286:	eb63 0509 	sbc.w	r5, r3, r9
 800228a:	f04f 0200 	mov.w	r2, #0
 800228e:	f04f 0300 	mov.w	r3, #0
 8002292:	00eb      	lsls	r3, r5, #3
 8002294:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002298:	00e2      	lsls	r2, r4, #3
 800229a:	4614      	mov	r4, r2
 800229c:	461d      	mov	r5, r3
 800229e:	eb14 030a 	adds.w	r3, r4, sl
 80022a2:	603b      	str	r3, [r7, #0]
 80022a4:	eb45 030b 	adc.w	r3, r5, fp
 80022a8:	607b      	str	r3, [r7, #4]
 80022aa:	f04f 0200 	mov.w	r2, #0
 80022ae:	f04f 0300 	mov.w	r3, #0
 80022b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80022b6:	4629      	mov	r1, r5
 80022b8:	028b      	lsls	r3, r1, #10
 80022ba:	4621      	mov	r1, r4
 80022bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80022c0:	4621      	mov	r1, r4
 80022c2:	028a      	lsls	r2, r1, #10
 80022c4:	4610      	mov	r0, r2
 80022c6:	4619      	mov	r1, r3
 80022c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022ca:	2200      	movs	r2, #0
 80022cc:	60bb      	str	r3, [r7, #8]
 80022ce:	60fa      	str	r2, [r7, #12]
 80022d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022d4:	f7fd ffdc 	bl	8000290 <__aeabi_uldivmod>
 80022d8:	4602      	mov	r2, r0
 80022da:	460b      	mov	r3, r1
 80022dc:	4613      	mov	r3, r2
 80022de:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80022e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x180>)
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	0c1b      	lsrs	r3, r3, #16
 80022e6:	f003 0303 	and.w	r3, r3, #3
 80022ea:	3301      	adds	r3, #1
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80022f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80022f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80022f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80022fa:	e002      	b.n	8002302 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80022fc:	4b05      	ldr	r3, [pc, #20]	@ (8002314 <HAL_RCC_GetSysClockFreq+0x184>)
 80022fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002300:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002304:	4618      	mov	r0, r3
 8002306:	3740      	adds	r7, #64	@ 0x40
 8002308:	46bd      	mov	sp, r7
 800230a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800230e:	bf00      	nop
 8002310:	40023800 	.word	0x40023800
 8002314:	00f42400 	.word	0x00f42400
 8002318:	017d7840 	.word	0x017d7840

0800231c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002320:	4b03      	ldr	r3, [pc, #12]	@ (8002330 <HAL_RCC_GetHCLKFreq+0x14>)
 8002322:	681b      	ldr	r3, [r3, #0]
}
 8002324:	4618      	mov	r0, r3
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	20000014 	.word	0x20000014

08002334 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002338:	f7ff fff0 	bl	800231c <HAL_RCC_GetHCLKFreq>
 800233c:	4602      	mov	r2, r0
 800233e:	4b05      	ldr	r3, [pc, #20]	@ (8002354 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	0a9b      	lsrs	r3, r3, #10
 8002344:	f003 0307 	and.w	r3, r3, #7
 8002348:	4903      	ldr	r1, [pc, #12]	@ (8002358 <HAL_RCC_GetPCLK1Freq+0x24>)
 800234a:	5ccb      	ldrb	r3, [r1, r3]
 800234c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002350:	4618      	mov	r0, r3
 8002352:	bd80      	pop	{r7, pc}
 8002354:	40023800 	.word	0x40023800
 8002358:	08007a70 	.word	0x08007a70

0800235c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002360:	f7ff ffdc 	bl	800231c <HAL_RCC_GetHCLKFreq>
 8002364:	4602      	mov	r2, r0
 8002366:	4b05      	ldr	r3, [pc, #20]	@ (800237c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	0b5b      	lsrs	r3, r3, #13
 800236c:	f003 0307 	and.w	r3, r3, #7
 8002370:	4903      	ldr	r1, [pc, #12]	@ (8002380 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002372:	5ccb      	ldrb	r3, [r1, r3]
 8002374:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002378:	4618      	mov	r0, r3
 800237a:	bd80      	pop	{r7, pc}
 800237c:	40023800 	.word	0x40023800
 8002380:	08007a70 	.word	0x08007a70

08002384 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	220f      	movs	r2, #15
 8002392:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002394:	4b12      	ldr	r3, [pc, #72]	@ (80023e0 <HAL_RCC_GetClockConfig+0x5c>)
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f003 0203 	and.w	r2, r3, #3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80023a0:	4b0f      	ldr	r3, [pc, #60]	@ (80023e0 <HAL_RCC_GetClockConfig+0x5c>)
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80023ac:	4b0c      	ldr	r3, [pc, #48]	@ (80023e0 <HAL_RCC_GetClockConfig+0x5c>)
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80023b8:	4b09      	ldr	r3, [pc, #36]	@ (80023e0 <HAL_RCC_GetClockConfig+0x5c>)
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	08db      	lsrs	r3, r3, #3
 80023be:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80023c6:	4b07      	ldr	r3, [pc, #28]	@ (80023e4 <HAL_RCC_GetClockConfig+0x60>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 0207 	and.w	r2, r3, #7
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	601a      	str	r2, [r3, #0]
}
 80023d2:	bf00      	nop
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	40023800 	.word	0x40023800
 80023e4:	40023c00 	.word	0x40023c00

080023e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e041      	b.n	800247e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002400:	b2db      	uxtb	r3, r3
 8002402:	2b00      	cmp	r3, #0
 8002404:	d106      	bne.n	8002414 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f000 f839 	bl	8002486 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2202      	movs	r2, #2
 8002418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	3304      	adds	r3, #4
 8002424:	4619      	mov	r1, r3
 8002426:	4610      	mov	r0, r2
 8002428:	f000 f9b2 	bl	8002790 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2201      	movs	r2, #1
 8002438:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2201      	movs	r2, #1
 8002440:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2201      	movs	r2, #1
 8002448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2201      	movs	r2, #1
 8002450:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2201      	movs	r2, #1
 8002458:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2201      	movs	r2, #1
 8002460:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2201      	movs	r2, #1
 8002468:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2201      	movs	r2, #1
 8002470:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2201      	movs	r2, #1
 8002478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}

08002486 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002486:	b480      	push	{r7}
 8002488:	b083      	sub	sp, #12
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
	...

0800249c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800249c:	b480      	push	{r7}
 800249e:	b085      	sub	sp, #20
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d001      	beq.n	80024b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e044      	b.n	800253e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2202      	movs	r2, #2
 80024b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	68da      	ldr	r2, [r3, #12]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f042 0201 	orr.w	r2, r2, #1
 80024ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a1e      	ldr	r2, [pc, #120]	@ (800254c <HAL_TIM_Base_Start_IT+0xb0>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d018      	beq.n	8002508 <HAL_TIM_Base_Start_IT+0x6c>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024de:	d013      	beq.n	8002508 <HAL_TIM_Base_Start_IT+0x6c>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a1a      	ldr	r2, [pc, #104]	@ (8002550 <HAL_TIM_Base_Start_IT+0xb4>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d00e      	beq.n	8002508 <HAL_TIM_Base_Start_IT+0x6c>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a19      	ldr	r2, [pc, #100]	@ (8002554 <HAL_TIM_Base_Start_IT+0xb8>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d009      	beq.n	8002508 <HAL_TIM_Base_Start_IT+0x6c>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a17      	ldr	r2, [pc, #92]	@ (8002558 <HAL_TIM_Base_Start_IT+0xbc>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d004      	beq.n	8002508 <HAL_TIM_Base_Start_IT+0x6c>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a16      	ldr	r2, [pc, #88]	@ (800255c <HAL_TIM_Base_Start_IT+0xc0>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d111      	bne.n	800252c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	f003 0307 	and.w	r3, r3, #7
 8002512:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2b06      	cmp	r3, #6
 8002518:	d010      	beq.n	800253c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f042 0201 	orr.w	r2, r2, #1
 8002528:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800252a:	e007      	b.n	800253c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f042 0201 	orr.w	r2, r2, #1
 800253a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	3714      	adds	r7, #20
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	40010000 	.word	0x40010000
 8002550:	40000400 	.word	0x40000400
 8002554:	40000800 	.word	0x40000800
 8002558:	40000c00 	.word	0x40000c00
 800255c:	40014000 	.word	0x40014000

08002560 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	691b      	ldr	r3, [r3, #16]
 8002576:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d020      	beq.n	80025c4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	f003 0302 	and.w	r3, r3, #2
 8002588:	2b00      	cmp	r3, #0
 800258a:	d01b      	beq.n	80025c4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f06f 0202 	mvn.w	r2, #2
 8002594:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2201      	movs	r2, #1
 800259a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	699b      	ldr	r3, [r3, #24]
 80025a2:	f003 0303 	and.w	r3, r3, #3
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d003      	beq.n	80025b2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f000 f8d2 	bl	8002754 <HAL_TIM_IC_CaptureCallback>
 80025b0:	e005      	b.n	80025be <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f000 f8c4 	bl	8002740 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f000 f8d5 	bl	8002768 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	f003 0304 	and.w	r3, r3, #4
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d020      	beq.n	8002610 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f003 0304 	and.w	r3, r3, #4
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d01b      	beq.n	8002610 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f06f 0204 	mvn.w	r2, #4
 80025e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2202      	movs	r2, #2
 80025e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d003      	beq.n	80025fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f000 f8ac 	bl	8002754 <HAL_TIM_IC_CaptureCallback>
 80025fc:	e005      	b.n	800260a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f000 f89e 	bl	8002740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f000 f8af 	bl	8002768 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	f003 0308 	and.w	r3, r3, #8
 8002616:	2b00      	cmp	r3, #0
 8002618:	d020      	beq.n	800265c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f003 0308 	and.w	r3, r3, #8
 8002620:	2b00      	cmp	r3, #0
 8002622:	d01b      	beq.n	800265c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f06f 0208 	mvn.w	r2, #8
 800262c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2204      	movs	r2, #4
 8002632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	69db      	ldr	r3, [r3, #28]
 800263a:	f003 0303 	and.w	r3, r3, #3
 800263e:	2b00      	cmp	r3, #0
 8002640:	d003      	beq.n	800264a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f000 f886 	bl	8002754 <HAL_TIM_IC_CaptureCallback>
 8002648:	e005      	b.n	8002656 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f000 f878 	bl	8002740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f000 f889 	bl	8002768 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	f003 0310 	and.w	r3, r3, #16
 8002662:	2b00      	cmp	r3, #0
 8002664:	d020      	beq.n	80026a8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	f003 0310 	and.w	r3, r3, #16
 800266c:	2b00      	cmp	r3, #0
 800266e:	d01b      	beq.n	80026a8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f06f 0210 	mvn.w	r2, #16
 8002678:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2208      	movs	r2, #8
 800267e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	69db      	ldr	r3, [r3, #28]
 8002686:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800268a:	2b00      	cmp	r3, #0
 800268c:	d003      	beq.n	8002696 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 f860 	bl	8002754 <HAL_TIM_IC_CaptureCallback>
 8002694:	e005      	b.n	80026a2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f000 f852 	bl	8002740 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f000 f863 	bl	8002768 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d00c      	beq.n	80026cc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f003 0301 	and.w	r3, r3, #1
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d007      	beq.n	80026cc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f06f 0201 	mvn.w	r2, #1
 80026c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7fe fb98 	bl	8000dfc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d00c      	beq.n	80026f0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d007      	beq.n	80026f0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80026e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f000 f8e6 	bl	80028bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d00c      	beq.n	8002714 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002700:	2b00      	cmp	r3, #0
 8002702:	d007      	beq.n	8002714 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800270c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f000 f834 	bl	800277c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	f003 0320 	and.w	r3, r3, #32
 800271a:	2b00      	cmp	r3, #0
 800271c:	d00c      	beq.n	8002738 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f003 0320 	and.w	r3, r3, #32
 8002724:	2b00      	cmp	r3, #0
 8002726:	d007      	beq.n	8002738 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f06f 0220 	mvn.w	r2, #32
 8002730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f000 f8b8 	bl	80028a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002738:	bf00      	nop
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800275c:	bf00      	nop
 800275e:	370c      	adds	r7, #12
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002770:	bf00      	nop
 8002772:	370c      	adds	r7, #12
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr

0800277c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002790:	b480      	push	{r7}
 8002792:	b085      	sub	sp, #20
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	4a3a      	ldr	r2, [pc, #232]	@ (800288c <TIM_Base_SetConfig+0xfc>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d00f      	beq.n	80027c8 <TIM_Base_SetConfig+0x38>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027ae:	d00b      	beq.n	80027c8 <TIM_Base_SetConfig+0x38>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	4a37      	ldr	r2, [pc, #220]	@ (8002890 <TIM_Base_SetConfig+0x100>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d007      	beq.n	80027c8 <TIM_Base_SetConfig+0x38>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	4a36      	ldr	r2, [pc, #216]	@ (8002894 <TIM_Base_SetConfig+0x104>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d003      	beq.n	80027c8 <TIM_Base_SetConfig+0x38>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	4a35      	ldr	r2, [pc, #212]	@ (8002898 <TIM_Base_SetConfig+0x108>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d108      	bne.n	80027da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	68fa      	ldr	r2, [r7, #12]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a2b      	ldr	r2, [pc, #172]	@ (800288c <TIM_Base_SetConfig+0xfc>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d01b      	beq.n	800281a <TIM_Base_SetConfig+0x8a>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027e8:	d017      	beq.n	800281a <TIM_Base_SetConfig+0x8a>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a28      	ldr	r2, [pc, #160]	@ (8002890 <TIM_Base_SetConfig+0x100>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d013      	beq.n	800281a <TIM_Base_SetConfig+0x8a>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a27      	ldr	r2, [pc, #156]	@ (8002894 <TIM_Base_SetConfig+0x104>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d00f      	beq.n	800281a <TIM_Base_SetConfig+0x8a>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a26      	ldr	r2, [pc, #152]	@ (8002898 <TIM_Base_SetConfig+0x108>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d00b      	beq.n	800281a <TIM_Base_SetConfig+0x8a>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a25      	ldr	r2, [pc, #148]	@ (800289c <TIM_Base_SetConfig+0x10c>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d007      	beq.n	800281a <TIM_Base_SetConfig+0x8a>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a24      	ldr	r2, [pc, #144]	@ (80028a0 <TIM_Base_SetConfig+0x110>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d003      	beq.n	800281a <TIM_Base_SetConfig+0x8a>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a23      	ldr	r2, [pc, #140]	@ (80028a4 <TIM_Base_SetConfig+0x114>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d108      	bne.n	800282c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002820:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	68fa      	ldr	r2, [r7, #12]
 8002828:	4313      	orrs	r3, r2
 800282a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	695b      	ldr	r3, [r3, #20]
 8002836:	4313      	orrs	r3, r2
 8002838:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	689a      	ldr	r2, [r3, #8]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4a0e      	ldr	r2, [pc, #56]	@ (800288c <TIM_Base_SetConfig+0xfc>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d103      	bne.n	8002860 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	691a      	ldr	r2, [r3, #16]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2201      	movs	r2, #1
 8002864:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	f003 0301 	and.w	r3, r3, #1
 800286e:	2b01      	cmp	r3, #1
 8002870:	d105      	bne.n	800287e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	691b      	ldr	r3, [r3, #16]
 8002876:	f023 0201 	bic.w	r2, r3, #1
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	611a      	str	r2, [r3, #16]
  }
}
 800287e:	bf00      	nop
 8002880:	3714      	adds	r7, #20
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	40010000 	.word	0x40010000
 8002890:	40000400 	.word	0x40000400
 8002894:	40000800 	.word	0x40000800
 8002898:	40000c00 	.word	0x40000c00
 800289c:	40014000 	.word	0x40014000
 80028a0:	40014400 	.word	0x40014400
 80028a4:	40014800 	.word	0x40014800

080028a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80028b0:	bf00      	nop
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr

080028bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80028c4:	bf00      	nop
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e042      	b.n	8002968 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d106      	bne.n	80028fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f7fe fc4e 	bl	8001198 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2224      	movs	r2, #36	@ 0x24
 8002900:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	68da      	ldr	r2, [r3, #12]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002912:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f000 fce5 	bl	80032e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	691a      	ldr	r2, [r3, #16]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002928:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	695a      	ldr	r2, [r3, #20]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002938:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	68da      	ldr	r2, [r3, #12]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002948:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2220      	movs	r2, #32
 8002954:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2220      	movs	r2, #32
 800295c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2200      	movs	r2, #0
 8002964:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002966:	2300      	movs	r3, #0
}
 8002968:	4618      	mov	r0, r3
 800296a:	3708      	adds	r7, #8
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}

08002970 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	60b9      	str	r1, [r7, #8]
 800297a:	4613      	mov	r3, r2
 800297c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002984:	b2db      	uxtb	r3, r3
 8002986:	2b20      	cmp	r3, #32
 8002988:	d112      	bne.n	80029b0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d002      	beq.n	8002996 <HAL_UART_Receive_IT+0x26>
 8002990:	88fb      	ldrh	r3, [r7, #6]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d101      	bne.n	800299a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e00b      	b.n	80029b2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2200      	movs	r2, #0
 800299e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80029a0:	88fb      	ldrh	r3, [r7, #6]
 80029a2:	461a      	mov	r2, r3
 80029a4:	68b9      	ldr	r1, [r7, #8]
 80029a6:	68f8      	ldr	r0, [r7, #12]
 80029a8:	f000 fac4 	bl	8002f34 <UART_Start_Receive_IT>
 80029ac:	4603      	mov	r3, r0
 80029ae:	e000      	b.n	80029b2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80029b0:	2302      	movs	r3, #2
  }
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3710      	adds	r7, #16
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
	...

080029bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b0ba      	sub	sp, #232	@ 0xe8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	695b      	ldr	r3, [r3, #20]
 80029de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80029e2:	2300      	movs	r3, #0
 80029e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80029e8:	2300      	movs	r3, #0
 80029ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80029ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029f2:	f003 030f 	and.w	r3, r3, #15
 80029f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80029fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d10f      	bne.n	8002a22 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a06:	f003 0320 	and.w	r3, r3, #32
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d009      	beq.n	8002a22 <HAL_UART_IRQHandler+0x66>
 8002a0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a12:	f003 0320 	and.w	r3, r3, #32
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 fba3 	bl	8003166 <UART_Receive_IT>
      return;
 8002a20:	e25b      	b.n	8002eda <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002a22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	f000 80de 	beq.w	8002be8 <HAL_UART_IRQHandler+0x22c>
 8002a2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a30:	f003 0301 	and.w	r3, r3, #1
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d106      	bne.n	8002a46 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002a38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a3c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f000 80d1 	beq.w	8002be8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002a46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d00b      	beq.n	8002a6a <HAL_UART_IRQHandler+0xae>
 8002a52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d005      	beq.n	8002a6a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a62:	f043 0201 	orr.w	r2, r3, #1
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a6e:	f003 0304 	and.w	r3, r3, #4
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00b      	beq.n	8002a8e <HAL_UART_IRQHandler+0xd2>
 8002a76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d005      	beq.n	8002a8e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a86:	f043 0202 	orr.w	r2, r3, #2
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d00b      	beq.n	8002ab2 <HAL_UART_IRQHandler+0xf6>
 8002a9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d005      	beq.n	8002ab2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aaa:	f043 0204 	orr.w	r2, r3, #4
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002ab2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ab6:	f003 0308 	and.w	r3, r3, #8
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d011      	beq.n	8002ae2 <HAL_UART_IRQHandler+0x126>
 8002abe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ac2:	f003 0320 	and.w	r3, r3, #32
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d105      	bne.n	8002ad6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002aca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ace:	f003 0301 	and.w	r3, r3, #1
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d005      	beq.n	8002ae2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ada:	f043 0208 	orr.w	r2, r3, #8
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f000 81f2 	beq.w	8002ed0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002aec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002af0:	f003 0320 	and.w	r3, r3, #32
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d008      	beq.n	8002b0a <HAL_UART_IRQHandler+0x14e>
 8002af8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002afc:	f003 0320 	and.w	r3, r3, #32
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d002      	beq.n	8002b0a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f000 fb2e 	bl	8003166 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	695b      	ldr	r3, [r3, #20]
 8002b10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b14:	2b40      	cmp	r3, #64	@ 0x40
 8002b16:	bf0c      	ite	eq
 8002b18:	2301      	moveq	r3, #1
 8002b1a:	2300      	movne	r3, #0
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b26:	f003 0308 	and.w	r3, r3, #8
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d103      	bne.n	8002b36 <HAL_UART_IRQHandler+0x17a>
 8002b2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d04f      	beq.n	8002bd6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 fa36 	bl	8002fa8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	695b      	ldr	r3, [r3, #20]
 8002b42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b46:	2b40      	cmp	r3, #64	@ 0x40
 8002b48:	d141      	bne.n	8002bce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	3314      	adds	r3, #20
 8002b50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002b58:	e853 3f00 	ldrex	r3, [r3]
 8002b5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002b60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	3314      	adds	r3, #20
 8002b72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002b76:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002b7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002b82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002b86:	e841 2300 	strex	r3, r2, [r1]
 8002b8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002b8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1d9      	bne.n	8002b4a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d013      	beq.n	8002bc6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ba2:	4a7e      	ldr	r2, [pc, #504]	@ (8002d9c <HAL_UART_IRQHandler+0x3e0>)
 8002ba4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fe fdd2 	bl	8001754 <HAL_DMA_Abort_IT>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d016      	beq.n	8002be4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002bc0:	4610      	mov	r0, r2
 8002bc2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bc4:	e00e      	b.n	8002be4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f000 f99e 	bl	8002f08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bcc:	e00a      	b.n	8002be4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 f99a 	bl	8002f08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bd4:	e006      	b.n	8002be4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f000 f996 	bl	8002f08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002be2:	e175      	b.n	8002ed0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002be4:	bf00      	nop
    return;
 8002be6:	e173      	b.n	8002ed0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	f040 814f 	bne.w	8002e90 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002bf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bf6:	f003 0310 	and.w	r3, r3, #16
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 8148 	beq.w	8002e90 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002c00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c04:	f003 0310 	and.w	r3, r3, #16
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f000 8141 	beq.w	8002e90 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60bb      	str	r3, [r7, #8]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	60bb      	str	r3, [r7, #8]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	60bb      	str	r3, [r7, #8]
 8002c22:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c2e:	2b40      	cmp	r3, #64	@ 0x40
 8002c30:	f040 80b6 	bne.w	8002da0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002c40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 8145 	beq.w	8002ed4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002c4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002c52:	429a      	cmp	r2, r3
 8002c54:	f080 813e 	bcs.w	8002ed4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002c5e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c6a:	f000 8088 	beq.w	8002d7e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	330c      	adds	r3, #12
 8002c74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c7c:	e853 3f00 	ldrex	r3, [r3]
 8002c80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002c84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002c88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002c8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	330c      	adds	r3, #12
 8002c96:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002c9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002c9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ca2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002ca6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002caa:	e841 2300 	strex	r3, r2, [r1]
 8002cae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002cb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1d9      	bne.n	8002c6e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	3314      	adds	r3, #20
 8002cc0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002cc4:	e853 3f00 	ldrex	r3, [r3]
 8002cc8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002cca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ccc:	f023 0301 	bic.w	r3, r3, #1
 8002cd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	3314      	adds	r3, #20
 8002cda:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002cde:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002ce2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ce4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002ce6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002cea:	e841 2300 	strex	r3, r2, [r1]
 8002cee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002cf0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d1e1      	bne.n	8002cba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	3314      	adds	r3, #20
 8002cfc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cfe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002d00:	e853 3f00 	ldrex	r3, [r3]
 8002d04:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002d06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	3314      	adds	r3, #20
 8002d16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002d1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002d1c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d1e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002d20:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002d22:	e841 2300 	strex	r3, r2, [r1]
 8002d26:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002d28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d1e3      	bne.n	8002cf6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2220      	movs	r2, #32
 8002d32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	330c      	adds	r3, #12
 8002d42:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d46:	e853 3f00 	ldrex	r3, [r3]
 8002d4a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002d4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d4e:	f023 0310 	bic.w	r3, r3, #16
 8002d52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	330c      	adds	r3, #12
 8002d5c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002d60:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002d62:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d64:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002d66:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002d68:	e841 2300 	strex	r3, r2, [r1]
 8002d6c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002d6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d1e3      	bne.n	8002d3c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7fe fc7b 	bl	8001674 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2202      	movs	r2, #2
 8002d82:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	4619      	mov	r1, r3
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f000 f8c1 	bl	8002f1c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002d9a:	e09b      	b.n	8002ed4 <HAL_UART_IRQHandler+0x518>
 8002d9c:	0800306f 	.word	0x0800306f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002db4:	b29b      	uxth	r3, r3
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	f000 808e 	beq.w	8002ed8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002dbc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	f000 8089 	beq.w	8002ed8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	330c      	adds	r3, #12
 8002dcc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002dd0:	e853 3f00 	ldrex	r3, [r3]
 8002dd4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002ddc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	330c      	adds	r3, #12
 8002de6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002dea:	647a      	str	r2, [r7, #68]	@ 0x44
 8002dec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002df0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002df2:	e841 2300 	strex	r3, r2, [r1]
 8002df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002df8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d1e3      	bne.n	8002dc6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	3314      	adds	r3, #20
 8002e04:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e08:	e853 3f00 	ldrex	r3, [r3]
 8002e0c:	623b      	str	r3, [r7, #32]
   return(result);
 8002e0e:	6a3b      	ldr	r3, [r7, #32]
 8002e10:	f023 0301 	bic.w	r3, r3, #1
 8002e14:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	3314      	adds	r3, #20
 8002e1e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002e22:	633a      	str	r2, [r7, #48]	@ 0x30
 8002e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002e28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e2a:	e841 2300 	strex	r3, r2, [r1]
 8002e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d1e3      	bne.n	8002dfe <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2220      	movs	r2, #32
 8002e3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2200      	movs	r2, #0
 8002e42:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	330c      	adds	r3, #12
 8002e4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	e853 3f00 	ldrex	r3, [r3]
 8002e52:	60fb      	str	r3, [r7, #12]
   return(result);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f023 0310 	bic.w	r3, r3, #16
 8002e5a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	330c      	adds	r3, #12
 8002e64:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002e68:	61fa      	str	r2, [r7, #28]
 8002e6a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e6c:	69b9      	ldr	r1, [r7, #24]
 8002e6e:	69fa      	ldr	r2, [r7, #28]
 8002e70:	e841 2300 	strex	r3, r2, [r1]
 8002e74:	617b      	str	r3, [r7, #20]
   return(result);
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d1e3      	bne.n	8002e44 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2202      	movs	r2, #2
 8002e80:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002e82:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002e86:	4619      	mov	r1, r3
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f000 f847 	bl	8002f1c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002e8e:	e023      	b.n	8002ed8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002e90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d009      	beq.n	8002eb0 <HAL_UART_IRQHandler+0x4f4>
 8002e9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ea0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d003      	beq.n	8002eb0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f000 f8f4 	bl	8003096 <UART_Transmit_IT>
    return;
 8002eae:	e014      	b.n	8002eda <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002eb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002eb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d00e      	beq.n	8002eda <HAL_UART_IRQHandler+0x51e>
 8002ebc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ec0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d008      	beq.n	8002eda <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f000 f934 	bl	8003136 <UART_EndTransmit_IT>
    return;
 8002ece:	e004      	b.n	8002eda <HAL_UART_IRQHandler+0x51e>
    return;
 8002ed0:	bf00      	nop
 8002ed2:	e002      	b.n	8002eda <HAL_UART_IRQHandler+0x51e>
      return;
 8002ed4:	bf00      	nop
 8002ed6:	e000      	b.n	8002eda <HAL_UART_IRQHandler+0x51e>
      return;
 8002ed8:	bf00      	nop
  }
}
 8002eda:	37e8      	adds	r7, #232	@ 0xe8
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002ee8:	bf00      	nop
 8002eea:	370c      	adds	r7, #12
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr

08002ef4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002efc:	bf00      	nop
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr

08002f08 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002f10:	bf00      	nop
 8002f12:	370c      	adds	r7, #12
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr

08002f1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	460b      	mov	r3, r1
 8002f26:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002f28:	bf00      	nop
 8002f2a:	370c      	adds	r7, #12
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr

08002f34 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b085      	sub	sp, #20
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	88fa      	ldrh	r2, [r7, #6]
 8002f4c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	88fa      	ldrh	r2, [r7, #6]
 8002f52:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2200      	movs	r2, #0
 8002f58:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2222      	movs	r2, #34	@ 0x22
 8002f5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d007      	beq.n	8002f7a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	68da      	ldr	r2, [r3, #12]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f78:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	695a      	ldr	r2, [r3, #20]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f042 0201 	orr.w	r2, r2, #1
 8002f88:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68da      	ldr	r2, [r3, #12]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f042 0220 	orr.w	r2, r2, #32
 8002f98:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002f9a:	2300      	movs	r3, #0
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3714      	adds	r7, #20
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b095      	sub	sp, #84	@ 0x54
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	330c      	adds	r3, #12
 8002fb6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fba:	e853 3f00 	ldrex	r3, [r3]
 8002fbe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fc2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	330c      	adds	r3, #12
 8002fce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002fd0:	643a      	str	r2, [r7, #64]	@ 0x40
 8002fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fd4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002fd6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002fd8:	e841 2300 	strex	r3, r2, [r1]
 8002fdc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1e5      	bne.n	8002fb0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	3314      	adds	r3, #20
 8002fea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fec:	6a3b      	ldr	r3, [r7, #32]
 8002fee:	e853 3f00 	ldrex	r3, [r3]
 8002ff2:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	f023 0301 	bic.w	r3, r3, #1
 8002ffa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	3314      	adds	r3, #20
 8003002:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003004:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003006:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003008:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800300a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800300c:	e841 2300 	strex	r3, r2, [r1]
 8003010:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003014:	2b00      	cmp	r3, #0
 8003016:	d1e5      	bne.n	8002fe4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301c:	2b01      	cmp	r3, #1
 800301e:	d119      	bne.n	8003054 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	330c      	adds	r3, #12
 8003026:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	e853 3f00 	ldrex	r3, [r3]
 800302e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	f023 0310 	bic.w	r3, r3, #16
 8003036:	647b      	str	r3, [r7, #68]	@ 0x44
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	330c      	adds	r3, #12
 800303e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003040:	61ba      	str	r2, [r7, #24]
 8003042:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003044:	6979      	ldr	r1, [r7, #20]
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	e841 2300 	strex	r3, r2, [r1]
 800304c:	613b      	str	r3, [r7, #16]
   return(result);
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d1e5      	bne.n	8003020 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2220      	movs	r2, #32
 8003058:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003062:	bf00      	nop
 8003064:	3754      	adds	r7, #84	@ 0x54
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr

0800306e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b084      	sub	sp, #16
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800307a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2200      	movs	r2, #0
 8003086:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003088:	68f8      	ldr	r0, [r7, #12]
 800308a:	f7ff ff3d 	bl	8002f08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800308e:	bf00      	nop
 8003090:	3710      	adds	r7, #16
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003096:	b480      	push	{r7}
 8003098:	b085      	sub	sp, #20
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b21      	cmp	r3, #33	@ 0x21
 80030a8:	d13e      	bne.n	8003128 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030b2:	d114      	bne.n	80030de <UART_Transmit_IT+0x48>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	691b      	ldr	r3, [r3, #16]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d110      	bne.n	80030de <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6a1b      	ldr	r3, [r3, #32]
 80030c0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	881b      	ldrh	r3, [r3, #0]
 80030c6:	461a      	mov	r2, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030d0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6a1b      	ldr	r3, [r3, #32]
 80030d6:	1c9a      	adds	r2, r3, #2
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	621a      	str	r2, [r3, #32]
 80030dc:	e008      	b.n	80030f0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a1b      	ldr	r3, [r3, #32]
 80030e2:	1c59      	adds	r1, r3, #1
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	6211      	str	r1, [r2, #32]
 80030e8:	781a      	ldrb	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	3b01      	subs	r3, #1
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	4619      	mov	r1, r3
 80030fe:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003100:	2b00      	cmp	r3, #0
 8003102:	d10f      	bne.n	8003124 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68da      	ldr	r2, [r3, #12]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003112:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	68da      	ldr	r2, [r3, #12]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003122:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003124:	2300      	movs	r3, #0
 8003126:	e000      	b.n	800312a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003128:	2302      	movs	r3, #2
  }
}
 800312a:	4618      	mov	r0, r3
 800312c:	3714      	adds	r7, #20
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr

08003136 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003136:	b580      	push	{r7, lr}
 8003138:	b082      	sub	sp, #8
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	68da      	ldr	r2, [r3, #12]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800314c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2220      	movs	r2, #32
 8003152:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7ff fec2 	bl	8002ee0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3708      	adds	r7, #8
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003166:	b580      	push	{r7, lr}
 8003168:	b08c      	sub	sp, #48	@ 0x30
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003174:	b2db      	uxtb	r3, r3
 8003176:	2b22      	cmp	r3, #34	@ 0x22
 8003178:	f040 80ae 	bne.w	80032d8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003184:	d117      	bne.n	80031b6 <UART_Receive_IT+0x50>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d113      	bne.n	80031b6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800318e:	2300      	movs	r3, #0
 8003190:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003196:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	b29b      	uxth	r3, r3
 80031a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031a4:	b29a      	uxth	r2, r3
 80031a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031a8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ae:	1c9a      	adds	r2, r3, #2
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80031b4:	e026      	b.n	8003204 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80031bc:	2300      	movs	r3, #0
 80031be:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031c8:	d007      	beq.n	80031da <UART_Receive_IT+0x74>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d10a      	bne.n	80031e8 <UART_Receive_IT+0x82>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d106      	bne.n	80031e8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	b2da      	uxtb	r2, r3
 80031e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031e4:	701a      	strb	r2, [r3, #0]
 80031e6:	e008      	b.n	80031fa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031f4:	b2da      	uxtb	r2, r3
 80031f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031f8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031fe:	1c5a      	adds	r2, r3, #1
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003208:	b29b      	uxth	r3, r3
 800320a:	3b01      	subs	r3, #1
 800320c:	b29b      	uxth	r3, r3
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	4619      	mov	r1, r3
 8003212:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003214:	2b00      	cmp	r3, #0
 8003216:	d15d      	bne.n	80032d4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	68da      	ldr	r2, [r3, #12]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 0220 	bic.w	r2, r2, #32
 8003226:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	68da      	ldr	r2, [r3, #12]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003236:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	695a      	ldr	r2, [r3, #20]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f022 0201 	bic.w	r2, r2, #1
 8003246:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2220      	movs	r2, #32
 800324c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800325a:	2b01      	cmp	r3, #1
 800325c:	d135      	bne.n	80032ca <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	330c      	adds	r3, #12
 800326a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	e853 3f00 	ldrex	r3, [r3]
 8003272:	613b      	str	r3, [r7, #16]
   return(result);
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	f023 0310 	bic.w	r3, r3, #16
 800327a:	627b      	str	r3, [r7, #36]	@ 0x24
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	330c      	adds	r3, #12
 8003282:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003284:	623a      	str	r2, [r7, #32]
 8003286:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003288:	69f9      	ldr	r1, [r7, #28]
 800328a:	6a3a      	ldr	r2, [r7, #32]
 800328c:	e841 2300 	strex	r3, r2, [r1]
 8003290:	61bb      	str	r3, [r7, #24]
   return(result);
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d1e5      	bne.n	8003264 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0310 	and.w	r3, r3, #16
 80032a2:	2b10      	cmp	r3, #16
 80032a4:	d10a      	bne.n	80032bc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80032a6:	2300      	movs	r3, #0
 80032a8:	60fb      	str	r3, [r7, #12]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	60fb      	str	r3, [r7, #12]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	60fb      	str	r3, [r7, #12]
 80032ba:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80032c0:	4619      	mov	r1, r3
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f7ff fe2a 	bl	8002f1c <HAL_UARTEx_RxEventCallback>
 80032c8:	e002      	b.n	80032d0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f7ff fe12 	bl	8002ef4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80032d0:	2300      	movs	r3, #0
 80032d2:	e002      	b.n	80032da <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80032d4:	2300      	movs	r3, #0
 80032d6:	e000      	b.n	80032da <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80032d8:	2302      	movs	r3, #2
  }
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3730      	adds	r7, #48	@ 0x30
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
	...

080032e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032e8:	b0c0      	sub	sp, #256	@ 0x100
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	691b      	ldr	r3, [r3, #16]
 80032f8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80032fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003300:	68d9      	ldr	r1, [r3, #12]
 8003302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	ea40 0301 	orr.w	r3, r0, r1
 800330c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800330e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003312:	689a      	ldr	r2, [r3, #8]
 8003314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003318:	691b      	ldr	r3, [r3, #16]
 800331a:	431a      	orrs	r2, r3
 800331c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	431a      	orrs	r2, r3
 8003324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003328:	69db      	ldr	r3, [r3, #28]
 800332a:	4313      	orrs	r3, r2
 800332c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800333c:	f021 010c 	bic.w	r1, r1, #12
 8003340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800334a:	430b      	orrs	r3, r1
 800334c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800334e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800335a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800335e:	6999      	ldr	r1, [r3, #24]
 8003360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	ea40 0301 	orr.w	r3, r0, r1
 800336a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800336c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	4b8f      	ldr	r3, [pc, #572]	@ (80035b0 <UART_SetConfig+0x2cc>)
 8003374:	429a      	cmp	r2, r3
 8003376:	d005      	beq.n	8003384 <UART_SetConfig+0xa0>
 8003378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	4b8d      	ldr	r3, [pc, #564]	@ (80035b4 <UART_SetConfig+0x2d0>)
 8003380:	429a      	cmp	r2, r3
 8003382:	d104      	bne.n	800338e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003384:	f7fe ffea 	bl	800235c <HAL_RCC_GetPCLK2Freq>
 8003388:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800338c:	e003      	b.n	8003396 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800338e:	f7fe ffd1 	bl	8002334 <HAL_RCC_GetPCLK1Freq>
 8003392:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800339a:	69db      	ldr	r3, [r3, #28]
 800339c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033a0:	f040 810c 	bne.w	80035bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80033a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033a8:	2200      	movs	r2, #0
 80033aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80033ae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80033b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80033b6:	4622      	mov	r2, r4
 80033b8:	462b      	mov	r3, r5
 80033ba:	1891      	adds	r1, r2, r2
 80033bc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80033be:	415b      	adcs	r3, r3
 80033c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80033c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80033c6:	4621      	mov	r1, r4
 80033c8:	eb12 0801 	adds.w	r8, r2, r1
 80033cc:	4629      	mov	r1, r5
 80033ce:	eb43 0901 	adc.w	r9, r3, r1
 80033d2:	f04f 0200 	mov.w	r2, #0
 80033d6:	f04f 0300 	mov.w	r3, #0
 80033da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033e6:	4690      	mov	r8, r2
 80033e8:	4699      	mov	r9, r3
 80033ea:	4623      	mov	r3, r4
 80033ec:	eb18 0303 	adds.w	r3, r8, r3
 80033f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80033f4:	462b      	mov	r3, r5
 80033f6:	eb49 0303 	adc.w	r3, r9, r3
 80033fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80033fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800340a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800340e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003412:	460b      	mov	r3, r1
 8003414:	18db      	adds	r3, r3, r3
 8003416:	653b      	str	r3, [r7, #80]	@ 0x50
 8003418:	4613      	mov	r3, r2
 800341a:	eb42 0303 	adc.w	r3, r2, r3
 800341e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003420:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003424:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003428:	f7fc ff32 	bl	8000290 <__aeabi_uldivmod>
 800342c:	4602      	mov	r2, r0
 800342e:	460b      	mov	r3, r1
 8003430:	4b61      	ldr	r3, [pc, #388]	@ (80035b8 <UART_SetConfig+0x2d4>)
 8003432:	fba3 2302 	umull	r2, r3, r3, r2
 8003436:	095b      	lsrs	r3, r3, #5
 8003438:	011c      	lsls	r4, r3, #4
 800343a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800343e:	2200      	movs	r2, #0
 8003440:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003444:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003448:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800344c:	4642      	mov	r2, r8
 800344e:	464b      	mov	r3, r9
 8003450:	1891      	adds	r1, r2, r2
 8003452:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003454:	415b      	adcs	r3, r3
 8003456:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003458:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800345c:	4641      	mov	r1, r8
 800345e:	eb12 0a01 	adds.w	sl, r2, r1
 8003462:	4649      	mov	r1, r9
 8003464:	eb43 0b01 	adc.w	fp, r3, r1
 8003468:	f04f 0200 	mov.w	r2, #0
 800346c:	f04f 0300 	mov.w	r3, #0
 8003470:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003474:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003478:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800347c:	4692      	mov	sl, r2
 800347e:	469b      	mov	fp, r3
 8003480:	4643      	mov	r3, r8
 8003482:	eb1a 0303 	adds.w	r3, sl, r3
 8003486:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800348a:	464b      	mov	r3, r9
 800348c:	eb4b 0303 	adc.w	r3, fp, r3
 8003490:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80034a0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80034a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80034a8:	460b      	mov	r3, r1
 80034aa:	18db      	adds	r3, r3, r3
 80034ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80034ae:	4613      	mov	r3, r2
 80034b0:	eb42 0303 	adc.w	r3, r2, r3
 80034b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80034b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80034ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80034be:	f7fc fee7 	bl	8000290 <__aeabi_uldivmod>
 80034c2:	4602      	mov	r2, r0
 80034c4:	460b      	mov	r3, r1
 80034c6:	4611      	mov	r1, r2
 80034c8:	4b3b      	ldr	r3, [pc, #236]	@ (80035b8 <UART_SetConfig+0x2d4>)
 80034ca:	fba3 2301 	umull	r2, r3, r3, r1
 80034ce:	095b      	lsrs	r3, r3, #5
 80034d0:	2264      	movs	r2, #100	@ 0x64
 80034d2:	fb02 f303 	mul.w	r3, r2, r3
 80034d6:	1acb      	subs	r3, r1, r3
 80034d8:	00db      	lsls	r3, r3, #3
 80034da:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80034de:	4b36      	ldr	r3, [pc, #216]	@ (80035b8 <UART_SetConfig+0x2d4>)
 80034e0:	fba3 2302 	umull	r2, r3, r3, r2
 80034e4:	095b      	lsrs	r3, r3, #5
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80034ec:	441c      	add	r4, r3
 80034ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034f2:	2200      	movs	r2, #0
 80034f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80034f8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80034fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003500:	4642      	mov	r2, r8
 8003502:	464b      	mov	r3, r9
 8003504:	1891      	adds	r1, r2, r2
 8003506:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003508:	415b      	adcs	r3, r3
 800350a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800350c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003510:	4641      	mov	r1, r8
 8003512:	1851      	adds	r1, r2, r1
 8003514:	6339      	str	r1, [r7, #48]	@ 0x30
 8003516:	4649      	mov	r1, r9
 8003518:	414b      	adcs	r3, r1
 800351a:	637b      	str	r3, [r7, #52]	@ 0x34
 800351c:	f04f 0200 	mov.w	r2, #0
 8003520:	f04f 0300 	mov.w	r3, #0
 8003524:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003528:	4659      	mov	r1, fp
 800352a:	00cb      	lsls	r3, r1, #3
 800352c:	4651      	mov	r1, sl
 800352e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003532:	4651      	mov	r1, sl
 8003534:	00ca      	lsls	r2, r1, #3
 8003536:	4610      	mov	r0, r2
 8003538:	4619      	mov	r1, r3
 800353a:	4603      	mov	r3, r0
 800353c:	4642      	mov	r2, r8
 800353e:	189b      	adds	r3, r3, r2
 8003540:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003544:	464b      	mov	r3, r9
 8003546:	460a      	mov	r2, r1
 8003548:	eb42 0303 	adc.w	r3, r2, r3
 800354c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800355c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003560:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003564:	460b      	mov	r3, r1
 8003566:	18db      	adds	r3, r3, r3
 8003568:	62bb      	str	r3, [r7, #40]	@ 0x28
 800356a:	4613      	mov	r3, r2
 800356c:	eb42 0303 	adc.w	r3, r2, r3
 8003570:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003572:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003576:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800357a:	f7fc fe89 	bl	8000290 <__aeabi_uldivmod>
 800357e:	4602      	mov	r2, r0
 8003580:	460b      	mov	r3, r1
 8003582:	4b0d      	ldr	r3, [pc, #52]	@ (80035b8 <UART_SetConfig+0x2d4>)
 8003584:	fba3 1302 	umull	r1, r3, r3, r2
 8003588:	095b      	lsrs	r3, r3, #5
 800358a:	2164      	movs	r1, #100	@ 0x64
 800358c:	fb01 f303 	mul.w	r3, r1, r3
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	00db      	lsls	r3, r3, #3
 8003594:	3332      	adds	r3, #50	@ 0x32
 8003596:	4a08      	ldr	r2, [pc, #32]	@ (80035b8 <UART_SetConfig+0x2d4>)
 8003598:	fba2 2303 	umull	r2, r3, r2, r3
 800359c:	095b      	lsrs	r3, r3, #5
 800359e:	f003 0207 	and.w	r2, r3, #7
 80035a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4422      	add	r2, r4
 80035aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80035ac:	e106      	b.n	80037bc <UART_SetConfig+0x4d8>
 80035ae:	bf00      	nop
 80035b0:	40011000 	.word	0x40011000
 80035b4:	40011400 	.word	0x40011400
 80035b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80035bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035c0:	2200      	movs	r2, #0
 80035c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80035c6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80035ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80035ce:	4642      	mov	r2, r8
 80035d0:	464b      	mov	r3, r9
 80035d2:	1891      	adds	r1, r2, r2
 80035d4:	6239      	str	r1, [r7, #32]
 80035d6:	415b      	adcs	r3, r3
 80035d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80035da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80035de:	4641      	mov	r1, r8
 80035e0:	1854      	adds	r4, r2, r1
 80035e2:	4649      	mov	r1, r9
 80035e4:	eb43 0501 	adc.w	r5, r3, r1
 80035e8:	f04f 0200 	mov.w	r2, #0
 80035ec:	f04f 0300 	mov.w	r3, #0
 80035f0:	00eb      	lsls	r3, r5, #3
 80035f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035f6:	00e2      	lsls	r2, r4, #3
 80035f8:	4614      	mov	r4, r2
 80035fa:	461d      	mov	r5, r3
 80035fc:	4643      	mov	r3, r8
 80035fe:	18e3      	adds	r3, r4, r3
 8003600:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003604:	464b      	mov	r3, r9
 8003606:	eb45 0303 	adc.w	r3, r5, r3
 800360a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800360e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800361a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800361e:	f04f 0200 	mov.w	r2, #0
 8003622:	f04f 0300 	mov.w	r3, #0
 8003626:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800362a:	4629      	mov	r1, r5
 800362c:	008b      	lsls	r3, r1, #2
 800362e:	4621      	mov	r1, r4
 8003630:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003634:	4621      	mov	r1, r4
 8003636:	008a      	lsls	r2, r1, #2
 8003638:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800363c:	f7fc fe28 	bl	8000290 <__aeabi_uldivmod>
 8003640:	4602      	mov	r2, r0
 8003642:	460b      	mov	r3, r1
 8003644:	4b60      	ldr	r3, [pc, #384]	@ (80037c8 <UART_SetConfig+0x4e4>)
 8003646:	fba3 2302 	umull	r2, r3, r3, r2
 800364a:	095b      	lsrs	r3, r3, #5
 800364c:	011c      	lsls	r4, r3, #4
 800364e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003652:	2200      	movs	r2, #0
 8003654:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003658:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800365c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003660:	4642      	mov	r2, r8
 8003662:	464b      	mov	r3, r9
 8003664:	1891      	adds	r1, r2, r2
 8003666:	61b9      	str	r1, [r7, #24]
 8003668:	415b      	adcs	r3, r3
 800366a:	61fb      	str	r3, [r7, #28]
 800366c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003670:	4641      	mov	r1, r8
 8003672:	1851      	adds	r1, r2, r1
 8003674:	6139      	str	r1, [r7, #16]
 8003676:	4649      	mov	r1, r9
 8003678:	414b      	adcs	r3, r1
 800367a:	617b      	str	r3, [r7, #20]
 800367c:	f04f 0200 	mov.w	r2, #0
 8003680:	f04f 0300 	mov.w	r3, #0
 8003684:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003688:	4659      	mov	r1, fp
 800368a:	00cb      	lsls	r3, r1, #3
 800368c:	4651      	mov	r1, sl
 800368e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003692:	4651      	mov	r1, sl
 8003694:	00ca      	lsls	r2, r1, #3
 8003696:	4610      	mov	r0, r2
 8003698:	4619      	mov	r1, r3
 800369a:	4603      	mov	r3, r0
 800369c:	4642      	mov	r2, r8
 800369e:	189b      	adds	r3, r3, r2
 80036a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80036a4:	464b      	mov	r3, r9
 80036a6:	460a      	mov	r2, r1
 80036a8:	eb42 0303 	adc.w	r3, r2, r3
 80036ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80036b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80036ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80036bc:	f04f 0200 	mov.w	r2, #0
 80036c0:	f04f 0300 	mov.w	r3, #0
 80036c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80036c8:	4649      	mov	r1, r9
 80036ca:	008b      	lsls	r3, r1, #2
 80036cc:	4641      	mov	r1, r8
 80036ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036d2:	4641      	mov	r1, r8
 80036d4:	008a      	lsls	r2, r1, #2
 80036d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80036da:	f7fc fdd9 	bl	8000290 <__aeabi_uldivmod>
 80036de:	4602      	mov	r2, r0
 80036e0:	460b      	mov	r3, r1
 80036e2:	4611      	mov	r1, r2
 80036e4:	4b38      	ldr	r3, [pc, #224]	@ (80037c8 <UART_SetConfig+0x4e4>)
 80036e6:	fba3 2301 	umull	r2, r3, r3, r1
 80036ea:	095b      	lsrs	r3, r3, #5
 80036ec:	2264      	movs	r2, #100	@ 0x64
 80036ee:	fb02 f303 	mul.w	r3, r2, r3
 80036f2:	1acb      	subs	r3, r1, r3
 80036f4:	011b      	lsls	r3, r3, #4
 80036f6:	3332      	adds	r3, #50	@ 0x32
 80036f8:	4a33      	ldr	r2, [pc, #204]	@ (80037c8 <UART_SetConfig+0x4e4>)
 80036fa:	fba2 2303 	umull	r2, r3, r2, r3
 80036fe:	095b      	lsrs	r3, r3, #5
 8003700:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003704:	441c      	add	r4, r3
 8003706:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800370a:	2200      	movs	r2, #0
 800370c:	673b      	str	r3, [r7, #112]	@ 0x70
 800370e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003710:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003714:	4642      	mov	r2, r8
 8003716:	464b      	mov	r3, r9
 8003718:	1891      	adds	r1, r2, r2
 800371a:	60b9      	str	r1, [r7, #8]
 800371c:	415b      	adcs	r3, r3
 800371e:	60fb      	str	r3, [r7, #12]
 8003720:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003724:	4641      	mov	r1, r8
 8003726:	1851      	adds	r1, r2, r1
 8003728:	6039      	str	r1, [r7, #0]
 800372a:	4649      	mov	r1, r9
 800372c:	414b      	adcs	r3, r1
 800372e:	607b      	str	r3, [r7, #4]
 8003730:	f04f 0200 	mov.w	r2, #0
 8003734:	f04f 0300 	mov.w	r3, #0
 8003738:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800373c:	4659      	mov	r1, fp
 800373e:	00cb      	lsls	r3, r1, #3
 8003740:	4651      	mov	r1, sl
 8003742:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003746:	4651      	mov	r1, sl
 8003748:	00ca      	lsls	r2, r1, #3
 800374a:	4610      	mov	r0, r2
 800374c:	4619      	mov	r1, r3
 800374e:	4603      	mov	r3, r0
 8003750:	4642      	mov	r2, r8
 8003752:	189b      	adds	r3, r3, r2
 8003754:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003756:	464b      	mov	r3, r9
 8003758:	460a      	mov	r2, r1
 800375a:	eb42 0303 	adc.w	r3, r2, r3
 800375e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	663b      	str	r3, [r7, #96]	@ 0x60
 800376a:	667a      	str	r2, [r7, #100]	@ 0x64
 800376c:	f04f 0200 	mov.w	r2, #0
 8003770:	f04f 0300 	mov.w	r3, #0
 8003774:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003778:	4649      	mov	r1, r9
 800377a:	008b      	lsls	r3, r1, #2
 800377c:	4641      	mov	r1, r8
 800377e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003782:	4641      	mov	r1, r8
 8003784:	008a      	lsls	r2, r1, #2
 8003786:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800378a:	f7fc fd81 	bl	8000290 <__aeabi_uldivmod>
 800378e:	4602      	mov	r2, r0
 8003790:	460b      	mov	r3, r1
 8003792:	4b0d      	ldr	r3, [pc, #52]	@ (80037c8 <UART_SetConfig+0x4e4>)
 8003794:	fba3 1302 	umull	r1, r3, r3, r2
 8003798:	095b      	lsrs	r3, r3, #5
 800379a:	2164      	movs	r1, #100	@ 0x64
 800379c:	fb01 f303 	mul.w	r3, r1, r3
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	011b      	lsls	r3, r3, #4
 80037a4:	3332      	adds	r3, #50	@ 0x32
 80037a6:	4a08      	ldr	r2, [pc, #32]	@ (80037c8 <UART_SetConfig+0x4e4>)
 80037a8:	fba2 2303 	umull	r2, r3, r2, r3
 80037ac:	095b      	lsrs	r3, r3, #5
 80037ae:	f003 020f 	and.w	r2, r3, #15
 80037b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4422      	add	r2, r4
 80037ba:	609a      	str	r2, [r3, #8]
}
 80037bc:	bf00      	nop
 80037be:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80037c2:	46bd      	mov	sp, r7
 80037c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037c8:	51eb851f 	.word	0x51eb851f

080037cc <__NVIC_SetPriority>:
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	4603      	mov	r3, r0
 80037d4:	6039      	str	r1, [r7, #0]
 80037d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	db0a      	blt.n	80037f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	b2da      	uxtb	r2, r3
 80037e4:	490c      	ldr	r1, [pc, #48]	@ (8003818 <__NVIC_SetPriority+0x4c>)
 80037e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ea:	0112      	lsls	r2, r2, #4
 80037ec:	b2d2      	uxtb	r2, r2
 80037ee:	440b      	add	r3, r1
 80037f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80037f4:	e00a      	b.n	800380c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	b2da      	uxtb	r2, r3
 80037fa:	4908      	ldr	r1, [pc, #32]	@ (800381c <__NVIC_SetPriority+0x50>)
 80037fc:	79fb      	ldrb	r3, [r7, #7]
 80037fe:	f003 030f 	and.w	r3, r3, #15
 8003802:	3b04      	subs	r3, #4
 8003804:	0112      	lsls	r2, r2, #4
 8003806:	b2d2      	uxtb	r2, r2
 8003808:	440b      	add	r3, r1
 800380a:	761a      	strb	r2, [r3, #24]
}
 800380c:	bf00      	nop
 800380e:	370c      	adds	r7, #12
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr
 8003818:	e000e100 	.word	0xe000e100
 800381c:	e000ed00 	.word	0xe000ed00

08003820 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003824:	4b05      	ldr	r3, [pc, #20]	@ (800383c <SysTick_Handler+0x1c>)
 8003826:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003828:	f001 fd46 	bl	80052b8 <xTaskGetSchedulerState>
 800382c:	4603      	mov	r3, r0
 800382e:	2b01      	cmp	r3, #1
 8003830:	d001      	beq.n	8003836 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003832:	f002 fc81 	bl	8006138 <xPortSysTickHandler>
  }
}
 8003836:	bf00      	nop
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	e000e010 	.word	0xe000e010

08003840 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003840:	b580      	push	{r7, lr}
 8003842:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003844:	2100      	movs	r1, #0
 8003846:	f06f 0004 	mvn.w	r0, #4
 800384a:	f7ff ffbf 	bl	80037cc <__NVIC_SetPriority>
#endif
}
 800384e:	bf00      	nop
 8003850:	bd80      	pop	{r7, pc}
	...

08003854 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800385a:	f3ef 8305 	mrs	r3, IPSR
 800385e:	603b      	str	r3, [r7, #0]
  return(result);
 8003860:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003862:	2b00      	cmp	r3, #0
 8003864:	d003      	beq.n	800386e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003866:	f06f 0305 	mvn.w	r3, #5
 800386a:	607b      	str	r3, [r7, #4]
 800386c:	e00c      	b.n	8003888 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800386e:	4b0a      	ldr	r3, [pc, #40]	@ (8003898 <osKernelInitialize+0x44>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d105      	bne.n	8003882 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003876:	4b08      	ldr	r3, [pc, #32]	@ (8003898 <osKernelInitialize+0x44>)
 8003878:	2201      	movs	r2, #1
 800387a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800387c:	2300      	movs	r3, #0
 800387e:	607b      	str	r3, [r7, #4]
 8003880:	e002      	b.n	8003888 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003882:	f04f 33ff 	mov.w	r3, #4294967295
 8003886:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003888:	687b      	ldr	r3, [r7, #4]
}
 800388a:	4618      	mov	r0, r3
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	20000258 	.word	0x20000258

0800389c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80038a2:	f3ef 8305 	mrs	r3, IPSR
 80038a6:	603b      	str	r3, [r7, #0]
  return(result);
 80038a8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d003      	beq.n	80038b6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80038ae:	f06f 0305 	mvn.w	r3, #5
 80038b2:	607b      	str	r3, [r7, #4]
 80038b4:	e010      	b.n	80038d8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80038b6:	4b0b      	ldr	r3, [pc, #44]	@ (80038e4 <osKernelStart+0x48>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d109      	bne.n	80038d2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80038be:	f7ff ffbf 	bl	8003840 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80038c2:	4b08      	ldr	r3, [pc, #32]	@ (80038e4 <osKernelStart+0x48>)
 80038c4:	2202      	movs	r2, #2
 80038c6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80038c8:	f001 f892 	bl	80049f0 <vTaskStartScheduler>
      stat = osOK;
 80038cc:	2300      	movs	r3, #0
 80038ce:	607b      	str	r3, [r7, #4]
 80038d0:	e002      	b.n	80038d8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80038d2:	f04f 33ff 	mov.w	r3, #4294967295
 80038d6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80038d8:	687b      	ldr	r3, [r7, #4]
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3708      	adds	r7, #8
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	20000258 	.word	0x20000258

080038e8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b08e      	sub	sp, #56	@ 0x38
 80038ec:	af04      	add	r7, sp, #16
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80038f4:	2300      	movs	r3, #0
 80038f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80038f8:	f3ef 8305 	mrs	r3, IPSR
 80038fc:	617b      	str	r3, [r7, #20]
  return(result);
 80038fe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003900:	2b00      	cmp	r3, #0
 8003902:	d17e      	bne.n	8003a02 <osThreadNew+0x11a>
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d07b      	beq.n	8003a02 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800390a:	2380      	movs	r3, #128	@ 0x80
 800390c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800390e:	2318      	movs	r3, #24
 8003910:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003912:	2300      	movs	r3, #0
 8003914:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003916:	f04f 33ff 	mov.w	r3, #4294967295
 800391a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d045      	beq.n	80039ae <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d002      	beq.n	8003930 <osThreadNew+0x48>
        name = attr->name;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	699b      	ldr	r3, [r3, #24]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d002      	beq.n	800393e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d008      	beq.n	8003956 <osThreadNew+0x6e>
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	2b38      	cmp	r3, #56	@ 0x38
 8003948:	d805      	bhi.n	8003956 <osThreadNew+0x6e>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f003 0301 	and.w	r3, r3, #1
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <osThreadNew+0x72>
        return (NULL);
 8003956:	2300      	movs	r3, #0
 8003958:	e054      	b.n	8003a04 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	695b      	ldr	r3, [r3, #20]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d003      	beq.n	800396a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	695b      	ldr	r3, [r3, #20]
 8003966:	089b      	lsrs	r3, r3, #2
 8003968:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00e      	beq.n	8003990 <osThreadNew+0xa8>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	2ba7      	cmp	r3, #167	@ 0xa7
 8003978:	d90a      	bls.n	8003990 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800397e:	2b00      	cmp	r3, #0
 8003980:	d006      	beq.n	8003990 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d002      	beq.n	8003990 <osThreadNew+0xa8>
        mem = 1;
 800398a:	2301      	movs	r3, #1
 800398c:	61bb      	str	r3, [r7, #24]
 800398e:	e010      	b.n	80039b2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d10c      	bne.n	80039b2 <osThreadNew+0xca>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d108      	bne.n	80039b2 <osThreadNew+0xca>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	691b      	ldr	r3, [r3, #16]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d104      	bne.n	80039b2 <osThreadNew+0xca>
          mem = 0;
 80039a8:	2300      	movs	r3, #0
 80039aa:	61bb      	str	r3, [r7, #24]
 80039ac:	e001      	b.n	80039b2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80039ae:	2300      	movs	r3, #0
 80039b0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d110      	bne.n	80039da <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80039c0:	9202      	str	r2, [sp, #8]
 80039c2:	9301      	str	r3, [sp, #4]
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	9300      	str	r3, [sp, #0]
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	6a3a      	ldr	r2, [r7, #32]
 80039cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80039ce:	68f8      	ldr	r0, [r7, #12]
 80039d0:	f000 fe1a 	bl	8004608 <xTaskCreateStatic>
 80039d4:	4603      	mov	r3, r0
 80039d6:	613b      	str	r3, [r7, #16]
 80039d8:	e013      	b.n	8003a02 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d110      	bne.n	8003a02 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80039e0:	6a3b      	ldr	r3, [r7, #32]
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	f107 0310 	add.w	r3, r7, #16
 80039e8:	9301      	str	r3, [sp, #4]
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	9300      	str	r3, [sp, #0]
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80039f2:	68f8      	ldr	r0, [r7, #12]
 80039f4:	f000 fe68 	bl	80046c8 <xTaskCreate>
 80039f8:	4603      	mov	r3, r0
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d001      	beq.n	8003a02 <osThreadNew+0x11a>
            hTask = NULL;
 80039fe:	2300      	movs	r3, #0
 8003a00:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003a02:	693b      	ldr	r3, [r7, #16]
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3728      	adds	r7, #40	@ 0x28
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a14:	f3ef 8305 	mrs	r3, IPSR
 8003a18:	60bb      	str	r3, [r7, #8]
  return(result);
 8003a1a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d003      	beq.n	8003a28 <osDelay+0x1c>
    stat = osErrorISR;
 8003a20:	f06f 0305 	mvn.w	r3, #5
 8003a24:	60fb      	str	r3, [r7, #12]
 8003a26:	e007      	b.n	8003a38 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d002      	beq.n	8003a38 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 ffa6 	bl	8004984 <vTaskDelay>
    }
  }

  return (stat);
 8003a38:	68fb      	ldr	r3, [r7, #12]
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3710      	adds	r7, #16
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
	...

08003a44 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003a44:	b480      	push	{r7}
 8003a46:	b085      	sub	sp, #20
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	4a07      	ldr	r2, [pc, #28]	@ (8003a70 <vApplicationGetIdleTaskMemory+0x2c>)
 8003a54:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	4a06      	ldr	r2, [pc, #24]	@ (8003a74 <vApplicationGetIdleTaskMemory+0x30>)
 8003a5a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2280      	movs	r2, #128	@ 0x80
 8003a60:	601a      	str	r2, [r3, #0]
}
 8003a62:	bf00      	nop
 8003a64:	3714      	adds	r7, #20
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	2000025c 	.word	0x2000025c
 8003a74:	20000304 	.word	0x20000304

08003a78 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003a78:	b480      	push	{r7}
 8003a7a:	b085      	sub	sp, #20
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	4a07      	ldr	r2, [pc, #28]	@ (8003aa4 <vApplicationGetTimerTaskMemory+0x2c>)
 8003a88:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	4a06      	ldr	r2, [pc, #24]	@ (8003aa8 <vApplicationGetTimerTaskMemory+0x30>)
 8003a8e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a96:	601a      	str	r2, [r3, #0]
}
 8003a98:	bf00      	nop
 8003a9a:	3714      	adds	r7, #20
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr
 8003aa4:	20000504 	.word	0x20000504
 8003aa8:	200005ac 	.word	0x200005ac

08003aac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f103 0208 	add.w	r2, r3, #8
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ac4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f103 0208 	add.w	r2, r3, #8
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f103 0208 	add.w	r2, r3, #8
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003afa:	bf00      	nop
 8003afc:	370c      	adds	r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr

08003b06 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b06:	b480      	push	{r7}
 8003b08:	b085      	sub	sp, #20
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
 8003b0e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	68fa      	ldr	r2, [r7, #12]
 8003b1a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	689a      	ldr	r2, [r3, #8]
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	683a      	ldr	r2, [r7, #0]
 8003b2a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	683a      	ldr	r2, [r7, #0]
 8003b30:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	1c5a      	adds	r2, r3, #1
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	601a      	str	r2, [r3, #0]
}
 8003b42:	bf00      	nop
 8003b44:	3714      	adds	r7, #20
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr

08003b4e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b4e:	b480      	push	{r7}
 8003b50:	b085      	sub	sp, #20
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
 8003b56:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b64:	d103      	bne.n	8003b6e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	691b      	ldr	r3, [r3, #16]
 8003b6a:	60fb      	str	r3, [r7, #12]
 8003b6c:	e00c      	b.n	8003b88 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	3308      	adds	r3, #8
 8003b72:	60fb      	str	r3, [r7, #12]
 8003b74:	e002      	b.n	8003b7c <vListInsert+0x2e>
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	60fb      	str	r3, [r7, #12]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	68ba      	ldr	r2, [r7, #8]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d2f6      	bcs.n	8003b76 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	685a      	ldr	r2, [r3, #4]
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	683a      	ldr	r2, [r7, #0]
 8003b96:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	68fa      	ldr	r2, [r7, #12]
 8003b9c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	683a      	ldr	r2, [r7, #0]
 8003ba2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	1c5a      	adds	r2, r3, #1
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	601a      	str	r2, [r3, #0]
}
 8003bb4:	bf00      	nop
 8003bb6:	3714      	adds	r7, #20
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr

08003bc0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b085      	sub	sp, #20
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	691b      	ldr	r3, [r3, #16]
 8003bcc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	6892      	ldr	r2, [r2, #8]
 8003bd6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	687a      	ldr	r2, [r7, #4]
 8003bde:	6852      	ldr	r2, [r2, #4]
 8003be0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d103      	bne.n	8003bf4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	689a      	ldr	r2, [r3, #8]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	1e5a      	subs	r2, r3, #1
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3714      	adds	r7, #20
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d10b      	bne.n	8003c40 <xQueueGenericReset+0x2c>
	__asm volatile
 8003c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c2c:	f383 8811 	msr	BASEPRI, r3
 8003c30:	f3bf 8f6f 	isb	sy
 8003c34:	f3bf 8f4f 	dsb	sy
 8003c38:	60bb      	str	r3, [r7, #8]
}
 8003c3a:	bf00      	nop
 8003c3c:	bf00      	nop
 8003c3e:	e7fd      	b.n	8003c3c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003c40:	f002 f9ea 	bl	8006018 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c4c:	68f9      	ldr	r1, [r7, #12]
 8003c4e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003c50:	fb01 f303 	mul.w	r3, r1, r3
 8003c54:	441a      	add	r2, r3
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c70:	3b01      	subs	r3, #1
 8003c72:	68f9      	ldr	r1, [r7, #12]
 8003c74:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003c76:	fb01 f303 	mul.w	r3, r1, r3
 8003c7a:	441a      	add	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	22ff      	movs	r2, #255	@ 0xff
 8003c84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	22ff      	movs	r2, #255	@ 0xff
 8003c8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d114      	bne.n	8003cc0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d01a      	beq.n	8003cd4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	3310      	adds	r3, #16
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f001 f942 	bl	8004f2c <xTaskRemoveFromEventList>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d012      	beq.n	8003cd4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003cae:	4b0d      	ldr	r3, [pc, #52]	@ (8003ce4 <xQueueGenericReset+0xd0>)
 8003cb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cb4:	601a      	str	r2, [r3, #0]
 8003cb6:	f3bf 8f4f 	dsb	sy
 8003cba:	f3bf 8f6f 	isb	sy
 8003cbe:	e009      	b.n	8003cd4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	3310      	adds	r3, #16
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7ff fef1 	bl	8003aac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	3324      	adds	r3, #36	@ 0x24
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7ff feec 	bl	8003aac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003cd4:	f002 f9d2 	bl	800607c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003cd8:	2301      	movs	r3, #1
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3710      	adds	r7, #16
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	e000ed04 	.word	0xe000ed04

08003ce8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b08e      	sub	sp, #56	@ 0x38
 8003cec:	af02      	add	r7, sp, #8
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
 8003cf4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d10b      	bne.n	8003d14 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d00:	f383 8811 	msr	BASEPRI, r3
 8003d04:	f3bf 8f6f 	isb	sy
 8003d08:	f3bf 8f4f 	dsb	sy
 8003d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003d0e:	bf00      	nop
 8003d10:	bf00      	nop
 8003d12:	e7fd      	b.n	8003d10 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d10b      	bne.n	8003d32 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d1e:	f383 8811 	msr	BASEPRI, r3
 8003d22:	f3bf 8f6f 	isb	sy
 8003d26:	f3bf 8f4f 	dsb	sy
 8003d2a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003d2c:	bf00      	nop
 8003d2e:	bf00      	nop
 8003d30:	e7fd      	b.n	8003d2e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d002      	beq.n	8003d3e <xQueueGenericCreateStatic+0x56>
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d001      	beq.n	8003d42 <xQueueGenericCreateStatic+0x5a>
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e000      	b.n	8003d44 <xQueueGenericCreateStatic+0x5c>
 8003d42:	2300      	movs	r3, #0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d10b      	bne.n	8003d60 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d4c:	f383 8811 	msr	BASEPRI, r3
 8003d50:	f3bf 8f6f 	isb	sy
 8003d54:	f3bf 8f4f 	dsb	sy
 8003d58:	623b      	str	r3, [r7, #32]
}
 8003d5a:	bf00      	nop
 8003d5c:	bf00      	nop
 8003d5e:	e7fd      	b.n	8003d5c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d102      	bne.n	8003d6c <xQueueGenericCreateStatic+0x84>
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d101      	bne.n	8003d70 <xQueueGenericCreateStatic+0x88>
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e000      	b.n	8003d72 <xQueueGenericCreateStatic+0x8a>
 8003d70:	2300      	movs	r3, #0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10b      	bne.n	8003d8e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d7a:	f383 8811 	msr	BASEPRI, r3
 8003d7e:	f3bf 8f6f 	isb	sy
 8003d82:	f3bf 8f4f 	dsb	sy
 8003d86:	61fb      	str	r3, [r7, #28]
}
 8003d88:	bf00      	nop
 8003d8a:	bf00      	nop
 8003d8c:	e7fd      	b.n	8003d8a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003d8e:	2350      	movs	r3, #80	@ 0x50
 8003d90:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	2b50      	cmp	r3, #80	@ 0x50
 8003d96:	d00b      	beq.n	8003db0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003d98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d9c:	f383 8811 	msr	BASEPRI, r3
 8003da0:	f3bf 8f6f 	isb	sy
 8003da4:	f3bf 8f4f 	dsb	sy
 8003da8:	61bb      	str	r3, [r7, #24]
}
 8003daa:	bf00      	nop
 8003dac:	bf00      	nop
 8003dae:	e7fd      	b.n	8003dac <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003db0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d00d      	beq.n	8003dd8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003dc4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dca:	9300      	str	r3, [sp, #0]
 8003dcc:	4613      	mov	r3, r2
 8003dce:	687a      	ldr	r2, [r7, #4]
 8003dd0:	68b9      	ldr	r1, [r7, #8]
 8003dd2:	68f8      	ldr	r0, [r7, #12]
 8003dd4:	f000 f805 	bl	8003de2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3730      	adds	r7, #48	@ 0x30
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003de2:	b580      	push	{r7, lr}
 8003de4:	b084      	sub	sp, #16
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	60f8      	str	r0, [r7, #12]
 8003dea:	60b9      	str	r1, [r7, #8]
 8003dec:	607a      	str	r2, [r7, #4]
 8003dee:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d103      	bne.n	8003dfe <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	69ba      	ldr	r2, [r7, #24]
 8003dfa:	601a      	str	r2, [r3, #0]
 8003dfc:	e002      	b.n	8003e04 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	68fa      	ldr	r2, [r7, #12]
 8003e08:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	68ba      	ldr	r2, [r7, #8]
 8003e0e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003e10:	2101      	movs	r1, #1
 8003e12:	69b8      	ldr	r0, [r7, #24]
 8003e14:	f7ff fefe 	bl	8003c14 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003e18:	69bb      	ldr	r3, [r7, #24]
 8003e1a:	78fa      	ldrb	r2, [r7, #3]
 8003e1c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003e20:	bf00      	nop
 8003e22:	3710      	adds	r7, #16
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b08e      	sub	sp, #56	@ 0x38
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	607a      	str	r2, [r7, #4]
 8003e34:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003e36:	2300      	movs	r3, #0
 8003e38:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d10b      	bne.n	8003e5c <xQueueGenericSend+0x34>
	__asm volatile
 8003e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e48:	f383 8811 	msr	BASEPRI, r3
 8003e4c:	f3bf 8f6f 	isb	sy
 8003e50:	f3bf 8f4f 	dsb	sy
 8003e54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003e56:	bf00      	nop
 8003e58:	bf00      	nop
 8003e5a:	e7fd      	b.n	8003e58 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d103      	bne.n	8003e6a <xQueueGenericSend+0x42>
 8003e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d101      	bne.n	8003e6e <xQueueGenericSend+0x46>
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e000      	b.n	8003e70 <xQueueGenericSend+0x48>
 8003e6e:	2300      	movs	r3, #0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d10b      	bne.n	8003e8c <xQueueGenericSend+0x64>
	__asm volatile
 8003e74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e78:	f383 8811 	msr	BASEPRI, r3
 8003e7c:	f3bf 8f6f 	isb	sy
 8003e80:	f3bf 8f4f 	dsb	sy
 8003e84:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003e86:	bf00      	nop
 8003e88:	bf00      	nop
 8003e8a:	e7fd      	b.n	8003e88 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d103      	bne.n	8003e9a <xQueueGenericSend+0x72>
 8003e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d101      	bne.n	8003e9e <xQueueGenericSend+0x76>
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e000      	b.n	8003ea0 <xQueueGenericSend+0x78>
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10b      	bne.n	8003ebc <xQueueGenericSend+0x94>
	__asm volatile
 8003ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ea8:	f383 8811 	msr	BASEPRI, r3
 8003eac:	f3bf 8f6f 	isb	sy
 8003eb0:	f3bf 8f4f 	dsb	sy
 8003eb4:	623b      	str	r3, [r7, #32]
}
 8003eb6:	bf00      	nop
 8003eb8:	bf00      	nop
 8003eba:	e7fd      	b.n	8003eb8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ebc:	f001 f9fc 	bl	80052b8 <xTaskGetSchedulerState>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d102      	bne.n	8003ecc <xQueueGenericSend+0xa4>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d101      	bne.n	8003ed0 <xQueueGenericSend+0xa8>
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e000      	b.n	8003ed2 <xQueueGenericSend+0xaa>
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d10b      	bne.n	8003eee <xQueueGenericSend+0xc6>
	__asm volatile
 8003ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eda:	f383 8811 	msr	BASEPRI, r3
 8003ede:	f3bf 8f6f 	isb	sy
 8003ee2:	f3bf 8f4f 	dsb	sy
 8003ee6:	61fb      	str	r3, [r7, #28]
}
 8003ee8:	bf00      	nop
 8003eea:	bf00      	nop
 8003eec:	e7fd      	b.n	8003eea <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003eee:	f002 f893 	bl	8006018 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ef4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ef8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003efa:	429a      	cmp	r2, r3
 8003efc:	d302      	bcc.n	8003f04 <xQueueGenericSend+0xdc>
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d129      	bne.n	8003f58 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003f04:	683a      	ldr	r2, [r7, #0]
 8003f06:	68b9      	ldr	r1, [r7, #8]
 8003f08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003f0a:	f000 fa0f 	bl	800432c <prvCopyDataToQueue>
 8003f0e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d010      	beq.n	8003f3a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f1a:	3324      	adds	r3, #36	@ 0x24
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f001 f805 	bl	8004f2c <xTaskRemoveFromEventList>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d013      	beq.n	8003f50 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003f28:	4b3f      	ldr	r3, [pc, #252]	@ (8004028 <xQueueGenericSend+0x200>)
 8003f2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f2e:	601a      	str	r2, [r3, #0]
 8003f30:	f3bf 8f4f 	dsb	sy
 8003f34:	f3bf 8f6f 	isb	sy
 8003f38:	e00a      	b.n	8003f50 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d007      	beq.n	8003f50 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003f40:	4b39      	ldr	r3, [pc, #228]	@ (8004028 <xQueueGenericSend+0x200>)
 8003f42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f46:	601a      	str	r2, [r3, #0]
 8003f48:	f3bf 8f4f 	dsb	sy
 8003f4c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003f50:	f002 f894 	bl	800607c <vPortExitCritical>
				return pdPASS;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e063      	b.n	8004020 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d103      	bne.n	8003f66 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003f5e:	f002 f88d 	bl	800607c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003f62:	2300      	movs	r3, #0
 8003f64:	e05c      	b.n	8004020 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003f66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d106      	bne.n	8003f7a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003f6c:	f107 0314 	add.w	r3, r7, #20
 8003f70:	4618      	mov	r0, r3
 8003f72:	f001 f83f 	bl	8004ff4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003f76:	2301      	movs	r3, #1
 8003f78:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003f7a:	f002 f87f 	bl	800607c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003f7e:	f000 fda7 	bl	8004ad0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003f82:	f002 f849 	bl	8006018 <vPortEnterCritical>
 8003f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003f8c:	b25b      	sxtb	r3, r3
 8003f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f92:	d103      	bne.n	8003f9c <xQueueGenericSend+0x174>
 8003f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003fa2:	b25b      	sxtb	r3, r3
 8003fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa8:	d103      	bne.n	8003fb2 <xQueueGenericSend+0x18a>
 8003faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003fb2:	f002 f863 	bl	800607c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003fb6:	1d3a      	adds	r2, r7, #4
 8003fb8:	f107 0314 	add.w	r3, r7, #20
 8003fbc:	4611      	mov	r1, r2
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f001 f82e 	bl	8005020 <xTaskCheckForTimeOut>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d124      	bne.n	8004014 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003fca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003fcc:	f000 faa6 	bl	800451c <prvIsQueueFull>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d018      	beq.n	8004008 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fd8:	3310      	adds	r3, #16
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	4611      	mov	r1, r2
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f000 ff52 	bl	8004e88 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003fe4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003fe6:	f000 fa31 	bl	800444c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003fea:	f000 fd7f 	bl	8004aec <xTaskResumeAll>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	f47f af7c 	bne.w	8003eee <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003ff6:	4b0c      	ldr	r3, [pc, #48]	@ (8004028 <xQueueGenericSend+0x200>)
 8003ff8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ffc:	601a      	str	r2, [r3, #0]
 8003ffe:	f3bf 8f4f 	dsb	sy
 8004002:	f3bf 8f6f 	isb	sy
 8004006:	e772      	b.n	8003eee <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004008:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800400a:	f000 fa1f 	bl	800444c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800400e:	f000 fd6d 	bl	8004aec <xTaskResumeAll>
 8004012:	e76c      	b.n	8003eee <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004014:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004016:	f000 fa19 	bl	800444c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800401a:	f000 fd67 	bl	8004aec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800401e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004020:	4618      	mov	r0, r3
 8004022:	3738      	adds	r7, #56	@ 0x38
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	e000ed04 	.word	0xe000ed04

0800402c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b090      	sub	sp, #64	@ 0x40
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
 8004038:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800403e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004040:	2b00      	cmp	r3, #0
 8004042:	d10b      	bne.n	800405c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004048:	f383 8811 	msr	BASEPRI, r3
 800404c:	f3bf 8f6f 	isb	sy
 8004050:	f3bf 8f4f 	dsb	sy
 8004054:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004056:	bf00      	nop
 8004058:	bf00      	nop
 800405a:	e7fd      	b.n	8004058 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d103      	bne.n	800406a <xQueueGenericSendFromISR+0x3e>
 8004062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004066:	2b00      	cmp	r3, #0
 8004068:	d101      	bne.n	800406e <xQueueGenericSendFromISR+0x42>
 800406a:	2301      	movs	r3, #1
 800406c:	e000      	b.n	8004070 <xQueueGenericSendFromISR+0x44>
 800406e:	2300      	movs	r3, #0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d10b      	bne.n	800408c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004078:	f383 8811 	msr	BASEPRI, r3
 800407c:	f3bf 8f6f 	isb	sy
 8004080:	f3bf 8f4f 	dsb	sy
 8004084:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004086:	bf00      	nop
 8004088:	bf00      	nop
 800408a:	e7fd      	b.n	8004088 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	2b02      	cmp	r3, #2
 8004090:	d103      	bne.n	800409a <xQueueGenericSendFromISR+0x6e>
 8004092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004096:	2b01      	cmp	r3, #1
 8004098:	d101      	bne.n	800409e <xQueueGenericSendFromISR+0x72>
 800409a:	2301      	movs	r3, #1
 800409c:	e000      	b.n	80040a0 <xQueueGenericSendFromISR+0x74>
 800409e:	2300      	movs	r3, #0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d10b      	bne.n	80040bc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80040a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040a8:	f383 8811 	msr	BASEPRI, r3
 80040ac:	f3bf 8f6f 	isb	sy
 80040b0:	f3bf 8f4f 	dsb	sy
 80040b4:	623b      	str	r3, [r7, #32]
}
 80040b6:	bf00      	nop
 80040b8:	bf00      	nop
 80040ba:	e7fd      	b.n	80040b8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80040bc:	f002 f88c 	bl	80061d8 <vPortValidateInterruptPriority>
	__asm volatile
 80040c0:	f3ef 8211 	mrs	r2, BASEPRI
 80040c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040c8:	f383 8811 	msr	BASEPRI, r3
 80040cc:	f3bf 8f6f 	isb	sy
 80040d0:	f3bf 8f4f 	dsb	sy
 80040d4:	61fa      	str	r2, [r7, #28]
 80040d6:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 80040d8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80040da:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80040dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d302      	bcc.n	80040ee <xQueueGenericSendFromISR+0xc2>
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	d12f      	bne.n	800414e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80040ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80040f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80040f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80040fe:	683a      	ldr	r2, [r7, #0]
 8004100:	68b9      	ldr	r1, [r7, #8]
 8004102:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004104:	f000 f912 	bl	800432c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004108:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800410c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004110:	d112      	bne.n	8004138 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004116:	2b00      	cmp	r3, #0
 8004118:	d016      	beq.n	8004148 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800411a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800411c:	3324      	adds	r3, #36	@ 0x24
 800411e:	4618      	mov	r0, r3
 8004120:	f000 ff04 	bl	8004f2c <xTaskRemoveFromEventList>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00e      	beq.n	8004148 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00b      	beq.n	8004148 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2201      	movs	r2, #1
 8004134:	601a      	str	r2, [r3, #0]
 8004136:	e007      	b.n	8004148 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004138:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800413c:	3301      	adds	r3, #1
 800413e:	b2db      	uxtb	r3, r3
 8004140:	b25a      	sxtb	r2, r3
 8004142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004144:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004148:	2301      	movs	r3, #1
 800414a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800414c:	e001      	b.n	8004152 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800414e:	2300      	movs	r3, #0
 8004150:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004152:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004154:	617b      	str	r3, [r7, #20]
	__asm volatile
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	f383 8811 	msr	BASEPRI, r3
}
 800415c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800415e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004160:	4618      	mov	r0, r3
 8004162:	3740      	adds	r7, #64	@ 0x40
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b08c      	sub	sp, #48	@ 0x30
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004174:	2300      	movs	r3, #0
 8004176:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800417c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800417e:	2b00      	cmp	r3, #0
 8004180:	d10b      	bne.n	800419a <xQueueReceive+0x32>
	__asm volatile
 8004182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004186:	f383 8811 	msr	BASEPRI, r3
 800418a:	f3bf 8f6f 	isb	sy
 800418e:	f3bf 8f4f 	dsb	sy
 8004192:	623b      	str	r3, [r7, #32]
}
 8004194:	bf00      	nop
 8004196:	bf00      	nop
 8004198:	e7fd      	b.n	8004196 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d103      	bne.n	80041a8 <xQueueReceive+0x40>
 80041a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d101      	bne.n	80041ac <xQueueReceive+0x44>
 80041a8:	2301      	movs	r3, #1
 80041aa:	e000      	b.n	80041ae <xQueueReceive+0x46>
 80041ac:	2300      	movs	r3, #0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10b      	bne.n	80041ca <xQueueReceive+0x62>
	__asm volatile
 80041b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041b6:	f383 8811 	msr	BASEPRI, r3
 80041ba:	f3bf 8f6f 	isb	sy
 80041be:	f3bf 8f4f 	dsb	sy
 80041c2:	61fb      	str	r3, [r7, #28]
}
 80041c4:	bf00      	nop
 80041c6:	bf00      	nop
 80041c8:	e7fd      	b.n	80041c6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80041ca:	f001 f875 	bl	80052b8 <xTaskGetSchedulerState>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d102      	bne.n	80041da <xQueueReceive+0x72>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d101      	bne.n	80041de <xQueueReceive+0x76>
 80041da:	2301      	movs	r3, #1
 80041dc:	e000      	b.n	80041e0 <xQueueReceive+0x78>
 80041de:	2300      	movs	r3, #0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d10b      	bne.n	80041fc <xQueueReceive+0x94>
	__asm volatile
 80041e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041e8:	f383 8811 	msr	BASEPRI, r3
 80041ec:	f3bf 8f6f 	isb	sy
 80041f0:	f3bf 8f4f 	dsb	sy
 80041f4:	61bb      	str	r3, [r7, #24]
}
 80041f6:	bf00      	nop
 80041f8:	bf00      	nop
 80041fa:	e7fd      	b.n	80041f8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80041fc:	f001 ff0c 	bl	8006018 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004204:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004208:	2b00      	cmp	r3, #0
 800420a:	d01f      	beq.n	800424c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800420c:	68b9      	ldr	r1, [r7, #8]
 800420e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004210:	f000 f8f6 	bl	8004400 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004216:	1e5a      	subs	r2, r3, #1
 8004218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800421a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800421c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800421e:	691b      	ldr	r3, [r3, #16]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d00f      	beq.n	8004244 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004226:	3310      	adds	r3, #16
 8004228:	4618      	mov	r0, r3
 800422a:	f000 fe7f 	bl	8004f2c <xTaskRemoveFromEventList>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d007      	beq.n	8004244 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004234:	4b3c      	ldr	r3, [pc, #240]	@ (8004328 <xQueueReceive+0x1c0>)
 8004236:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800423a:	601a      	str	r2, [r3, #0]
 800423c:	f3bf 8f4f 	dsb	sy
 8004240:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004244:	f001 ff1a 	bl	800607c <vPortExitCritical>
				return pdPASS;
 8004248:	2301      	movs	r3, #1
 800424a:	e069      	b.n	8004320 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d103      	bne.n	800425a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004252:	f001 ff13 	bl	800607c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004256:	2300      	movs	r3, #0
 8004258:	e062      	b.n	8004320 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800425a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800425c:	2b00      	cmp	r3, #0
 800425e:	d106      	bne.n	800426e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004260:	f107 0310 	add.w	r3, r7, #16
 8004264:	4618      	mov	r0, r3
 8004266:	f000 fec5 	bl	8004ff4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800426a:	2301      	movs	r3, #1
 800426c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800426e:	f001 ff05 	bl	800607c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004272:	f000 fc2d 	bl	8004ad0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004276:	f001 fecf 	bl	8006018 <vPortEnterCritical>
 800427a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800427c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004280:	b25b      	sxtb	r3, r3
 8004282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004286:	d103      	bne.n	8004290 <xQueueReceive+0x128>
 8004288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800428a:	2200      	movs	r2, #0
 800428c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004292:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004296:	b25b      	sxtb	r3, r3
 8004298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800429c:	d103      	bne.n	80042a6 <xQueueReceive+0x13e>
 800429e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042a6:	f001 fee9 	bl	800607c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80042aa:	1d3a      	adds	r2, r7, #4
 80042ac:	f107 0310 	add.w	r3, r7, #16
 80042b0:	4611      	mov	r1, r2
 80042b2:	4618      	mov	r0, r3
 80042b4:	f000 feb4 	bl	8005020 <xTaskCheckForTimeOut>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d123      	bne.n	8004306 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80042be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80042c0:	f000 f916 	bl	80044f0 <prvIsQueueEmpty>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d017      	beq.n	80042fa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80042ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042cc:	3324      	adds	r3, #36	@ 0x24
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	4611      	mov	r1, r2
 80042d2:	4618      	mov	r0, r3
 80042d4:	f000 fdd8 	bl	8004e88 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80042d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80042da:	f000 f8b7 	bl	800444c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80042de:	f000 fc05 	bl	8004aec <xTaskResumeAll>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d189      	bne.n	80041fc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80042e8:	4b0f      	ldr	r3, [pc, #60]	@ (8004328 <xQueueReceive+0x1c0>)
 80042ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042ee:	601a      	str	r2, [r3, #0]
 80042f0:	f3bf 8f4f 	dsb	sy
 80042f4:	f3bf 8f6f 	isb	sy
 80042f8:	e780      	b.n	80041fc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80042fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80042fc:	f000 f8a6 	bl	800444c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004300:	f000 fbf4 	bl	8004aec <xTaskResumeAll>
 8004304:	e77a      	b.n	80041fc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004306:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004308:	f000 f8a0 	bl	800444c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800430c:	f000 fbee 	bl	8004aec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004310:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004312:	f000 f8ed 	bl	80044f0 <prvIsQueueEmpty>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	f43f af6f 	beq.w	80041fc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800431e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004320:	4618      	mov	r0, r3
 8004322:	3730      	adds	r7, #48	@ 0x30
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	e000ed04 	.word	0xe000ed04

0800432c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004338:	2300      	movs	r3, #0
 800433a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004340:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004346:	2b00      	cmp	r3, #0
 8004348:	d10d      	bne.n	8004366 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d14d      	bne.n	80043ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	689b      	ldr	r3, [r3, #8]
 8004356:	4618      	mov	r0, r3
 8004358:	f000 ffcc 	bl	80052f4 <xTaskPriorityDisinherit>
 800435c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	609a      	str	r2, [r3, #8]
 8004364:	e043      	b.n	80043ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d119      	bne.n	80043a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6858      	ldr	r0, [r3, #4]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004374:	461a      	mov	r2, r3
 8004376:	68b9      	ldr	r1, [r7, #8]
 8004378:	f002 fdd6 	bl	8006f28 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	685a      	ldr	r2, [r3, #4]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004384:	441a      	add	r2, r3
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	685a      	ldr	r2, [r3, #4]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	429a      	cmp	r2, r3
 8004394:	d32b      	bcc.n	80043ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	605a      	str	r2, [r3, #4]
 800439e:	e026      	b.n	80043ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	68d8      	ldr	r0, [r3, #12]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a8:	461a      	mov	r2, r3
 80043aa:	68b9      	ldr	r1, [r7, #8]
 80043ac:	f002 fdbc 	bl	8006f28 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	68da      	ldr	r2, [r3, #12]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b8:	425b      	negs	r3, r3
 80043ba:	441a      	add	r2, r3
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	68da      	ldr	r2, [r3, #12]
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d207      	bcs.n	80043dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	689a      	ldr	r2, [r3, #8]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d4:	425b      	negs	r3, r3
 80043d6:	441a      	add	r2, r3
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d105      	bne.n	80043ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d002      	beq.n	80043ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	3b01      	subs	r3, #1
 80043ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	1c5a      	adds	r2, r3, #1
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80043f6:	697b      	ldr	r3, [r7, #20]
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3718      	adds	r7, #24
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}

08004400 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440e:	2b00      	cmp	r3, #0
 8004410:	d018      	beq.n	8004444 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	68da      	ldr	r2, [r3, #12]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800441a:	441a      	add	r2, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	68da      	ldr	r2, [r3, #12]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	429a      	cmp	r2, r3
 800442a:	d303      	bcc.n	8004434 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	68d9      	ldr	r1, [r3, #12]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443c:	461a      	mov	r2, r3
 800443e:	6838      	ldr	r0, [r7, #0]
 8004440:	f002 fd72 	bl	8006f28 <memcpy>
	}
}
 8004444:	bf00      	nop
 8004446:	3708      	adds	r7, #8
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004454:	f001 fde0 	bl	8006018 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800445e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004460:	e011      	b.n	8004486 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004466:	2b00      	cmp	r3, #0
 8004468:	d012      	beq.n	8004490 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	3324      	adds	r3, #36	@ 0x24
 800446e:	4618      	mov	r0, r3
 8004470:	f000 fd5c 	bl	8004f2c <xTaskRemoveFromEventList>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800447a:	f000 fe35 	bl	80050e8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800447e:	7bfb      	ldrb	r3, [r7, #15]
 8004480:	3b01      	subs	r3, #1
 8004482:	b2db      	uxtb	r3, r3
 8004484:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800448a:	2b00      	cmp	r3, #0
 800448c:	dce9      	bgt.n	8004462 <prvUnlockQueue+0x16>
 800448e:	e000      	b.n	8004492 <prvUnlockQueue+0x46>
					break;
 8004490:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	22ff      	movs	r2, #255	@ 0xff
 8004496:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800449a:	f001 fdef 	bl	800607c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800449e:	f001 fdbb 	bl	8006018 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80044a8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80044aa:	e011      	b.n	80044d0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	691b      	ldr	r3, [r3, #16]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d012      	beq.n	80044da <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	3310      	adds	r3, #16
 80044b8:	4618      	mov	r0, r3
 80044ba:	f000 fd37 	bl	8004f2c <xTaskRemoveFromEventList>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d001      	beq.n	80044c8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80044c4:	f000 fe10 	bl	80050e8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80044c8:	7bbb      	ldrb	r3, [r7, #14]
 80044ca:	3b01      	subs	r3, #1
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80044d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	dce9      	bgt.n	80044ac <prvUnlockQueue+0x60>
 80044d8:	e000      	b.n	80044dc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80044da:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	22ff      	movs	r2, #255	@ 0xff
 80044e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80044e4:	f001 fdca 	bl	800607c <vPortExitCritical>
}
 80044e8:	bf00      	nop
 80044ea:	3710      	adds	r7, #16
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80044f8:	f001 fd8e 	bl	8006018 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004500:	2b00      	cmp	r3, #0
 8004502:	d102      	bne.n	800450a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004504:	2301      	movs	r3, #1
 8004506:	60fb      	str	r3, [r7, #12]
 8004508:	e001      	b.n	800450e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800450a:	2300      	movs	r3, #0
 800450c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800450e:	f001 fdb5 	bl	800607c <vPortExitCritical>

	return xReturn;
 8004512:	68fb      	ldr	r3, [r7, #12]
}
 8004514:	4618      	mov	r0, r3
 8004516:	3710      	adds	r7, #16
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}

0800451c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b084      	sub	sp, #16
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004524:	f001 fd78 	bl	8006018 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004530:	429a      	cmp	r2, r3
 8004532:	d102      	bne.n	800453a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004534:	2301      	movs	r3, #1
 8004536:	60fb      	str	r3, [r7, #12]
 8004538:	e001      	b.n	800453e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800453a:	2300      	movs	r3, #0
 800453c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800453e:	f001 fd9d 	bl	800607c <vPortExitCritical>

	return xReturn;
 8004542:	68fb      	ldr	r3, [r7, #12]
}
 8004544:	4618      	mov	r0, r3
 8004546:	3710      	adds	r7, #16
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004556:	2300      	movs	r3, #0
 8004558:	60fb      	str	r3, [r7, #12]
 800455a:	e014      	b.n	8004586 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800455c:	4a0f      	ldr	r2, [pc, #60]	@ (800459c <vQueueAddToRegistry+0x50>)
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d10b      	bne.n	8004580 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004568:	490c      	ldr	r1, [pc, #48]	@ (800459c <vQueueAddToRegistry+0x50>)
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	683a      	ldr	r2, [r7, #0]
 800456e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004572:	4a0a      	ldr	r2, [pc, #40]	@ (800459c <vQueueAddToRegistry+0x50>)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	00db      	lsls	r3, r3, #3
 8004578:	4413      	add	r3, r2
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800457e:	e006      	b.n	800458e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	3301      	adds	r3, #1
 8004584:	60fb      	str	r3, [r7, #12]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2b07      	cmp	r3, #7
 800458a:	d9e7      	bls.n	800455c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800458c:	bf00      	nop
 800458e:	bf00      	nop
 8004590:	3714      	adds	r7, #20
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	200009ac 	.word	0x200009ac

080045a0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80045b0:	f001 fd32 	bl	8006018 <vPortEnterCritical>
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80045ba:	b25b      	sxtb	r3, r3
 80045bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c0:	d103      	bne.n	80045ca <vQueueWaitForMessageRestricted+0x2a>
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80045d0:	b25b      	sxtb	r3, r3
 80045d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d6:	d103      	bne.n	80045e0 <vQueueWaitForMessageRestricted+0x40>
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80045e0:	f001 fd4c 	bl	800607c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d106      	bne.n	80045fa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	3324      	adds	r3, #36	@ 0x24
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	68b9      	ldr	r1, [r7, #8]
 80045f4:	4618      	mov	r0, r3
 80045f6:	f000 fc6d 	bl	8004ed4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80045fa:	6978      	ldr	r0, [r7, #20]
 80045fc:	f7ff ff26 	bl	800444c <prvUnlockQueue>
	}
 8004600:	bf00      	nop
 8004602:	3718      	adds	r7, #24
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}

08004608 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004608:	b580      	push	{r7, lr}
 800460a:	b08e      	sub	sp, #56	@ 0x38
 800460c:	af04      	add	r7, sp, #16
 800460e:	60f8      	str	r0, [r7, #12]
 8004610:	60b9      	str	r1, [r7, #8]
 8004612:	607a      	str	r2, [r7, #4]
 8004614:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004618:	2b00      	cmp	r3, #0
 800461a:	d10b      	bne.n	8004634 <xTaskCreateStatic+0x2c>
	__asm volatile
 800461c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004620:	f383 8811 	msr	BASEPRI, r3
 8004624:	f3bf 8f6f 	isb	sy
 8004628:	f3bf 8f4f 	dsb	sy
 800462c:	623b      	str	r3, [r7, #32]
}
 800462e:	bf00      	nop
 8004630:	bf00      	nop
 8004632:	e7fd      	b.n	8004630 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004636:	2b00      	cmp	r3, #0
 8004638:	d10b      	bne.n	8004652 <xTaskCreateStatic+0x4a>
	__asm volatile
 800463a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800463e:	f383 8811 	msr	BASEPRI, r3
 8004642:	f3bf 8f6f 	isb	sy
 8004646:	f3bf 8f4f 	dsb	sy
 800464a:	61fb      	str	r3, [r7, #28]
}
 800464c:	bf00      	nop
 800464e:	bf00      	nop
 8004650:	e7fd      	b.n	800464e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004652:	23a8      	movs	r3, #168	@ 0xa8
 8004654:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	2ba8      	cmp	r3, #168	@ 0xa8
 800465a:	d00b      	beq.n	8004674 <xTaskCreateStatic+0x6c>
	__asm volatile
 800465c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004660:	f383 8811 	msr	BASEPRI, r3
 8004664:	f3bf 8f6f 	isb	sy
 8004668:	f3bf 8f4f 	dsb	sy
 800466c:	61bb      	str	r3, [r7, #24]
}
 800466e:	bf00      	nop
 8004670:	bf00      	nop
 8004672:	e7fd      	b.n	8004670 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004674:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004678:	2b00      	cmp	r3, #0
 800467a:	d01e      	beq.n	80046ba <xTaskCreateStatic+0xb2>
 800467c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800467e:	2b00      	cmp	r3, #0
 8004680:	d01b      	beq.n	80046ba <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004684:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004688:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800468a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800468c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468e:	2202      	movs	r2, #2
 8004690:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004694:	2300      	movs	r3, #0
 8004696:	9303      	str	r3, [sp, #12]
 8004698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800469a:	9302      	str	r3, [sp, #8]
 800469c:	f107 0314 	add.w	r3, r7, #20
 80046a0:	9301      	str	r3, [sp, #4]
 80046a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046a4:	9300      	str	r3, [sp, #0]
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	68b9      	ldr	r1, [r7, #8]
 80046ac:	68f8      	ldr	r0, [r7, #12]
 80046ae:	f000 f851 	bl	8004754 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80046b2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80046b4:	f000 f8f6 	bl	80048a4 <prvAddNewTaskToReadyList>
 80046b8:	e001      	b.n	80046be <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80046ba:	2300      	movs	r3, #0
 80046bc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80046be:	697b      	ldr	r3, [r7, #20]
	}
 80046c0:	4618      	mov	r0, r3
 80046c2:	3728      	adds	r7, #40	@ 0x28
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b08c      	sub	sp, #48	@ 0x30
 80046cc:	af04      	add	r7, sp, #16
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	603b      	str	r3, [r7, #0]
 80046d4:	4613      	mov	r3, r2
 80046d6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80046d8:	88fb      	ldrh	r3, [r7, #6]
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	4618      	mov	r0, r3
 80046de:	f001 fdbd 	bl	800625c <pvPortMalloc>
 80046e2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d00e      	beq.n	8004708 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80046ea:	20a8      	movs	r0, #168	@ 0xa8
 80046ec:	f001 fdb6 	bl	800625c <pvPortMalloc>
 80046f0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d003      	beq.n	8004700 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	697a      	ldr	r2, [r7, #20]
 80046fc:	631a      	str	r2, [r3, #48]	@ 0x30
 80046fe:	e005      	b.n	800470c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004700:	6978      	ldr	r0, [r7, #20]
 8004702:	f001 fe79 	bl	80063f8 <vPortFree>
 8004706:	e001      	b.n	800470c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004708:	2300      	movs	r3, #0
 800470a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d017      	beq.n	8004742 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004712:	69fb      	ldr	r3, [r7, #28]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800471a:	88fa      	ldrh	r2, [r7, #6]
 800471c:	2300      	movs	r3, #0
 800471e:	9303      	str	r3, [sp, #12]
 8004720:	69fb      	ldr	r3, [r7, #28]
 8004722:	9302      	str	r3, [sp, #8]
 8004724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004726:	9301      	str	r3, [sp, #4]
 8004728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800472a:	9300      	str	r3, [sp, #0]
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	68b9      	ldr	r1, [r7, #8]
 8004730:	68f8      	ldr	r0, [r7, #12]
 8004732:	f000 f80f 	bl	8004754 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004736:	69f8      	ldr	r0, [r7, #28]
 8004738:	f000 f8b4 	bl	80048a4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800473c:	2301      	movs	r3, #1
 800473e:	61bb      	str	r3, [r7, #24]
 8004740:	e002      	b.n	8004748 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004742:	f04f 33ff 	mov.w	r3, #4294967295
 8004746:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004748:	69bb      	ldr	r3, [r7, #24]
	}
 800474a:	4618      	mov	r0, r3
 800474c:	3720      	adds	r7, #32
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
	...

08004754 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b088      	sub	sp, #32
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
 8004760:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004764:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	461a      	mov	r2, r3
 800476c:	21a5      	movs	r1, #165	@ 0xa5
 800476e:	f002 fad0 	bl	8006d12 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004774:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800477c:	3b01      	subs	r3, #1
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	4413      	add	r3, r2
 8004782:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	f023 0307 	bic.w	r3, r3, #7
 800478a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	f003 0307 	and.w	r3, r3, #7
 8004792:	2b00      	cmp	r3, #0
 8004794:	d00b      	beq.n	80047ae <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800479a:	f383 8811 	msr	BASEPRI, r3
 800479e:	f3bf 8f6f 	isb	sy
 80047a2:	f3bf 8f4f 	dsb	sy
 80047a6:	617b      	str	r3, [r7, #20]
}
 80047a8:	bf00      	nop
 80047aa:	bf00      	nop
 80047ac:	e7fd      	b.n	80047aa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d01f      	beq.n	80047f4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80047b4:	2300      	movs	r3, #0
 80047b6:	61fb      	str	r3, [r7, #28]
 80047b8:	e012      	b.n	80047e0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80047ba:	68ba      	ldr	r2, [r7, #8]
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	4413      	add	r3, r2
 80047c0:	7819      	ldrb	r1, [r3, #0]
 80047c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	4413      	add	r3, r2
 80047c8:	3334      	adds	r3, #52	@ 0x34
 80047ca:	460a      	mov	r2, r1
 80047cc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80047ce:	68ba      	ldr	r2, [r7, #8]
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	4413      	add	r3, r2
 80047d4:	781b      	ldrb	r3, [r3, #0]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d006      	beq.n	80047e8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80047da:	69fb      	ldr	r3, [r7, #28]
 80047dc:	3301      	adds	r3, #1
 80047de:	61fb      	str	r3, [r7, #28]
 80047e0:	69fb      	ldr	r3, [r7, #28]
 80047e2:	2b0f      	cmp	r3, #15
 80047e4:	d9e9      	bls.n	80047ba <prvInitialiseNewTask+0x66>
 80047e6:	e000      	b.n	80047ea <prvInitialiseNewTask+0x96>
			{
				break;
 80047e8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80047ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80047f2:	e003      	b.n	80047fc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80047f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f6:	2200      	movs	r2, #0
 80047f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80047fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047fe:	2b37      	cmp	r3, #55	@ 0x37
 8004800:	d901      	bls.n	8004806 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004802:	2337      	movs	r3, #55	@ 0x37
 8004804:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004808:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800480a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800480c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800480e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004810:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004814:	2200      	movs	r2, #0
 8004816:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800481a:	3304      	adds	r3, #4
 800481c:	4618      	mov	r0, r3
 800481e:	f7ff f965 	bl	8003aec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004824:	3318      	adds	r3, #24
 8004826:	4618      	mov	r0, r3
 8004828:	f7ff f960 	bl	8003aec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800482c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800482e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004830:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004834:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800483a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800483c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800483e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004840:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004844:	2200      	movs	r2, #0
 8004846:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800484a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800484c:	2200      	movs	r2, #0
 800484e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004854:	3354      	adds	r3, #84	@ 0x54
 8004856:	224c      	movs	r2, #76	@ 0x4c
 8004858:	2100      	movs	r1, #0
 800485a:	4618      	mov	r0, r3
 800485c:	f002 fa59 	bl	8006d12 <memset>
 8004860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004862:	4a0d      	ldr	r2, [pc, #52]	@ (8004898 <prvInitialiseNewTask+0x144>)
 8004864:	659a      	str	r2, [r3, #88]	@ 0x58
 8004866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004868:	4a0c      	ldr	r2, [pc, #48]	@ (800489c <prvInitialiseNewTask+0x148>)
 800486a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800486c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800486e:	4a0c      	ldr	r2, [pc, #48]	@ (80048a0 <prvInitialiseNewTask+0x14c>)
 8004870:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004872:	683a      	ldr	r2, [r7, #0]
 8004874:	68f9      	ldr	r1, [r7, #12]
 8004876:	69b8      	ldr	r0, [r7, #24]
 8004878:	f001 faa0 	bl	8005dbc <pxPortInitialiseStack>
 800487c:	4602      	mov	r2, r0
 800487e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004880:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004884:	2b00      	cmp	r3, #0
 8004886:	d002      	beq.n	800488e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800488a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800488c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800488e:	bf00      	nop
 8004890:	3720      	adds	r7, #32
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
 8004896:	bf00      	nop
 8004898:	20004c48 	.word	0x20004c48
 800489c:	20004cb0 	.word	0x20004cb0
 80048a0:	20004d18 	.word	0x20004d18

080048a4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b082      	sub	sp, #8
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80048ac:	f001 fbb4 	bl	8006018 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80048b0:	4b2d      	ldr	r3, [pc, #180]	@ (8004968 <prvAddNewTaskToReadyList+0xc4>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	3301      	adds	r3, #1
 80048b6:	4a2c      	ldr	r2, [pc, #176]	@ (8004968 <prvAddNewTaskToReadyList+0xc4>)
 80048b8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80048ba:	4b2c      	ldr	r3, [pc, #176]	@ (800496c <prvAddNewTaskToReadyList+0xc8>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d109      	bne.n	80048d6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80048c2:	4a2a      	ldr	r2, [pc, #168]	@ (800496c <prvAddNewTaskToReadyList+0xc8>)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80048c8:	4b27      	ldr	r3, [pc, #156]	@ (8004968 <prvAddNewTaskToReadyList+0xc4>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d110      	bne.n	80048f2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80048d0:	f000 fc2e 	bl	8005130 <prvInitialiseTaskLists>
 80048d4:	e00d      	b.n	80048f2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80048d6:	4b26      	ldr	r3, [pc, #152]	@ (8004970 <prvAddNewTaskToReadyList+0xcc>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d109      	bne.n	80048f2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80048de:	4b23      	ldr	r3, [pc, #140]	@ (800496c <prvAddNewTaskToReadyList+0xc8>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e8:	429a      	cmp	r2, r3
 80048ea:	d802      	bhi.n	80048f2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80048ec:	4a1f      	ldr	r2, [pc, #124]	@ (800496c <prvAddNewTaskToReadyList+0xc8>)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80048f2:	4b20      	ldr	r3, [pc, #128]	@ (8004974 <prvAddNewTaskToReadyList+0xd0>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	3301      	adds	r3, #1
 80048f8:	4a1e      	ldr	r2, [pc, #120]	@ (8004974 <prvAddNewTaskToReadyList+0xd0>)
 80048fa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80048fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004974 <prvAddNewTaskToReadyList+0xd0>)
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004908:	4b1b      	ldr	r3, [pc, #108]	@ (8004978 <prvAddNewTaskToReadyList+0xd4>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	429a      	cmp	r2, r3
 800490e:	d903      	bls.n	8004918 <prvAddNewTaskToReadyList+0x74>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004914:	4a18      	ldr	r2, [pc, #96]	@ (8004978 <prvAddNewTaskToReadyList+0xd4>)
 8004916:	6013      	str	r3, [r2, #0]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800491c:	4613      	mov	r3, r2
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	4413      	add	r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4a15      	ldr	r2, [pc, #84]	@ (800497c <prvAddNewTaskToReadyList+0xd8>)
 8004926:	441a      	add	r2, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	3304      	adds	r3, #4
 800492c:	4619      	mov	r1, r3
 800492e:	4610      	mov	r0, r2
 8004930:	f7ff f8e9 	bl	8003b06 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004934:	f001 fba2 	bl	800607c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004938:	4b0d      	ldr	r3, [pc, #52]	@ (8004970 <prvAddNewTaskToReadyList+0xcc>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00e      	beq.n	800495e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004940:	4b0a      	ldr	r3, [pc, #40]	@ (800496c <prvAddNewTaskToReadyList+0xc8>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800494a:	429a      	cmp	r2, r3
 800494c:	d207      	bcs.n	800495e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800494e:	4b0c      	ldr	r3, [pc, #48]	@ (8004980 <prvAddNewTaskToReadyList+0xdc>)
 8004950:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004954:	601a      	str	r2, [r3, #0]
 8004956:	f3bf 8f4f 	dsb	sy
 800495a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800495e:	bf00      	nop
 8004960:	3708      	adds	r7, #8
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	20000ec0 	.word	0x20000ec0
 800496c:	200009ec 	.word	0x200009ec
 8004970:	20000ecc 	.word	0x20000ecc
 8004974:	20000edc 	.word	0x20000edc
 8004978:	20000ec8 	.word	0x20000ec8
 800497c:	200009f0 	.word	0x200009f0
 8004980:	e000ed04 	.word	0xe000ed04

08004984 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800498c:	2300      	movs	r3, #0
 800498e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d018      	beq.n	80049c8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004996:	4b14      	ldr	r3, [pc, #80]	@ (80049e8 <vTaskDelay+0x64>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00b      	beq.n	80049b6 <vTaskDelay+0x32>
	__asm volatile
 800499e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049a2:	f383 8811 	msr	BASEPRI, r3
 80049a6:	f3bf 8f6f 	isb	sy
 80049aa:	f3bf 8f4f 	dsb	sy
 80049ae:	60bb      	str	r3, [r7, #8]
}
 80049b0:	bf00      	nop
 80049b2:	bf00      	nop
 80049b4:	e7fd      	b.n	80049b2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80049b6:	f000 f88b 	bl	8004ad0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80049ba:	2100      	movs	r1, #0
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f000 fe4f 	bl	8005660 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80049c2:	f000 f893 	bl	8004aec <xTaskResumeAll>
 80049c6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d107      	bne.n	80049de <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80049ce:	4b07      	ldr	r3, [pc, #28]	@ (80049ec <vTaskDelay+0x68>)
 80049d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049d4:	601a      	str	r2, [r3, #0]
 80049d6:	f3bf 8f4f 	dsb	sy
 80049da:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80049de:	bf00      	nop
 80049e0:	3710      	adds	r7, #16
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	20000ee8 	.word	0x20000ee8
 80049ec:	e000ed04 	.word	0xe000ed04

080049f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b08a      	sub	sp, #40	@ 0x28
 80049f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80049f6:	2300      	movs	r3, #0
 80049f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80049fa:	2300      	movs	r3, #0
 80049fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80049fe:	463a      	mov	r2, r7
 8004a00:	1d39      	adds	r1, r7, #4
 8004a02:	f107 0308 	add.w	r3, r7, #8
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7ff f81c 	bl	8003a44 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004a0c:	6839      	ldr	r1, [r7, #0]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	68ba      	ldr	r2, [r7, #8]
 8004a12:	9202      	str	r2, [sp, #8]
 8004a14:	9301      	str	r3, [sp, #4]
 8004a16:	2300      	movs	r3, #0
 8004a18:	9300      	str	r3, [sp, #0]
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	460a      	mov	r2, r1
 8004a1e:	4924      	ldr	r1, [pc, #144]	@ (8004ab0 <vTaskStartScheduler+0xc0>)
 8004a20:	4824      	ldr	r0, [pc, #144]	@ (8004ab4 <vTaskStartScheduler+0xc4>)
 8004a22:	f7ff fdf1 	bl	8004608 <xTaskCreateStatic>
 8004a26:	4603      	mov	r3, r0
 8004a28:	4a23      	ldr	r2, [pc, #140]	@ (8004ab8 <vTaskStartScheduler+0xc8>)
 8004a2a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004a2c:	4b22      	ldr	r3, [pc, #136]	@ (8004ab8 <vTaskStartScheduler+0xc8>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d002      	beq.n	8004a3a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004a34:	2301      	movs	r3, #1
 8004a36:	617b      	str	r3, [r7, #20]
 8004a38:	e001      	b.n	8004a3e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d102      	bne.n	8004a4a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004a44:	f000 fe60 	bl	8005708 <xTimerCreateTimerTask>
 8004a48:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d11b      	bne.n	8004a88 <vTaskStartScheduler+0x98>
	__asm volatile
 8004a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a54:	f383 8811 	msr	BASEPRI, r3
 8004a58:	f3bf 8f6f 	isb	sy
 8004a5c:	f3bf 8f4f 	dsb	sy
 8004a60:	613b      	str	r3, [r7, #16]
}
 8004a62:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004a64:	4b15      	ldr	r3, [pc, #84]	@ (8004abc <vTaskStartScheduler+0xcc>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	3354      	adds	r3, #84	@ 0x54
 8004a6a:	4a15      	ldr	r2, [pc, #84]	@ (8004ac0 <vTaskStartScheduler+0xd0>)
 8004a6c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004a6e:	4b15      	ldr	r3, [pc, #84]	@ (8004ac4 <vTaskStartScheduler+0xd4>)
 8004a70:	f04f 32ff 	mov.w	r2, #4294967295
 8004a74:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004a76:	4b14      	ldr	r3, [pc, #80]	@ (8004ac8 <vTaskStartScheduler+0xd8>)
 8004a78:	2201      	movs	r2, #1
 8004a7a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004a7c:	4b13      	ldr	r3, [pc, #76]	@ (8004acc <vTaskStartScheduler+0xdc>)
 8004a7e:	2200      	movs	r2, #0
 8004a80:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004a82:	f001 fa25 	bl	8005ed0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004a86:	e00f      	b.n	8004aa8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a8e:	d10b      	bne.n	8004aa8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8004a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a94:	f383 8811 	msr	BASEPRI, r3
 8004a98:	f3bf 8f6f 	isb	sy
 8004a9c:	f3bf 8f4f 	dsb	sy
 8004aa0:	60fb      	str	r3, [r7, #12]
}
 8004aa2:	bf00      	nop
 8004aa4:	bf00      	nop
 8004aa6:	e7fd      	b.n	8004aa4 <vTaskStartScheduler+0xb4>
}
 8004aa8:	bf00      	nop
 8004aaa:	3718      	adds	r7, #24
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}
 8004ab0:	080079a0 	.word	0x080079a0
 8004ab4:	08005101 	.word	0x08005101
 8004ab8:	20000ee4 	.word	0x20000ee4
 8004abc:	200009ec 	.word	0x200009ec
 8004ac0:	20000030 	.word	0x20000030
 8004ac4:	20000ee0 	.word	0x20000ee0
 8004ac8:	20000ecc 	.word	0x20000ecc
 8004acc:	20000ec4 	.word	0x20000ec4

08004ad0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004ad4:	4b04      	ldr	r3, [pc, #16]	@ (8004ae8 <vTaskSuspendAll+0x18>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	3301      	adds	r3, #1
 8004ada:	4a03      	ldr	r2, [pc, #12]	@ (8004ae8 <vTaskSuspendAll+0x18>)
 8004adc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004ade:	bf00      	nop
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr
 8004ae8:	20000ee8 	.word	0x20000ee8

08004aec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004af2:	2300      	movs	r3, #0
 8004af4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004af6:	2300      	movs	r3, #0
 8004af8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004afa:	4b42      	ldr	r3, [pc, #264]	@ (8004c04 <xTaskResumeAll+0x118>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d10b      	bne.n	8004b1a <xTaskResumeAll+0x2e>
	__asm volatile
 8004b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b06:	f383 8811 	msr	BASEPRI, r3
 8004b0a:	f3bf 8f6f 	isb	sy
 8004b0e:	f3bf 8f4f 	dsb	sy
 8004b12:	603b      	str	r3, [r7, #0]
}
 8004b14:	bf00      	nop
 8004b16:	bf00      	nop
 8004b18:	e7fd      	b.n	8004b16 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004b1a:	f001 fa7d 	bl	8006018 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004b1e:	4b39      	ldr	r3, [pc, #228]	@ (8004c04 <xTaskResumeAll+0x118>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	3b01      	subs	r3, #1
 8004b24:	4a37      	ldr	r2, [pc, #220]	@ (8004c04 <xTaskResumeAll+0x118>)
 8004b26:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b28:	4b36      	ldr	r3, [pc, #216]	@ (8004c04 <xTaskResumeAll+0x118>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d162      	bne.n	8004bf6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004b30:	4b35      	ldr	r3, [pc, #212]	@ (8004c08 <xTaskResumeAll+0x11c>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d05e      	beq.n	8004bf6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004b38:	e02f      	b.n	8004b9a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b3a:	4b34      	ldr	r3, [pc, #208]	@ (8004c0c <xTaskResumeAll+0x120>)
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	3318      	adds	r3, #24
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7ff f83a 	bl	8003bc0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	3304      	adds	r3, #4
 8004b50:	4618      	mov	r0, r3
 8004b52:	f7ff f835 	bl	8003bc0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b5a:	4b2d      	ldr	r3, [pc, #180]	@ (8004c10 <xTaskResumeAll+0x124>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d903      	bls.n	8004b6a <xTaskResumeAll+0x7e>
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b66:	4a2a      	ldr	r2, [pc, #168]	@ (8004c10 <xTaskResumeAll+0x124>)
 8004b68:	6013      	str	r3, [r2, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b6e:	4613      	mov	r3, r2
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	4413      	add	r3, r2
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	4a27      	ldr	r2, [pc, #156]	@ (8004c14 <xTaskResumeAll+0x128>)
 8004b78:	441a      	add	r2, r3
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	3304      	adds	r3, #4
 8004b7e:	4619      	mov	r1, r3
 8004b80:	4610      	mov	r0, r2
 8004b82:	f7fe ffc0 	bl	8003b06 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b8a:	4b23      	ldr	r3, [pc, #140]	@ (8004c18 <xTaskResumeAll+0x12c>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d302      	bcc.n	8004b9a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004b94:	4b21      	ldr	r3, [pc, #132]	@ (8004c1c <xTaskResumeAll+0x130>)
 8004b96:	2201      	movs	r2, #1
 8004b98:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004b9a:	4b1c      	ldr	r3, [pc, #112]	@ (8004c0c <xTaskResumeAll+0x120>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1cb      	bne.n	8004b3a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d001      	beq.n	8004bac <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004ba8:	f000 fb66 	bl	8005278 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004bac:	4b1c      	ldr	r3, [pc, #112]	@ (8004c20 <xTaskResumeAll+0x134>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d010      	beq.n	8004bda <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004bb8:	f000 f846 	bl	8004c48 <xTaskIncrementTick>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d002      	beq.n	8004bc8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004bc2:	4b16      	ldr	r3, [pc, #88]	@ (8004c1c <xTaskResumeAll+0x130>)
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	3b01      	subs	r3, #1
 8004bcc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d1f1      	bne.n	8004bb8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004bd4:	4b12      	ldr	r3, [pc, #72]	@ (8004c20 <xTaskResumeAll+0x134>)
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004bda:	4b10      	ldr	r3, [pc, #64]	@ (8004c1c <xTaskResumeAll+0x130>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d009      	beq.n	8004bf6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004be2:	2301      	movs	r3, #1
 8004be4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004be6:	4b0f      	ldr	r3, [pc, #60]	@ (8004c24 <xTaskResumeAll+0x138>)
 8004be8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bec:	601a      	str	r2, [r3, #0]
 8004bee:	f3bf 8f4f 	dsb	sy
 8004bf2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004bf6:	f001 fa41 	bl	800607c <vPortExitCritical>

	return xAlreadyYielded;
 8004bfa:	68bb      	ldr	r3, [r7, #8]
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3710      	adds	r7, #16
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	20000ee8 	.word	0x20000ee8
 8004c08:	20000ec0 	.word	0x20000ec0
 8004c0c:	20000e80 	.word	0x20000e80
 8004c10:	20000ec8 	.word	0x20000ec8
 8004c14:	200009f0 	.word	0x200009f0
 8004c18:	200009ec 	.word	0x200009ec
 8004c1c:	20000ed4 	.word	0x20000ed4
 8004c20:	20000ed0 	.word	0x20000ed0
 8004c24:	e000ed04 	.word	0xe000ed04

08004c28 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004c2e:	4b05      	ldr	r3, [pc, #20]	@ (8004c44 <xTaskGetTickCount+0x1c>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004c34:	687b      	ldr	r3, [r7, #4]
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	370c      	adds	r7, #12
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr
 8004c42:	bf00      	nop
 8004c44:	20000ec4 	.word	0x20000ec4

08004c48 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b086      	sub	sp, #24
 8004c4c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c52:	4b4f      	ldr	r3, [pc, #316]	@ (8004d90 <xTaskIncrementTick+0x148>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	f040 8090 	bne.w	8004d7c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004c5c:	4b4d      	ldr	r3, [pc, #308]	@ (8004d94 <xTaskIncrementTick+0x14c>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	3301      	adds	r3, #1
 8004c62:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004c64:	4a4b      	ldr	r2, [pc, #300]	@ (8004d94 <xTaskIncrementTick+0x14c>)
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d121      	bne.n	8004cb4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004c70:	4b49      	ldr	r3, [pc, #292]	@ (8004d98 <xTaskIncrementTick+0x150>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00b      	beq.n	8004c92 <xTaskIncrementTick+0x4a>
	__asm volatile
 8004c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c7e:	f383 8811 	msr	BASEPRI, r3
 8004c82:	f3bf 8f6f 	isb	sy
 8004c86:	f3bf 8f4f 	dsb	sy
 8004c8a:	603b      	str	r3, [r7, #0]
}
 8004c8c:	bf00      	nop
 8004c8e:	bf00      	nop
 8004c90:	e7fd      	b.n	8004c8e <xTaskIncrementTick+0x46>
 8004c92:	4b41      	ldr	r3, [pc, #260]	@ (8004d98 <xTaskIncrementTick+0x150>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	60fb      	str	r3, [r7, #12]
 8004c98:	4b40      	ldr	r3, [pc, #256]	@ (8004d9c <xTaskIncrementTick+0x154>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a3e      	ldr	r2, [pc, #248]	@ (8004d98 <xTaskIncrementTick+0x150>)
 8004c9e:	6013      	str	r3, [r2, #0]
 8004ca0:	4a3e      	ldr	r2, [pc, #248]	@ (8004d9c <xTaskIncrementTick+0x154>)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6013      	str	r3, [r2, #0]
 8004ca6:	4b3e      	ldr	r3, [pc, #248]	@ (8004da0 <xTaskIncrementTick+0x158>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	3301      	adds	r3, #1
 8004cac:	4a3c      	ldr	r2, [pc, #240]	@ (8004da0 <xTaskIncrementTick+0x158>)
 8004cae:	6013      	str	r3, [r2, #0]
 8004cb0:	f000 fae2 	bl	8005278 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004cb4:	4b3b      	ldr	r3, [pc, #236]	@ (8004da4 <xTaskIncrementTick+0x15c>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	693a      	ldr	r2, [r7, #16]
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d349      	bcc.n	8004d52 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004cbe:	4b36      	ldr	r3, [pc, #216]	@ (8004d98 <xTaskIncrementTick+0x150>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d104      	bne.n	8004cd2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004cc8:	4b36      	ldr	r3, [pc, #216]	@ (8004da4 <xTaskIncrementTick+0x15c>)
 8004cca:	f04f 32ff 	mov.w	r2, #4294967295
 8004cce:	601a      	str	r2, [r3, #0]
					break;
 8004cd0:	e03f      	b.n	8004d52 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cd2:	4b31      	ldr	r3, [pc, #196]	@ (8004d98 <xTaskIncrementTick+0x150>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004ce2:	693a      	ldr	r2, [r7, #16]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d203      	bcs.n	8004cf2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004cea:	4a2e      	ldr	r2, [pc, #184]	@ (8004da4 <xTaskIncrementTick+0x15c>)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004cf0:	e02f      	b.n	8004d52 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	3304      	adds	r3, #4
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f7fe ff62 	bl	8003bc0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d004      	beq.n	8004d0e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	3318      	adds	r3, #24
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f7fe ff59 	bl	8003bc0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d12:	4b25      	ldr	r3, [pc, #148]	@ (8004da8 <xTaskIncrementTick+0x160>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d903      	bls.n	8004d22 <xTaskIncrementTick+0xda>
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d1e:	4a22      	ldr	r2, [pc, #136]	@ (8004da8 <xTaskIncrementTick+0x160>)
 8004d20:	6013      	str	r3, [r2, #0]
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d26:	4613      	mov	r3, r2
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	4413      	add	r3, r2
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	4a1f      	ldr	r2, [pc, #124]	@ (8004dac <xTaskIncrementTick+0x164>)
 8004d30:	441a      	add	r2, r3
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	3304      	adds	r3, #4
 8004d36:	4619      	mov	r1, r3
 8004d38:	4610      	mov	r0, r2
 8004d3a:	f7fe fee4 	bl	8003b06 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d42:	4b1b      	ldr	r3, [pc, #108]	@ (8004db0 <xTaskIncrementTick+0x168>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d3b8      	bcc.n	8004cbe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d50:	e7b5      	b.n	8004cbe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004d52:	4b17      	ldr	r3, [pc, #92]	@ (8004db0 <xTaskIncrementTick+0x168>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d58:	4914      	ldr	r1, [pc, #80]	@ (8004dac <xTaskIncrementTick+0x164>)
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	009b      	lsls	r3, r3, #2
 8004d5e:	4413      	add	r3, r2
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	440b      	add	r3, r1
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d901      	bls.n	8004d6e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004d6e:	4b11      	ldr	r3, [pc, #68]	@ (8004db4 <xTaskIncrementTick+0x16c>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d007      	beq.n	8004d86 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004d76:	2301      	movs	r3, #1
 8004d78:	617b      	str	r3, [r7, #20]
 8004d7a:	e004      	b.n	8004d86 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004d7c:	4b0e      	ldr	r3, [pc, #56]	@ (8004db8 <xTaskIncrementTick+0x170>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	3301      	adds	r3, #1
 8004d82:	4a0d      	ldr	r2, [pc, #52]	@ (8004db8 <xTaskIncrementTick+0x170>)
 8004d84:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004d86:	697b      	ldr	r3, [r7, #20]
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3718      	adds	r7, #24
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	20000ee8 	.word	0x20000ee8
 8004d94:	20000ec4 	.word	0x20000ec4
 8004d98:	20000e78 	.word	0x20000e78
 8004d9c:	20000e7c 	.word	0x20000e7c
 8004da0:	20000ed8 	.word	0x20000ed8
 8004da4:	20000ee0 	.word	0x20000ee0
 8004da8:	20000ec8 	.word	0x20000ec8
 8004dac:	200009f0 	.word	0x200009f0
 8004db0:	200009ec 	.word	0x200009ec
 8004db4:	20000ed4 	.word	0x20000ed4
 8004db8:	20000ed0 	.word	0x20000ed0

08004dbc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b085      	sub	sp, #20
 8004dc0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004dc2:	4b2b      	ldr	r3, [pc, #172]	@ (8004e70 <vTaskSwitchContext+0xb4>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d003      	beq.n	8004dd2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004dca:	4b2a      	ldr	r3, [pc, #168]	@ (8004e74 <vTaskSwitchContext+0xb8>)
 8004dcc:	2201      	movs	r2, #1
 8004dce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004dd0:	e047      	b.n	8004e62 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8004dd2:	4b28      	ldr	r3, [pc, #160]	@ (8004e74 <vTaskSwitchContext+0xb8>)
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004dd8:	4b27      	ldr	r3, [pc, #156]	@ (8004e78 <vTaskSwitchContext+0xbc>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	60fb      	str	r3, [r7, #12]
 8004dde:	e011      	b.n	8004e04 <vTaskSwitchContext+0x48>
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d10b      	bne.n	8004dfe <vTaskSwitchContext+0x42>
	__asm volatile
 8004de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dea:	f383 8811 	msr	BASEPRI, r3
 8004dee:	f3bf 8f6f 	isb	sy
 8004df2:	f3bf 8f4f 	dsb	sy
 8004df6:	607b      	str	r3, [r7, #4]
}
 8004df8:	bf00      	nop
 8004dfa:	bf00      	nop
 8004dfc:	e7fd      	b.n	8004dfa <vTaskSwitchContext+0x3e>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	3b01      	subs	r3, #1
 8004e02:	60fb      	str	r3, [r7, #12]
 8004e04:	491d      	ldr	r1, [pc, #116]	@ (8004e7c <vTaskSwitchContext+0xc0>)
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	4613      	mov	r3, r2
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	4413      	add	r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	440b      	add	r3, r1
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d0e3      	beq.n	8004de0 <vTaskSwitchContext+0x24>
 8004e18:	68fa      	ldr	r2, [r7, #12]
 8004e1a:	4613      	mov	r3, r2
 8004e1c:	009b      	lsls	r3, r3, #2
 8004e1e:	4413      	add	r3, r2
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	4a16      	ldr	r2, [pc, #88]	@ (8004e7c <vTaskSwitchContext+0xc0>)
 8004e24:	4413      	add	r3, r2
 8004e26:	60bb      	str	r3, [r7, #8]
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	685a      	ldr	r2, [r3, #4]
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	605a      	str	r2, [r3, #4]
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	685a      	ldr	r2, [r3, #4]
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	3308      	adds	r3, #8
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d104      	bne.n	8004e48 <vTaskSwitchContext+0x8c>
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	685a      	ldr	r2, [r3, #4]
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	605a      	str	r2, [r3, #4]
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	4a0c      	ldr	r2, [pc, #48]	@ (8004e80 <vTaskSwitchContext+0xc4>)
 8004e50:	6013      	str	r3, [r2, #0]
 8004e52:	4a09      	ldr	r2, [pc, #36]	@ (8004e78 <vTaskSwitchContext+0xbc>)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004e58:	4b09      	ldr	r3, [pc, #36]	@ (8004e80 <vTaskSwitchContext+0xc4>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	3354      	adds	r3, #84	@ 0x54
 8004e5e:	4a09      	ldr	r2, [pc, #36]	@ (8004e84 <vTaskSwitchContext+0xc8>)
 8004e60:	6013      	str	r3, [r2, #0]
}
 8004e62:	bf00      	nop
 8004e64:	3714      	adds	r7, #20
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr
 8004e6e:	bf00      	nop
 8004e70:	20000ee8 	.word	0x20000ee8
 8004e74:	20000ed4 	.word	0x20000ed4
 8004e78:	20000ec8 	.word	0x20000ec8
 8004e7c:	200009f0 	.word	0x200009f0
 8004e80:	200009ec 	.word	0x200009ec
 8004e84:	20000030 	.word	0x20000030

08004e88 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d10b      	bne.n	8004eb0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004e98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e9c:	f383 8811 	msr	BASEPRI, r3
 8004ea0:	f3bf 8f6f 	isb	sy
 8004ea4:	f3bf 8f4f 	dsb	sy
 8004ea8:	60fb      	str	r3, [r7, #12]
}
 8004eaa:	bf00      	nop
 8004eac:	bf00      	nop
 8004eae:	e7fd      	b.n	8004eac <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004eb0:	4b07      	ldr	r3, [pc, #28]	@ (8004ed0 <vTaskPlaceOnEventList+0x48>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	3318      	adds	r3, #24
 8004eb6:	4619      	mov	r1, r3
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f7fe fe48 	bl	8003b4e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004ebe:	2101      	movs	r1, #1
 8004ec0:	6838      	ldr	r0, [r7, #0]
 8004ec2:	f000 fbcd 	bl	8005660 <prvAddCurrentTaskToDelayedList>
}
 8004ec6:	bf00      	nop
 8004ec8:	3710      	adds	r7, #16
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	200009ec 	.word	0x200009ec

08004ed4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b086      	sub	sp, #24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d10b      	bne.n	8004efe <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eea:	f383 8811 	msr	BASEPRI, r3
 8004eee:	f3bf 8f6f 	isb	sy
 8004ef2:	f3bf 8f4f 	dsb	sy
 8004ef6:	617b      	str	r3, [r7, #20]
}
 8004ef8:	bf00      	nop
 8004efa:	bf00      	nop
 8004efc:	e7fd      	b.n	8004efa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004efe:	4b0a      	ldr	r3, [pc, #40]	@ (8004f28 <vTaskPlaceOnEventListRestricted+0x54>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	3318      	adds	r3, #24
 8004f04:	4619      	mov	r1, r3
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f7fe fdfd 	bl	8003b06 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d002      	beq.n	8004f18 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004f12:	f04f 33ff 	mov.w	r3, #4294967295
 8004f16:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004f18:	6879      	ldr	r1, [r7, #4]
 8004f1a:	68b8      	ldr	r0, [r7, #8]
 8004f1c:	f000 fba0 	bl	8005660 <prvAddCurrentTaskToDelayedList>
	}
 8004f20:	bf00      	nop
 8004f22:	3718      	adds	r7, #24
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	200009ec 	.word	0x200009ec

08004f2c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b086      	sub	sp, #24
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d10b      	bne.n	8004f5a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004f42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f46:	f383 8811 	msr	BASEPRI, r3
 8004f4a:	f3bf 8f6f 	isb	sy
 8004f4e:	f3bf 8f4f 	dsb	sy
 8004f52:	60fb      	str	r3, [r7, #12]
}
 8004f54:	bf00      	nop
 8004f56:	bf00      	nop
 8004f58:	e7fd      	b.n	8004f56 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	3318      	adds	r3, #24
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f7fe fe2e 	bl	8003bc0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f64:	4b1d      	ldr	r3, [pc, #116]	@ (8004fdc <xTaskRemoveFromEventList+0xb0>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d11d      	bne.n	8004fa8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	3304      	adds	r3, #4
 8004f70:	4618      	mov	r0, r3
 8004f72:	f7fe fe25 	bl	8003bc0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f7a:	4b19      	ldr	r3, [pc, #100]	@ (8004fe0 <xTaskRemoveFromEventList+0xb4>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d903      	bls.n	8004f8a <xTaskRemoveFromEventList+0x5e>
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f86:	4a16      	ldr	r2, [pc, #88]	@ (8004fe0 <xTaskRemoveFromEventList+0xb4>)
 8004f88:	6013      	str	r3, [r2, #0]
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f8e:	4613      	mov	r3, r2
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	4413      	add	r3, r2
 8004f94:	009b      	lsls	r3, r3, #2
 8004f96:	4a13      	ldr	r2, [pc, #76]	@ (8004fe4 <xTaskRemoveFromEventList+0xb8>)
 8004f98:	441a      	add	r2, r3
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	3304      	adds	r3, #4
 8004f9e:	4619      	mov	r1, r3
 8004fa0:	4610      	mov	r0, r2
 8004fa2:	f7fe fdb0 	bl	8003b06 <vListInsertEnd>
 8004fa6:	e005      	b.n	8004fb4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	3318      	adds	r3, #24
 8004fac:	4619      	mov	r1, r3
 8004fae:	480e      	ldr	r0, [pc, #56]	@ (8004fe8 <xTaskRemoveFromEventList+0xbc>)
 8004fb0:	f7fe fda9 	bl	8003b06 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8004fec <xTaskRemoveFromEventList+0xc0>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d905      	bls.n	8004fce <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8004ff0 <xTaskRemoveFromEventList+0xc4>)
 8004fc8:	2201      	movs	r2, #1
 8004fca:	601a      	str	r2, [r3, #0]
 8004fcc:	e001      	b.n	8004fd2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004fd2:	697b      	ldr	r3, [r7, #20]
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3718      	adds	r7, #24
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	20000ee8 	.word	0x20000ee8
 8004fe0:	20000ec8 	.word	0x20000ec8
 8004fe4:	200009f0 	.word	0x200009f0
 8004fe8:	20000e80 	.word	0x20000e80
 8004fec:	200009ec 	.word	0x200009ec
 8004ff0:	20000ed4 	.word	0x20000ed4

08004ff4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004ffc:	4b06      	ldr	r3, [pc, #24]	@ (8005018 <vTaskInternalSetTimeOutState+0x24>)
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005004:	4b05      	ldr	r3, [pc, #20]	@ (800501c <vTaskInternalSetTimeOutState+0x28>)
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	605a      	str	r2, [r3, #4]
}
 800500c:	bf00      	nop
 800500e:	370c      	adds	r7, #12
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr
 8005018:	20000ed8 	.word	0x20000ed8
 800501c:	20000ec4 	.word	0x20000ec4

08005020 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b088      	sub	sp, #32
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d10b      	bne.n	8005048 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005034:	f383 8811 	msr	BASEPRI, r3
 8005038:	f3bf 8f6f 	isb	sy
 800503c:	f3bf 8f4f 	dsb	sy
 8005040:	613b      	str	r3, [r7, #16]
}
 8005042:	bf00      	nop
 8005044:	bf00      	nop
 8005046:	e7fd      	b.n	8005044 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d10b      	bne.n	8005066 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800504e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005052:	f383 8811 	msr	BASEPRI, r3
 8005056:	f3bf 8f6f 	isb	sy
 800505a:	f3bf 8f4f 	dsb	sy
 800505e:	60fb      	str	r3, [r7, #12]
}
 8005060:	bf00      	nop
 8005062:	bf00      	nop
 8005064:	e7fd      	b.n	8005062 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005066:	f000 ffd7 	bl	8006018 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800506a:	4b1d      	ldr	r3, [pc, #116]	@ (80050e0 <xTaskCheckForTimeOut+0xc0>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	69ba      	ldr	r2, [r7, #24]
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005082:	d102      	bne.n	800508a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005084:	2300      	movs	r3, #0
 8005086:	61fb      	str	r3, [r7, #28]
 8005088:	e023      	b.n	80050d2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	4b15      	ldr	r3, [pc, #84]	@ (80050e4 <xTaskCheckForTimeOut+0xc4>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	429a      	cmp	r2, r3
 8005094:	d007      	beq.n	80050a6 <xTaskCheckForTimeOut+0x86>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	69ba      	ldr	r2, [r7, #24]
 800509c:	429a      	cmp	r2, r3
 800509e:	d302      	bcc.n	80050a6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80050a0:	2301      	movs	r3, #1
 80050a2:	61fb      	str	r3, [r7, #28]
 80050a4:	e015      	b.n	80050d2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	697a      	ldr	r2, [r7, #20]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d20b      	bcs.n	80050c8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	1ad2      	subs	r2, r2, r3
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f7ff ff99 	bl	8004ff4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80050c2:	2300      	movs	r3, #0
 80050c4:	61fb      	str	r3, [r7, #28]
 80050c6:	e004      	b.n	80050d2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	2200      	movs	r2, #0
 80050cc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80050ce:	2301      	movs	r3, #1
 80050d0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80050d2:	f000 ffd3 	bl	800607c <vPortExitCritical>

	return xReturn;
 80050d6:	69fb      	ldr	r3, [r7, #28]
}
 80050d8:	4618      	mov	r0, r3
 80050da:	3720      	adds	r7, #32
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}
 80050e0:	20000ec4 	.word	0x20000ec4
 80050e4:	20000ed8 	.word	0x20000ed8

080050e8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80050e8:	b480      	push	{r7}
 80050ea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80050ec:	4b03      	ldr	r3, [pc, #12]	@ (80050fc <vTaskMissedYield+0x14>)
 80050ee:	2201      	movs	r2, #1
 80050f0:	601a      	str	r2, [r3, #0]
}
 80050f2:	bf00      	nop
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr
 80050fc:	20000ed4 	.word	0x20000ed4

08005100 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b082      	sub	sp, #8
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005108:	f000 f852 	bl	80051b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800510c:	4b06      	ldr	r3, [pc, #24]	@ (8005128 <prvIdleTask+0x28>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2b01      	cmp	r3, #1
 8005112:	d9f9      	bls.n	8005108 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005114:	4b05      	ldr	r3, [pc, #20]	@ (800512c <prvIdleTask+0x2c>)
 8005116:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800511a:	601a      	str	r2, [r3, #0]
 800511c:	f3bf 8f4f 	dsb	sy
 8005120:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005124:	e7f0      	b.n	8005108 <prvIdleTask+0x8>
 8005126:	bf00      	nop
 8005128:	200009f0 	.word	0x200009f0
 800512c:	e000ed04 	.word	0xe000ed04

08005130 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005136:	2300      	movs	r3, #0
 8005138:	607b      	str	r3, [r7, #4]
 800513a:	e00c      	b.n	8005156 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	4613      	mov	r3, r2
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	4413      	add	r3, r2
 8005144:	009b      	lsls	r3, r3, #2
 8005146:	4a12      	ldr	r2, [pc, #72]	@ (8005190 <prvInitialiseTaskLists+0x60>)
 8005148:	4413      	add	r3, r2
 800514a:	4618      	mov	r0, r3
 800514c:	f7fe fcae 	bl	8003aac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	3301      	adds	r3, #1
 8005154:	607b      	str	r3, [r7, #4]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2b37      	cmp	r3, #55	@ 0x37
 800515a:	d9ef      	bls.n	800513c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800515c:	480d      	ldr	r0, [pc, #52]	@ (8005194 <prvInitialiseTaskLists+0x64>)
 800515e:	f7fe fca5 	bl	8003aac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005162:	480d      	ldr	r0, [pc, #52]	@ (8005198 <prvInitialiseTaskLists+0x68>)
 8005164:	f7fe fca2 	bl	8003aac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005168:	480c      	ldr	r0, [pc, #48]	@ (800519c <prvInitialiseTaskLists+0x6c>)
 800516a:	f7fe fc9f 	bl	8003aac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800516e:	480c      	ldr	r0, [pc, #48]	@ (80051a0 <prvInitialiseTaskLists+0x70>)
 8005170:	f7fe fc9c 	bl	8003aac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005174:	480b      	ldr	r0, [pc, #44]	@ (80051a4 <prvInitialiseTaskLists+0x74>)
 8005176:	f7fe fc99 	bl	8003aac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800517a:	4b0b      	ldr	r3, [pc, #44]	@ (80051a8 <prvInitialiseTaskLists+0x78>)
 800517c:	4a05      	ldr	r2, [pc, #20]	@ (8005194 <prvInitialiseTaskLists+0x64>)
 800517e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005180:	4b0a      	ldr	r3, [pc, #40]	@ (80051ac <prvInitialiseTaskLists+0x7c>)
 8005182:	4a05      	ldr	r2, [pc, #20]	@ (8005198 <prvInitialiseTaskLists+0x68>)
 8005184:	601a      	str	r2, [r3, #0]
}
 8005186:	bf00      	nop
 8005188:	3708      	adds	r7, #8
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	200009f0 	.word	0x200009f0
 8005194:	20000e50 	.word	0x20000e50
 8005198:	20000e64 	.word	0x20000e64
 800519c:	20000e80 	.word	0x20000e80
 80051a0:	20000e94 	.word	0x20000e94
 80051a4:	20000eac 	.word	0x20000eac
 80051a8:	20000e78 	.word	0x20000e78
 80051ac:	20000e7c 	.word	0x20000e7c

080051b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b082      	sub	sp, #8
 80051b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80051b6:	e019      	b.n	80051ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80051b8:	f000 ff2e 	bl	8006018 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051bc:	4b10      	ldr	r3, [pc, #64]	@ (8005200 <prvCheckTasksWaitingTermination+0x50>)
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	3304      	adds	r3, #4
 80051c8:	4618      	mov	r0, r3
 80051ca:	f7fe fcf9 	bl	8003bc0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80051ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005204 <prvCheckTasksWaitingTermination+0x54>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	3b01      	subs	r3, #1
 80051d4:	4a0b      	ldr	r2, [pc, #44]	@ (8005204 <prvCheckTasksWaitingTermination+0x54>)
 80051d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80051d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005208 <prvCheckTasksWaitingTermination+0x58>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	3b01      	subs	r3, #1
 80051de:	4a0a      	ldr	r2, [pc, #40]	@ (8005208 <prvCheckTasksWaitingTermination+0x58>)
 80051e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80051e2:	f000 ff4b 	bl	800607c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 f810 	bl	800520c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80051ec:	4b06      	ldr	r3, [pc, #24]	@ (8005208 <prvCheckTasksWaitingTermination+0x58>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d1e1      	bne.n	80051b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80051f4:	bf00      	nop
 80051f6:	bf00      	nop
 80051f8:	3708      	adds	r7, #8
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	20000e94 	.word	0x20000e94
 8005204:	20000ec0 	.word	0x20000ec0
 8005208:	20000ea8 	.word	0x20000ea8

0800520c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800520c:	b580      	push	{r7, lr}
 800520e:	b084      	sub	sp, #16
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	3354      	adds	r3, #84	@ 0x54
 8005218:	4618      	mov	r0, r3
 800521a:	f001 fdb7 	bl	8006d8c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005224:	2b00      	cmp	r3, #0
 8005226:	d108      	bne.n	800523a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800522c:	4618      	mov	r0, r3
 800522e:	f001 f8e3 	bl	80063f8 <vPortFree>
				vPortFree( pxTCB );
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f001 f8e0 	bl	80063f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005238:	e019      	b.n	800526e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005240:	2b01      	cmp	r3, #1
 8005242:	d103      	bne.n	800524c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f001 f8d7 	bl	80063f8 <vPortFree>
	}
 800524a:	e010      	b.n	800526e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005252:	2b02      	cmp	r3, #2
 8005254:	d00b      	beq.n	800526e <prvDeleteTCB+0x62>
	__asm volatile
 8005256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800525a:	f383 8811 	msr	BASEPRI, r3
 800525e:	f3bf 8f6f 	isb	sy
 8005262:	f3bf 8f4f 	dsb	sy
 8005266:	60fb      	str	r3, [r7, #12]
}
 8005268:	bf00      	nop
 800526a:	bf00      	nop
 800526c:	e7fd      	b.n	800526a <prvDeleteTCB+0x5e>
	}
 800526e:	bf00      	nop
 8005270:	3710      	adds	r7, #16
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
	...

08005278 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800527e:	4b0c      	ldr	r3, [pc, #48]	@ (80052b0 <prvResetNextTaskUnblockTime+0x38>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d104      	bne.n	8005292 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005288:	4b0a      	ldr	r3, [pc, #40]	@ (80052b4 <prvResetNextTaskUnblockTime+0x3c>)
 800528a:	f04f 32ff 	mov.w	r2, #4294967295
 800528e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005290:	e008      	b.n	80052a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005292:	4b07      	ldr	r3, [pc, #28]	@ (80052b0 <prvResetNextTaskUnblockTime+0x38>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68db      	ldr	r3, [r3, #12]
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	4a04      	ldr	r2, [pc, #16]	@ (80052b4 <prvResetNextTaskUnblockTime+0x3c>)
 80052a2:	6013      	str	r3, [r2, #0]
}
 80052a4:	bf00      	nop
 80052a6:	370c      	adds	r7, #12
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr
 80052b0:	20000e78 	.word	0x20000e78
 80052b4:	20000ee0 	.word	0x20000ee0

080052b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80052be:	4b0b      	ldr	r3, [pc, #44]	@ (80052ec <xTaskGetSchedulerState+0x34>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d102      	bne.n	80052cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80052c6:	2301      	movs	r3, #1
 80052c8:	607b      	str	r3, [r7, #4]
 80052ca:	e008      	b.n	80052de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052cc:	4b08      	ldr	r3, [pc, #32]	@ (80052f0 <xTaskGetSchedulerState+0x38>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d102      	bne.n	80052da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80052d4:	2302      	movs	r3, #2
 80052d6:	607b      	str	r3, [r7, #4]
 80052d8:	e001      	b.n	80052de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80052da:	2300      	movs	r3, #0
 80052dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80052de:	687b      	ldr	r3, [r7, #4]
	}
 80052e0:	4618      	mov	r0, r3
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr
 80052ec:	20000ecc 	.word	0x20000ecc
 80052f0:	20000ee8 	.word	0x20000ee8

080052f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b086      	sub	sp, #24
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005300:	2300      	movs	r3, #0
 8005302:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d058      	beq.n	80053bc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800530a:	4b2f      	ldr	r3, [pc, #188]	@ (80053c8 <xTaskPriorityDisinherit+0xd4>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	693a      	ldr	r2, [r7, #16]
 8005310:	429a      	cmp	r2, r3
 8005312:	d00b      	beq.n	800532c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005318:	f383 8811 	msr	BASEPRI, r3
 800531c:	f3bf 8f6f 	isb	sy
 8005320:	f3bf 8f4f 	dsb	sy
 8005324:	60fb      	str	r3, [r7, #12]
}
 8005326:	bf00      	nop
 8005328:	bf00      	nop
 800532a:	e7fd      	b.n	8005328 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005330:	2b00      	cmp	r3, #0
 8005332:	d10b      	bne.n	800534c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005338:	f383 8811 	msr	BASEPRI, r3
 800533c:	f3bf 8f6f 	isb	sy
 8005340:	f3bf 8f4f 	dsb	sy
 8005344:	60bb      	str	r3, [r7, #8]
}
 8005346:	bf00      	nop
 8005348:	bf00      	nop
 800534a:	e7fd      	b.n	8005348 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005350:	1e5a      	subs	r2, r3, #1
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800535e:	429a      	cmp	r2, r3
 8005360:	d02c      	beq.n	80053bc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005366:	2b00      	cmp	r3, #0
 8005368:	d128      	bne.n	80053bc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	3304      	adds	r3, #4
 800536e:	4618      	mov	r0, r3
 8005370:	f7fe fc26 	bl	8003bc0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005380:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800538c:	4b0f      	ldr	r3, [pc, #60]	@ (80053cc <xTaskPriorityDisinherit+0xd8>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	429a      	cmp	r2, r3
 8005392:	d903      	bls.n	800539c <xTaskPriorityDisinherit+0xa8>
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005398:	4a0c      	ldr	r2, [pc, #48]	@ (80053cc <xTaskPriorityDisinherit+0xd8>)
 800539a:	6013      	str	r3, [r2, #0]
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053a0:	4613      	mov	r3, r2
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	4413      	add	r3, r2
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	4a09      	ldr	r2, [pc, #36]	@ (80053d0 <xTaskPriorityDisinherit+0xdc>)
 80053aa:	441a      	add	r2, r3
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	3304      	adds	r3, #4
 80053b0:	4619      	mov	r1, r3
 80053b2:	4610      	mov	r0, r2
 80053b4:	f7fe fba7 	bl	8003b06 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80053b8:	2301      	movs	r3, #1
 80053ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80053bc:	697b      	ldr	r3, [r7, #20]
	}
 80053be:	4618      	mov	r0, r3
 80053c0:	3718      	adds	r7, #24
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	200009ec 	.word	0x200009ec
 80053cc:	20000ec8 	.word	0x20000ec8
 80053d0:	200009f0 	.word	0x200009f0

080053d4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b086      	sub	sp, #24
 80053d8:	af00      	add	r7, sp, #0
 80053da:	60f8      	str	r0, [r7, #12]
 80053dc:	60b9      	str	r1, [r7, #8]
 80053de:	607a      	str	r2, [r7, #4]
 80053e0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80053e2:	f000 fe19 	bl	8006018 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80053e6:	4b29      	ldr	r3, [pc, #164]	@ (800548c <xTaskNotifyWait+0xb8>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	2b02      	cmp	r3, #2
 80053f2:	d01c      	beq.n	800542e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80053f4:	4b25      	ldr	r3, [pc, #148]	@ (800548c <xTaskNotifyWait+0xb8>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80053fc:	68fa      	ldr	r2, [r7, #12]
 80053fe:	43d2      	mvns	r2, r2
 8005400:	400a      	ands	r2, r1
 8005402:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8005406:	4b21      	ldr	r3, [pc, #132]	@ (800548c <xTaskNotifyWait+0xb8>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00b      	beq.n	800542e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005416:	2101      	movs	r1, #1
 8005418:	6838      	ldr	r0, [r7, #0]
 800541a:	f000 f921 	bl	8005660 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800541e:	4b1c      	ldr	r3, [pc, #112]	@ (8005490 <xTaskNotifyWait+0xbc>)
 8005420:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005424:	601a      	str	r2, [r3, #0]
 8005426:	f3bf 8f4f 	dsb	sy
 800542a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800542e:	f000 fe25 	bl	800607c <vPortExitCritical>

		taskENTER_CRITICAL();
 8005432:	f000 fdf1 	bl	8006018 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d005      	beq.n	8005448 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800543c:	4b13      	ldr	r3, [pc, #76]	@ (800548c <xTaskNotifyWait+0xb8>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005448:	4b10      	ldr	r3, [pc, #64]	@ (800548c <xTaskNotifyWait+0xb8>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005450:	b2db      	uxtb	r3, r3
 8005452:	2b02      	cmp	r3, #2
 8005454:	d002      	beq.n	800545c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8005456:	2300      	movs	r3, #0
 8005458:	617b      	str	r3, [r7, #20]
 800545a:	e00a      	b.n	8005472 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800545c:	4b0b      	ldr	r3, [pc, #44]	@ (800548c <xTaskNotifyWait+0xb8>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8005464:	68ba      	ldr	r2, [r7, #8]
 8005466:	43d2      	mvns	r2, r2
 8005468:	400a      	ands	r2, r1
 800546a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 800546e:	2301      	movs	r3, #1
 8005470:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005472:	4b06      	ldr	r3, [pc, #24]	@ (800548c <xTaskNotifyWait+0xb8>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2200      	movs	r2, #0
 8005478:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800547c:	f000 fdfe 	bl	800607c <vPortExitCritical>

		return xReturn;
 8005480:	697b      	ldr	r3, [r7, #20]
	}
 8005482:	4618      	mov	r0, r3
 8005484:	3718      	adds	r7, #24
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	200009ec 	.word	0x200009ec
 8005490:	e000ed04 	.word	0xe000ed04

08005494 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8005494:	b580      	push	{r7, lr}
 8005496:	b08e      	sub	sp, #56	@ 0x38
 8005498:	af00      	add	r7, sp, #0
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	60b9      	str	r1, [r7, #8]
 800549e:	603b      	str	r3, [r7, #0]
 80054a0:	4613      	mov	r3, r2
 80054a2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80054a4:	2301      	movs	r3, #1
 80054a6:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d10b      	bne.n	80054c6 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 80054ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054b2:	f383 8811 	msr	BASEPRI, r3
 80054b6:	f3bf 8f6f 	isb	sy
 80054ba:	f3bf 8f4f 	dsb	sy
 80054be:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80054c0:	bf00      	nop
 80054c2:	bf00      	nop
 80054c4:	e7fd      	b.n	80054c2 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80054c6:	f000 fe87 	bl	80061d8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80054ce:	f3ef 8211 	mrs	r2, BASEPRI
 80054d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d6:	f383 8811 	msr	BASEPRI, r3
 80054da:	f3bf 8f6f 	isb	sy
 80054de:	f3bf 8f4f 	dsb	sy
 80054e2:	623a      	str	r2, [r7, #32]
 80054e4:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80054e6:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80054e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d004      	beq.n	80054fa <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80054f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80054fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054fc:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8005500:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005506:	2202      	movs	r2, #2
 8005508:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800550c:	79fb      	ldrb	r3, [r7, #7]
 800550e:	2b04      	cmp	r3, #4
 8005510:	d82e      	bhi.n	8005570 <xTaskGenericNotifyFromISR+0xdc>
 8005512:	a201      	add	r2, pc, #4	@ (adr r2, 8005518 <xTaskGenericNotifyFromISR+0x84>)
 8005514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005518:	08005595 	.word	0x08005595
 800551c:	0800552d 	.word	0x0800552d
 8005520:	0800553f 	.word	0x0800553f
 8005524:	0800554f 	.word	0x0800554f
 8005528:	08005559 	.word	0x08005559
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800552c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800552e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	431a      	orrs	r2, r3
 8005536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005538:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800553c:	e02d      	b.n	800559a <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800553e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005540:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005544:	1c5a      	adds	r2, r3, #1
 8005546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005548:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800554c:	e025      	b.n	800559a <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800554e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005550:	68ba      	ldr	r2, [r7, #8]
 8005552:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8005556:	e020      	b.n	800559a <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005558:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800555c:	2b02      	cmp	r3, #2
 800555e:	d004      	beq.n	800556a <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8005560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005562:	68ba      	ldr	r2, [r7, #8]
 8005564:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8005568:	e017      	b.n	800559a <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800556a:	2300      	movs	r3, #0
 800556c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800556e:	e014      	b.n	800559a <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8005570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005572:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800557a:	d00d      	beq.n	8005598 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 800557c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005580:	f383 8811 	msr	BASEPRI, r3
 8005584:	f3bf 8f6f 	isb	sy
 8005588:	f3bf 8f4f 	dsb	sy
 800558c:	61bb      	str	r3, [r7, #24]
}
 800558e:	bf00      	nop
 8005590:	bf00      	nop
 8005592:	e7fd      	b.n	8005590 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8005594:	bf00      	nop
 8005596:	e000      	b.n	800559a <xTaskGenericNotifyFromISR+0x106>
					break;
 8005598:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800559a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d147      	bne.n	8005632 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80055a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00b      	beq.n	80055c2 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 80055aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ae:	f383 8811 	msr	BASEPRI, r3
 80055b2:	f3bf 8f6f 	isb	sy
 80055b6:	f3bf 8f4f 	dsb	sy
 80055ba:	617b      	str	r3, [r7, #20]
}
 80055bc:	bf00      	nop
 80055be:	bf00      	nop
 80055c0:	e7fd      	b.n	80055be <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055c2:	4b21      	ldr	r3, [pc, #132]	@ (8005648 <xTaskGenericNotifyFromISR+0x1b4>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d11d      	bne.n	8005606 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055cc:	3304      	adds	r3, #4
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7fe faf6 	bl	8003bc0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80055d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055d8:	4b1c      	ldr	r3, [pc, #112]	@ (800564c <xTaskGenericNotifyFromISR+0x1b8>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	429a      	cmp	r2, r3
 80055de:	d903      	bls.n	80055e8 <xTaskGenericNotifyFromISR+0x154>
 80055e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055e4:	4a19      	ldr	r2, [pc, #100]	@ (800564c <xTaskGenericNotifyFromISR+0x1b8>)
 80055e6:	6013      	str	r3, [r2, #0]
 80055e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055ec:	4613      	mov	r3, r2
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	4413      	add	r3, r2
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	4a16      	ldr	r2, [pc, #88]	@ (8005650 <xTaskGenericNotifyFromISR+0x1bc>)
 80055f6:	441a      	add	r2, r3
 80055f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055fa:	3304      	adds	r3, #4
 80055fc:	4619      	mov	r1, r3
 80055fe:	4610      	mov	r0, r2
 8005600:	f7fe fa81 	bl	8003b06 <vListInsertEnd>
 8005604:	e005      	b.n	8005612 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005608:	3318      	adds	r3, #24
 800560a:	4619      	mov	r1, r3
 800560c:	4811      	ldr	r0, [pc, #68]	@ (8005654 <xTaskGenericNotifyFromISR+0x1c0>)
 800560e:	f7fe fa7a 	bl	8003b06 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005614:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005616:	4b10      	ldr	r3, [pc, #64]	@ (8005658 <xTaskGenericNotifyFromISR+0x1c4>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800561c:	429a      	cmp	r2, r3
 800561e:	d908      	bls.n	8005632 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8005620:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005622:	2b00      	cmp	r3, #0
 8005624:	d002      	beq.n	800562c <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8005626:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005628:	2201      	movs	r2, #1
 800562a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800562c:	4b0b      	ldr	r3, [pc, #44]	@ (800565c <xTaskGenericNotifyFromISR+0x1c8>)
 800562e:	2201      	movs	r2, #1
 8005630:	601a      	str	r2, [r3, #0]
 8005632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005634:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	f383 8811 	msr	BASEPRI, r3
}
 800563c:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800563e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8005640:	4618      	mov	r0, r3
 8005642:	3738      	adds	r7, #56	@ 0x38
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}
 8005648:	20000ee8 	.word	0x20000ee8
 800564c:	20000ec8 	.word	0x20000ec8
 8005650:	200009f0 	.word	0x200009f0
 8005654:	20000e80 	.word	0x20000e80
 8005658:	200009ec 	.word	0x200009ec
 800565c:	20000ed4 	.word	0x20000ed4

08005660 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800566a:	4b21      	ldr	r3, [pc, #132]	@ (80056f0 <prvAddCurrentTaskToDelayedList+0x90>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005670:	4b20      	ldr	r3, [pc, #128]	@ (80056f4 <prvAddCurrentTaskToDelayedList+0x94>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	3304      	adds	r3, #4
 8005676:	4618      	mov	r0, r3
 8005678:	f7fe faa2 	bl	8003bc0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005682:	d10a      	bne.n	800569a <prvAddCurrentTaskToDelayedList+0x3a>
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d007      	beq.n	800569a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800568a:	4b1a      	ldr	r3, [pc, #104]	@ (80056f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	3304      	adds	r3, #4
 8005690:	4619      	mov	r1, r3
 8005692:	4819      	ldr	r0, [pc, #100]	@ (80056f8 <prvAddCurrentTaskToDelayedList+0x98>)
 8005694:	f7fe fa37 	bl	8003b06 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005698:	e026      	b.n	80056e8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800569a:	68fa      	ldr	r2, [r7, #12]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4413      	add	r3, r2
 80056a0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80056a2:	4b14      	ldr	r3, [pc, #80]	@ (80056f4 <prvAddCurrentTaskToDelayedList+0x94>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68ba      	ldr	r2, [r7, #8]
 80056a8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d209      	bcs.n	80056c6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056b2:	4b12      	ldr	r3, [pc, #72]	@ (80056fc <prvAddCurrentTaskToDelayedList+0x9c>)
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	4b0f      	ldr	r3, [pc, #60]	@ (80056f4 <prvAddCurrentTaskToDelayedList+0x94>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	3304      	adds	r3, #4
 80056bc:	4619      	mov	r1, r3
 80056be:	4610      	mov	r0, r2
 80056c0:	f7fe fa45 	bl	8003b4e <vListInsert>
}
 80056c4:	e010      	b.n	80056e8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056c6:	4b0e      	ldr	r3, [pc, #56]	@ (8005700 <prvAddCurrentTaskToDelayedList+0xa0>)
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	4b0a      	ldr	r3, [pc, #40]	@ (80056f4 <prvAddCurrentTaskToDelayedList+0x94>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	3304      	adds	r3, #4
 80056d0:	4619      	mov	r1, r3
 80056d2:	4610      	mov	r0, r2
 80056d4:	f7fe fa3b 	bl	8003b4e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80056d8:	4b0a      	ldr	r3, [pc, #40]	@ (8005704 <prvAddCurrentTaskToDelayedList+0xa4>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	68ba      	ldr	r2, [r7, #8]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d202      	bcs.n	80056e8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80056e2:	4a08      	ldr	r2, [pc, #32]	@ (8005704 <prvAddCurrentTaskToDelayedList+0xa4>)
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	6013      	str	r3, [r2, #0]
}
 80056e8:	bf00      	nop
 80056ea:	3710      	adds	r7, #16
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}
 80056f0:	20000ec4 	.word	0x20000ec4
 80056f4:	200009ec 	.word	0x200009ec
 80056f8:	20000eac 	.word	0x20000eac
 80056fc:	20000e7c 	.word	0x20000e7c
 8005700:	20000e78 	.word	0x20000e78
 8005704:	20000ee0 	.word	0x20000ee0

08005708 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b08a      	sub	sp, #40	@ 0x28
 800570c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800570e:	2300      	movs	r3, #0
 8005710:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005712:	f000 fb13 	bl	8005d3c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005716:	4b1d      	ldr	r3, [pc, #116]	@ (800578c <xTimerCreateTimerTask+0x84>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d021      	beq.n	8005762 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800571e:	2300      	movs	r3, #0
 8005720:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005722:	2300      	movs	r3, #0
 8005724:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005726:	1d3a      	adds	r2, r7, #4
 8005728:	f107 0108 	add.w	r1, r7, #8
 800572c:	f107 030c 	add.w	r3, r7, #12
 8005730:	4618      	mov	r0, r3
 8005732:	f7fe f9a1 	bl	8003a78 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005736:	6879      	ldr	r1, [r7, #4]
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	68fa      	ldr	r2, [r7, #12]
 800573c:	9202      	str	r2, [sp, #8]
 800573e:	9301      	str	r3, [sp, #4]
 8005740:	2302      	movs	r3, #2
 8005742:	9300      	str	r3, [sp, #0]
 8005744:	2300      	movs	r3, #0
 8005746:	460a      	mov	r2, r1
 8005748:	4911      	ldr	r1, [pc, #68]	@ (8005790 <xTimerCreateTimerTask+0x88>)
 800574a:	4812      	ldr	r0, [pc, #72]	@ (8005794 <xTimerCreateTimerTask+0x8c>)
 800574c:	f7fe ff5c 	bl	8004608 <xTaskCreateStatic>
 8005750:	4603      	mov	r3, r0
 8005752:	4a11      	ldr	r2, [pc, #68]	@ (8005798 <xTimerCreateTimerTask+0x90>)
 8005754:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005756:	4b10      	ldr	r3, [pc, #64]	@ (8005798 <xTimerCreateTimerTask+0x90>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d001      	beq.n	8005762 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800575e:	2301      	movs	r3, #1
 8005760:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d10b      	bne.n	8005780 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800576c:	f383 8811 	msr	BASEPRI, r3
 8005770:	f3bf 8f6f 	isb	sy
 8005774:	f3bf 8f4f 	dsb	sy
 8005778:	613b      	str	r3, [r7, #16]
}
 800577a:	bf00      	nop
 800577c:	bf00      	nop
 800577e:	e7fd      	b.n	800577c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005780:	697b      	ldr	r3, [r7, #20]
}
 8005782:	4618      	mov	r0, r3
 8005784:	3718      	adds	r7, #24
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	20000f1c 	.word	0x20000f1c
 8005790:	080079a8 	.word	0x080079a8
 8005794:	080058d5 	.word	0x080058d5
 8005798:	20000f20 	.word	0x20000f20

0800579c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b08a      	sub	sp, #40	@ 0x28
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	60b9      	str	r1, [r7, #8]
 80057a6:	607a      	str	r2, [r7, #4]
 80057a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80057aa:	2300      	movs	r3, #0
 80057ac:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d10b      	bne.n	80057cc <xTimerGenericCommand+0x30>
	__asm volatile
 80057b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057b8:	f383 8811 	msr	BASEPRI, r3
 80057bc:	f3bf 8f6f 	isb	sy
 80057c0:	f3bf 8f4f 	dsb	sy
 80057c4:	623b      	str	r3, [r7, #32]
}
 80057c6:	bf00      	nop
 80057c8:	bf00      	nop
 80057ca:	e7fd      	b.n	80057c8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80057cc:	4b19      	ldr	r3, [pc, #100]	@ (8005834 <xTimerGenericCommand+0x98>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d02a      	beq.n	800582a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	2b05      	cmp	r3, #5
 80057e4:	dc18      	bgt.n	8005818 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80057e6:	f7ff fd67 	bl	80052b8 <xTaskGetSchedulerState>
 80057ea:	4603      	mov	r3, r0
 80057ec:	2b02      	cmp	r3, #2
 80057ee:	d109      	bne.n	8005804 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80057f0:	4b10      	ldr	r3, [pc, #64]	@ (8005834 <xTimerGenericCommand+0x98>)
 80057f2:	6818      	ldr	r0, [r3, #0]
 80057f4:	f107 0110 	add.w	r1, r7, #16
 80057f8:	2300      	movs	r3, #0
 80057fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057fc:	f7fe fb14 	bl	8003e28 <xQueueGenericSend>
 8005800:	6278      	str	r0, [r7, #36]	@ 0x24
 8005802:	e012      	b.n	800582a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005804:	4b0b      	ldr	r3, [pc, #44]	@ (8005834 <xTimerGenericCommand+0x98>)
 8005806:	6818      	ldr	r0, [r3, #0]
 8005808:	f107 0110 	add.w	r1, r7, #16
 800580c:	2300      	movs	r3, #0
 800580e:	2200      	movs	r2, #0
 8005810:	f7fe fb0a 	bl	8003e28 <xQueueGenericSend>
 8005814:	6278      	str	r0, [r7, #36]	@ 0x24
 8005816:	e008      	b.n	800582a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005818:	4b06      	ldr	r3, [pc, #24]	@ (8005834 <xTimerGenericCommand+0x98>)
 800581a:	6818      	ldr	r0, [r3, #0]
 800581c:	f107 0110 	add.w	r1, r7, #16
 8005820:	2300      	movs	r3, #0
 8005822:	683a      	ldr	r2, [r7, #0]
 8005824:	f7fe fc02 	bl	800402c <xQueueGenericSendFromISR>
 8005828:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800582a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800582c:	4618      	mov	r0, r3
 800582e:	3728      	adds	r7, #40	@ 0x28
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}
 8005834:	20000f1c 	.word	0x20000f1c

08005838 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b088      	sub	sp, #32
 800583c:	af02      	add	r7, sp, #8
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005842:	4b23      	ldr	r3, [pc, #140]	@ (80058d0 <prvProcessExpiredTimer+0x98>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	3304      	adds	r3, #4
 8005850:	4618      	mov	r0, r3
 8005852:	f7fe f9b5 	bl	8003bc0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800585c:	f003 0304 	and.w	r3, r3, #4
 8005860:	2b00      	cmp	r3, #0
 8005862:	d023      	beq.n	80058ac <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	699a      	ldr	r2, [r3, #24]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	18d1      	adds	r1, r2, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	683a      	ldr	r2, [r7, #0]
 8005870:	6978      	ldr	r0, [r7, #20]
 8005872:	f000 f8d5 	bl	8005a20 <prvInsertTimerInActiveList>
 8005876:	4603      	mov	r3, r0
 8005878:	2b00      	cmp	r3, #0
 800587a:	d020      	beq.n	80058be <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800587c:	2300      	movs	r3, #0
 800587e:	9300      	str	r3, [sp, #0]
 8005880:	2300      	movs	r3, #0
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	2100      	movs	r1, #0
 8005886:	6978      	ldr	r0, [r7, #20]
 8005888:	f7ff ff88 	bl	800579c <xTimerGenericCommand>
 800588c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d114      	bne.n	80058be <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005898:	f383 8811 	msr	BASEPRI, r3
 800589c:	f3bf 8f6f 	isb	sy
 80058a0:	f3bf 8f4f 	dsb	sy
 80058a4:	60fb      	str	r3, [r7, #12]
}
 80058a6:	bf00      	nop
 80058a8:	bf00      	nop
 80058aa:	e7fd      	b.n	80058a8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80058b2:	f023 0301 	bic.w	r3, r3, #1
 80058b6:	b2da      	uxtb	r2, r3
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	6a1b      	ldr	r3, [r3, #32]
 80058c2:	6978      	ldr	r0, [r7, #20]
 80058c4:	4798      	blx	r3
}
 80058c6:	bf00      	nop
 80058c8:	3718      	adds	r7, #24
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	bf00      	nop
 80058d0:	20000f14 	.word	0x20000f14

080058d4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80058dc:	f107 0308 	add.w	r3, r7, #8
 80058e0:	4618      	mov	r0, r3
 80058e2:	f000 f859 	bl	8005998 <prvGetNextExpireTime>
 80058e6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	4619      	mov	r1, r3
 80058ec:	68f8      	ldr	r0, [r7, #12]
 80058ee:	f000 f805 	bl	80058fc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80058f2:	f000 f8d7 	bl	8005aa4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80058f6:	bf00      	nop
 80058f8:	e7f0      	b.n	80058dc <prvTimerTask+0x8>
	...

080058fc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b084      	sub	sp, #16
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
 8005904:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005906:	f7ff f8e3 	bl	8004ad0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800590a:	f107 0308 	add.w	r3, r7, #8
 800590e:	4618      	mov	r0, r3
 8005910:	f000 f866 	bl	80059e0 <prvSampleTimeNow>
 8005914:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d130      	bne.n	800597e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d10a      	bne.n	8005938 <prvProcessTimerOrBlockTask+0x3c>
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	429a      	cmp	r2, r3
 8005928:	d806      	bhi.n	8005938 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800592a:	f7ff f8df 	bl	8004aec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800592e:	68f9      	ldr	r1, [r7, #12]
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f7ff ff81 	bl	8005838 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005936:	e024      	b.n	8005982 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d008      	beq.n	8005950 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800593e:	4b13      	ldr	r3, [pc, #76]	@ (800598c <prvProcessTimerOrBlockTask+0x90>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d101      	bne.n	800594c <prvProcessTimerOrBlockTask+0x50>
 8005948:	2301      	movs	r3, #1
 800594a:	e000      	b.n	800594e <prvProcessTimerOrBlockTask+0x52>
 800594c:	2300      	movs	r3, #0
 800594e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005950:	4b0f      	ldr	r3, [pc, #60]	@ (8005990 <prvProcessTimerOrBlockTask+0x94>)
 8005952:	6818      	ldr	r0, [r3, #0]
 8005954:	687a      	ldr	r2, [r7, #4]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	683a      	ldr	r2, [r7, #0]
 800595c:	4619      	mov	r1, r3
 800595e:	f7fe fe1f 	bl	80045a0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005962:	f7ff f8c3 	bl	8004aec <xTaskResumeAll>
 8005966:	4603      	mov	r3, r0
 8005968:	2b00      	cmp	r3, #0
 800596a:	d10a      	bne.n	8005982 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800596c:	4b09      	ldr	r3, [pc, #36]	@ (8005994 <prvProcessTimerOrBlockTask+0x98>)
 800596e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005972:	601a      	str	r2, [r3, #0]
 8005974:	f3bf 8f4f 	dsb	sy
 8005978:	f3bf 8f6f 	isb	sy
}
 800597c:	e001      	b.n	8005982 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800597e:	f7ff f8b5 	bl	8004aec <xTaskResumeAll>
}
 8005982:	bf00      	nop
 8005984:	3710      	adds	r7, #16
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	20000f18 	.word	0x20000f18
 8005990:	20000f1c 	.word	0x20000f1c
 8005994:	e000ed04 	.word	0xe000ed04

08005998 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005998:	b480      	push	{r7}
 800599a:	b085      	sub	sp, #20
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80059a0:	4b0e      	ldr	r3, [pc, #56]	@ (80059dc <prvGetNextExpireTime+0x44>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d101      	bne.n	80059ae <prvGetNextExpireTime+0x16>
 80059aa:	2201      	movs	r2, #1
 80059ac:	e000      	b.n	80059b0 <prvGetNextExpireTime+0x18>
 80059ae:	2200      	movs	r2, #0
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d105      	bne.n	80059c8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80059bc:	4b07      	ldr	r3, [pc, #28]	@ (80059dc <prvGetNextExpireTime+0x44>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	60fb      	str	r3, [r7, #12]
 80059c6:	e001      	b.n	80059cc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80059c8:	2300      	movs	r3, #0
 80059ca:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80059cc:	68fb      	ldr	r3, [r7, #12]
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3714      	adds	r7, #20
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop
 80059dc:	20000f14 	.word	0x20000f14

080059e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80059e8:	f7ff f91e 	bl	8004c28 <xTaskGetTickCount>
 80059ec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80059ee:	4b0b      	ldr	r3, [pc, #44]	@ (8005a1c <prvSampleTimeNow+0x3c>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	68fa      	ldr	r2, [r7, #12]
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d205      	bcs.n	8005a04 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80059f8:	f000 f93a 	bl	8005c70 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	601a      	str	r2, [r3, #0]
 8005a02:	e002      	b.n	8005a0a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005a0a:	4a04      	ldr	r2, [pc, #16]	@ (8005a1c <prvSampleTimeNow+0x3c>)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005a10:	68fb      	ldr	r3, [r7, #12]
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3710      	adds	r7, #16
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}
 8005a1a:	bf00      	nop
 8005a1c:	20000f24 	.word	0x20000f24

08005a20 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b086      	sub	sp, #24
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	60f8      	str	r0, [r7, #12]
 8005a28:	60b9      	str	r1, [r7, #8]
 8005a2a:	607a      	str	r2, [r7, #4]
 8005a2c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	68ba      	ldr	r2, [r7, #8]
 8005a36:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005a3e:	68ba      	ldr	r2, [r7, #8]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d812      	bhi.n	8005a6c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	1ad2      	subs	r2, r2, r3
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	699b      	ldr	r3, [r3, #24]
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d302      	bcc.n	8005a5a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005a54:	2301      	movs	r3, #1
 8005a56:	617b      	str	r3, [r7, #20]
 8005a58:	e01b      	b.n	8005a92 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005a5a:	4b10      	ldr	r3, [pc, #64]	@ (8005a9c <prvInsertTimerInActiveList+0x7c>)
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	3304      	adds	r3, #4
 8005a62:	4619      	mov	r1, r3
 8005a64:	4610      	mov	r0, r2
 8005a66:	f7fe f872 	bl	8003b4e <vListInsert>
 8005a6a:	e012      	b.n	8005a92 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d206      	bcs.n	8005a82 <prvInsertTimerInActiveList+0x62>
 8005a74:	68ba      	ldr	r2, [r7, #8]
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d302      	bcc.n	8005a82 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	617b      	str	r3, [r7, #20]
 8005a80:	e007      	b.n	8005a92 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005a82:	4b07      	ldr	r3, [pc, #28]	@ (8005aa0 <prvInsertTimerInActiveList+0x80>)
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	3304      	adds	r3, #4
 8005a8a:	4619      	mov	r1, r3
 8005a8c:	4610      	mov	r0, r2
 8005a8e:	f7fe f85e 	bl	8003b4e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005a92:	697b      	ldr	r3, [r7, #20]
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3718      	adds	r7, #24
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	20000f18 	.word	0x20000f18
 8005aa0:	20000f14 	.word	0x20000f14

08005aa4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b08e      	sub	sp, #56	@ 0x38
 8005aa8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005aaa:	e0ce      	b.n	8005c4a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	da19      	bge.n	8005ae6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005ab2:	1d3b      	adds	r3, r7, #4
 8005ab4:	3304      	adds	r3, #4
 8005ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d10b      	bne.n	8005ad6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac2:	f383 8811 	msr	BASEPRI, r3
 8005ac6:	f3bf 8f6f 	isb	sy
 8005aca:	f3bf 8f4f 	dsb	sy
 8005ace:	61fb      	str	r3, [r7, #28]
}
 8005ad0:	bf00      	nop
 8005ad2:	bf00      	nop
 8005ad4:	e7fd      	b.n	8005ad2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005adc:	6850      	ldr	r0, [r2, #4]
 8005ade:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ae0:	6892      	ldr	r2, [r2, #8]
 8005ae2:	4611      	mov	r1, r2
 8005ae4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	f2c0 80ae 	blt.w	8005c4a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005af4:	695b      	ldr	r3, [r3, #20]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d004      	beq.n	8005b04 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005afc:	3304      	adds	r3, #4
 8005afe:	4618      	mov	r0, r3
 8005b00:	f7fe f85e 	bl	8003bc0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005b04:	463b      	mov	r3, r7
 8005b06:	4618      	mov	r0, r3
 8005b08:	f7ff ff6a 	bl	80059e0 <prvSampleTimeNow>
 8005b0c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2b09      	cmp	r3, #9
 8005b12:	f200 8097 	bhi.w	8005c44 <prvProcessReceivedCommands+0x1a0>
 8005b16:	a201      	add	r2, pc, #4	@ (adr r2, 8005b1c <prvProcessReceivedCommands+0x78>)
 8005b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b1c:	08005b45 	.word	0x08005b45
 8005b20:	08005b45 	.word	0x08005b45
 8005b24:	08005b45 	.word	0x08005b45
 8005b28:	08005bbb 	.word	0x08005bbb
 8005b2c:	08005bcf 	.word	0x08005bcf
 8005b30:	08005c1b 	.word	0x08005c1b
 8005b34:	08005b45 	.word	0x08005b45
 8005b38:	08005b45 	.word	0x08005b45
 8005b3c:	08005bbb 	.word	0x08005bbb
 8005b40:	08005bcf 	.word	0x08005bcf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b46:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b4a:	f043 0301 	orr.w	r3, r3, #1
 8005b4e:	b2da      	uxtb	r2, r3
 8005b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b52:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005b56:	68ba      	ldr	r2, [r7, #8]
 8005b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b5a:	699b      	ldr	r3, [r3, #24]
 8005b5c:	18d1      	adds	r1, r2, r3
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005b64:	f7ff ff5c 	bl	8005a20 <prvInsertTimerInActiveList>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d06c      	beq.n	8005c48 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b70:	6a1b      	ldr	r3, [r3, #32]
 8005b72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005b74:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b7c:	f003 0304 	and.w	r3, r3, #4
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d061      	beq.n	8005c48 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005b84:	68ba      	ldr	r2, [r7, #8]
 8005b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b88:	699b      	ldr	r3, [r3, #24]
 8005b8a:	441a      	add	r2, r3
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	9300      	str	r3, [sp, #0]
 8005b90:	2300      	movs	r3, #0
 8005b92:	2100      	movs	r1, #0
 8005b94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005b96:	f7ff fe01 	bl	800579c <xTimerGenericCommand>
 8005b9a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005b9c:	6a3b      	ldr	r3, [r7, #32]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d152      	bne.n	8005c48 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba6:	f383 8811 	msr	BASEPRI, r3
 8005baa:	f3bf 8f6f 	isb	sy
 8005bae:	f3bf 8f4f 	dsb	sy
 8005bb2:	61bb      	str	r3, [r7, #24]
}
 8005bb4:	bf00      	nop
 8005bb6:	bf00      	nop
 8005bb8:	e7fd      	b.n	8005bb6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005bc0:	f023 0301 	bic.w	r3, r3, #1
 8005bc4:	b2da      	uxtb	r2, r3
 8005bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bc8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005bcc:	e03d      	b.n	8005c4a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005bd4:	f043 0301 	orr.w	r3, r3, #1
 8005bd8:	b2da      	uxtb	r2, r3
 8005bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bdc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005be0:	68ba      	ldr	r2, [r7, #8]
 8005be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005be4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005be8:	699b      	ldr	r3, [r3, #24]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d10b      	bne.n	8005c06 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bf2:	f383 8811 	msr	BASEPRI, r3
 8005bf6:	f3bf 8f6f 	isb	sy
 8005bfa:	f3bf 8f4f 	dsb	sy
 8005bfe:	617b      	str	r3, [r7, #20]
}
 8005c00:	bf00      	nop
 8005c02:	bf00      	nop
 8005c04:	e7fd      	b.n	8005c02 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c08:	699a      	ldr	r2, [r3, #24]
 8005c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c0c:	18d1      	adds	r1, r2, r3
 8005c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c14:	f7ff ff04 	bl	8005a20 <prvInsertTimerInActiveList>
					break;
 8005c18:	e017      	b.n	8005c4a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c20:	f003 0302 	and.w	r3, r3, #2
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d103      	bne.n	8005c30 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005c28:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c2a:	f000 fbe5 	bl	80063f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005c2e:	e00c      	b.n	8005c4a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c32:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c36:	f023 0301 	bic.w	r3, r3, #1
 8005c3a:	b2da      	uxtb	r2, r3
 8005c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c3e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005c42:	e002      	b.n	8005c4a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005c44:	bf00      	nop
 8005c46:	e000      	b.n	8005c4a <prvProcessReceivedCommands+0x1a6>
					break;
 8005c48:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005c4a:	4b08      	ldr	r3, [pc, #32]	@ (8005c6c <prvProcessReceivedCommands+0x1c8>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	1d39      	adds	r1, r7, #4
 8005c50:	2200      	movs	r2, #0
 8005c52:	4618      	mov	r0, r3
 8005c54:	f7fe fa88 	bl	8004168 <xQueueReceive>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	f47f af26 	bne.w	8005aac <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005c60:	bf00      	nop
 8005c62:	bf00      	nop
 8005c64:	3730      	adds	r7, #48	@ 0x30
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	20000f1c 	.word	0x20000f1c

08005c70 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b088      	sub	sp, #32
 8005c74:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005c76:	e049      	b.n	8005d0c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005c78:	4b2e      	ldr	r3, [pc, #184]	@ (8005d34 <prvSwitchTimerLists+0xc4>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	68db      	ldr	r3, [r3, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c82:	4b2c      	ldr	r3, [pc, #176]	@ (8005d34 <prvSwitchTimerLists+0xc4>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	68db      	ldr	r3, [r3, #12]
 8005c88:	68db      	ldr	r3, [r3, #12]
 8005c8a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	3304      	adds	r3, #4
 8005c90:	4618      	mov	r0, r3
 8005c92:	f7fd ff95 	bl	8003bc0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	68f8      	ldr	r0, [r7, #12]
 8005c9c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ca4:	f003 0304 	and.w	r3, r3, #4
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d02f      	beq.n	8005d0c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	699b      	ldr	r3, [r3, #24]
 8005cb0:	693a      	ldr	r2, [r7, #16]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005cb6:	68ba      	ldr	r2, [r7, #8]
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d90e      	bls.n	8005cdc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	68ba      	ldr	r2, [r7, #8]
 8005cc2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	68fa      	ldr	r2, [r7, #12]
 8005cc8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005cca:	4b1a      	ldr	r3, [pc, #104]	@ (8005d34 <prvSwitchTimerLists+0xc4>)
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	3304      	adds	r3, #4
 8005cd2:	4619      	mov	r1, r3
 8005cd4:	4610      	mov	r0, r2
 8005cd6:	f7fd ff3a 	bl	8003b4e <vListInsert>
 8005cda:	e017      	b.n	8005d0c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005cdc:	2300      	movs	r3, #0
 8005cde:	9300      	str	r3, [sp, #0]
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	693a      	ldr	r2, [r7, #16]
 8005ce4:	2100      	movs	r1, #0
 8005ce6:	68f8      	ldr	r0, [r7, #12]
 8005ce8:	f7ff fd58 	bl	800579c <xTimerGenericCommand>
 8005cec:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d10b      	bne.n	8005d0c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cf8:	f383 8811 	msr	BASEPRI, r3
 8005cfc:	f3bf 8f6f 	isb	sy
 8005d00:	f3bf 8f4f 	dsb	sy
 8005d04:	603b      	str	r3, [r7, #0]
}
 8005d06:	bf00      	nop
 8005d08:	bf00      	nop
 8005d0a:	e7fd      	b.n	8005d08 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005d0c:	4b09      	ldr	r3, [pc, #36]	@ (8005d34 <prvSwitchTimerLists+0xc4>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1b0      	bne.n	8005c78 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005d16:	4b07      	ldr	r3, [pc, #28]	@ (8005d34 <prvSwitchTimerLists+0xc4>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005d1c:	4b06      	ldr	r3, [pc, #24]	@ (8005d38 <prvSwitchTimerLists+0xc8>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a04      	ldr	r2, [pc, #16]	@ (8005d34 <prvSwitchTimerLists+0xc4>)
 8005d22:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005d24:	4a04      	ldr	r2, [pc, #16]	@ (8005d38 <prvSwitchTimerLists+0xc8>)
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	6013      	str	r3, [r2, #0]
}
 8005d2a:	bf00      	nop
 8005d2c:	3718      	adds	r7, #24
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	20000f14 	.word	0x20000f14
 8005d38:	20000f18 	.word	0x20000f18

08005d3c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b082      	sub	sp, #8
 8005d40:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005d42:	f000 f969 	bl	8006018 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005d46:	4b15      	ldr	r3, [pc, #84]	@ (8005d9c <prvCheckForValidListAndQueue+0x60>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d120      	bne.n	8005d90 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005d4e:	4814      	ldr	r0, [pc, #80]	@ (8005da0 <prvCheckForValidListAndQueue+0x64>)
 8005d50:	f7fd feac 	bl	8003aac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005d54:	4813      	ldr	r0, [pc, #76]	@ (8005da4 <prvCheckForValidListAndQueue+0x68>)
 8005d56:	f7fd fea9 	bl	8003aac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005d5a:	4b13      	ldr	r3, [pc, #76]	@ (8005da8 <prvCheckForValidListAndQueue+0x6c>)
 8005d5c:	4a10      	ldr	r2, [pc, #64]	@ (8005da0 <prvCheckForValidListAndQueue+0x64>)
 8005d5e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005d60:	4b12      	ldr	r3, [pc, #72]	@ (8005dac <prvCheckForValidListAndQueue+0x70>)
 8005d62:	4a10      	ldr	r2, [pc, #64]	@ (8005da4 <prvCheckForValidListAndQueue+0x68>)
 8005d64:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005d66:	2300      	movs	r3, #0
 8005d68:	9300      	str	r3, [sp, #0]
 8005d6a:	4b11      	ldr	r3, [pc, #68]	@ (8005db0 <prvCheckForValidListAndQueue+0x74>)
 8005d6c:	4a11      	ldr	r2, [pc, #68]	@ (8005db4 <prvCheckForValidListAndQueue+0x78>)
 8005d6e:	2110      	movs	r1, #16
 8005d70:	200a      	movs	r0, #10
 8005d72:	f7fd ffb9 	bl	8003ce8 <xQueueGenericCreateStatic>
 8005d76:	4603      	mov	r3, r0
 8005d78:	4a08      	ldr	r2, [pc, #32]	@ (8005d9c <prvCheckForValidListAndQueue+0x60>)
 8005d7a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005d7c:	4b07      	ldr	r3, [pc, #28]	@ (8005d9c <prvCheckForValidListAndQueue+0x60>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d005      	beq.n	8005d90 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005d84:	4b05      	ldr	r3, [pc, #20]	@ (8005d9c <prvCheckForValidListAndQueue+0x60>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	490b      	ldr	r1, [pc, #44]	@ (8005db8 <prvCheckForValidListAndQueue+0x7c>)
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f7fe fbde 	bl	800454c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005d90:	f000 f974 	bl	800607c <vPortExitCritical>
}
 8005d94:	bf00      	nop
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}
 8005d9a:	bf00      	nop
 8005d9c:	20000f1c 	.word	0x20000f1c
 8005da0:	20000eec 	.word	0x20000eec
 8005da4:	20000f00 	.word	0x20000f00
 8005da8:	20000f14 	.word	0x20000f14
 8005dac:	20000f18 	.word	0x20000f18
 8005db0:	20000fc8 	.word	0x20000fc8
 8005db4:	20000f28 	.word	0x20000f28
 8005db8:	080079b0 	.word	0x080079b0

08005dbc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b085      	sub	sp, #20
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	3b04      	subs	r3, #4
 8005dcc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005dd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	3b04      	subs	r3, #4
 8005dda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	f023 0201 	bic.w	r2, r3, #1
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	3b04      	subs	r3, #4
 8005dea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005dec:	4a0c      	ldr	r2, [pc, #48]	@ (8005e20 <pxPortInitialiseStack+0x64>)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	3b14      	subs	r3, #20
 8005df6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005df8:	687a      	ldr	r2, [r7, #4]
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	3b04      	subs	r3, #4
 8005e02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f06f 0202 	mvn.w	r2, #2
 8005e0a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	3b20      	subs	r3, #32
 8005e10:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005e12:	68fb      	ldr	r3, [r7, #12]
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3714      	adds	r7, #20
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr
 8005e20:	08005e25 	.word	0x08005e25

08005e24 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005e2e:	4b13      	ldr	r3, [pc, #76]	@ (8005e7c <prvTaskExitError+0x58>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e36:	d00b      	beq.n	8005e50 <prvTaskExitError+0x2c>
	__asm volatile
 8005e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e3c:	f383 8811 	msr	BASEPRI, r3
 8005e40:	f3bf 8f6f 	isb	sy
 8005e44:	f3bf 8f4f 	dsb	sy
 8005e48:	60fb      	str	r3, [r7, #12]
}
 8005e4a:	bf00      	nop
 8005e4c:	bf00      	nop
 8005e4e:	e7fd      	b.n	8005e4c <prvTaskExitError+0x28>
	__asm volatile
 8005e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e54:	f383 8811 	msr	BASEPRI, r3
 8005e58:	f3bf 8f6f 	isb	sy
 8005e5c:	f3bf 8f4f 	dsb	sy
 8005e60:	60bb      	str	r3, [r7, #8]
}
 8005e62:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005e64:	bf00      	nop
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d0fc      	beq.n	8005e66 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005e6c:	bf00      	nop
 8005e6e:	bf00      	nop
 8005e70:	3714      	adds	r7, #20
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	20000020 	.word	0x20000020

08005e80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005e80:	4b07      	ldr	r3, [pc, #28]	@ (8005ea0 <pxCurrentTCBConst2>)
 8005e82:	6819      	ldr	r1, [r3, #0]
 8005e84:	6808      	ldr	r0, [r1, #0]
 8005e86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e8a:	f380 8809 	msr	PSP, r0
 8005e8e:	f3bf 8f6f 	isb	sy
 8005e92:	f04f 0000 	mov.w	r0, #0
 8005e96:	f380 8811 	msr	BASEPRI, r0
 8005e9a:	4770      	bx	lr
 8005e9c:	f3af 8000 	nop.w

08005ea0 <pxCurrentTCBConst2>:
 8005ea0:	200009ec 	.word	0x200009ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005ea4:	bf00      	nop
 8005ea6:	bf00      	nop

08005ea8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005ea8:	4808      	ldr	r0, [pc, #32]	@ (8005ecc <prvPortStartFirstTask+0x24>)
 8005eaa:	6800      	ldr	r0, [r0, #0]
 8005eac:	6800      	ldr	r0, [r0, #0]
 8005eae:	f380 8808 	msr	MSP, r0
 8005eb2:	f04f 0000 	mov.w	r0, #0
 8005eb6:	f380 8814 	msr	CONTROL, r0
 8005eba:	b662      	cpsie	i
 8005ebc:	b661      	cpsie	f
 8005ebe:	f3bf 8f4f 	dsb	sy
 8005ec2:	f3bf 8f6f 	isb	sy
 8005ec6:	df00      	svc	0
 8005ec8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005eca:	bf00      	nop
 8005ecc:	e000ed08 	.word	0xe000ed08

08005ed0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b086      	sub	sp, #24
 8005ed4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005ed6:	4b47      	ldr	r3, [pc, #284]	@ (8005ff4 <xPortStartScheduler+0x124>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a47      	ldr	r2, [pc, #284]	@ (8005ff8 <xPortStartScheduler+0x128>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d10b      	bne.n	8005ef8 <xPortStartScheduler+0x28>
	__asm volatile
 8005ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee4:	f383 8811 	msr	BASEPRI, r3
 8005ee8:	f3bf 8f6f 	isb	sy
 8005eec:	f3bf 8f4f 	dsb	sy
 8005ef0:	613b      	str	r3, [r7, #16]
}
 8005ef2:	bf00      	nop
 8005ef4:	bf00      	nop
 8005ef6:	e7fd      	b.n	8005ef4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005ef8:	4b3e      	ldr	r3, [pc, #248]	@ (8005ff4 <xPortStartScheduler+0x124>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a3f      	ldr	r2, [pc, #252]	@ (8005ffc <xPortStartScheduler+0x12c>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d10b      	bne.n	8005f1a <xPortStartScheduler+0x4a>
	__asm volatile
 8005f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f06:	f383 8811 	msr	BASEPRI, r3
 8005f0a:	f3bf 8f6f 	isb	sy
 8005f0e:	f3bf 8f4f 	dsb	sy
 8005f12:	60fb      	str	r3, [r7, #12]
}
 8005f14:	bf00      	nop
 8005f16:	bf00      	nop
 8005f18:	e7fd      	b.n	8005f16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005f1a:	4b39      	ldr	r3, [pc, #228]	@ (8006000 <xPortStartScheduler+0x130>)
 8005f1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	781b      	ldrb	r3, [r3, #0]
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	22ff      	movs	r2, #255	@ 0xff
 8005f2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	781b      	ldrb	r3, [r3, #0]
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005f34:	78fb      	ldrb	r3, [r7, #3]
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005f3c:	b2da      	uxtb	r2, r3
 8005f3e:	4b31      	ldr	r3, [pc, #196]	@ (8006004 <xPortStartScheduler+0x134>)
 8005f40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005f42:	4b31      	ldr	r3, [pc, #196]	@ (8006008 <xPortStartScheduler+0x138>)
 8005f44:	2207      	movs	r2, #7
 8005f46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005f48:	e009      	b.n	8005f5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005f4a:	4b2f      	ldr	r3, [pc, #188]	@ (8006008 <xPortStartScheduler+0x138>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	3b01      	subs	r3, #1
 8005f50:	4a2d      	ldr	r2, [pc, #180]	@ (8006008 <xPortStartScheduler+0x138>)
 8005f52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005f54:	78fb      	ldrb	r3, [r7, #3]
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	005b      	lsls	r3, r3, #1
 8005f5a:	b2db      	uxtb	r3, r3
 8005f5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005f5e:	78fb      	ldrb	r3, [r7, #3]
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f66:	2b80      	cmp	r3, #128	@ 0x80
 8005f68:	d0ef      	beq.n	8005f4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005f6a:	4b27      	ldr	r3, [pc, #156]	@ (8006008 <xPortStartScheduler+0x138>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f1c3 0307 	rsb	r3, r3, #7
 8005f72:	2b04      	cmp	r3, #4
 8005f74:	d00b      	beq.n	8005f8e <xPortStartScheduler+0xbe>
	__asm volatile
 8005f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f7a:	f383 8811 	msr	BASEPRI, r3
 8005f7e:	f3bf 8f6f 	isb	sy
 8005f82:	f3bf 8f4f 	dsb	sy
 8005f86:	60bb      	str	r3, [r7, #8]
}
 8005f88:	bf00      	nop
 8005f8a:	bf00      	nop
 8005f8c:	e7fd      	b.n	8005f8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005f8e:	4b1e      	ldr	r3, [pc, #120]	@ (8006008 <xPortStartScheduler+0x138>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	021b      	lsls	r3, r3, #8
 8005f94:	4a1c      	ldr	r2, [pc, #112]	@ (8006008 <xPortStartScheduler+0x138>)
 8005f96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005f98:	4b1b      	ldr	r3, [pc, #108]	@ (8006008 <xPortStartScheduler+0x138>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005fa0:	4a19      	ldr	r2, [pc, #100]	@ (8006008 <xPortStartScheduler+0x138>)
 8005fa2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	b2da      	uxtb	r2, r3
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005fac:	4b17      	ldr	r3, [pc, #92]	@ (800600c <xPortStartScheduler+0x13c>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a16      	ldr	r2, [pc, #88]	@ (800600c <xPortStartScheduler+0x13c>)
 8005fb2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005fb6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005fb8:	4b14      	ldr	r3, [pc, #80]	@ (800600c <xPortStartScheduler+0x13c>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a13      	ldr	r2, [pc, #76]	@ (800600c <xPortStartScheduler+0x13c>)
 8005fbe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005fc2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005fc4:	f000 f8da 	bl	800617c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005fc8:	4b11      	ldr	r3, [pc, #68]	@ (8006010 <xPortStartScheduler+0x140>)
 8005fca:	2200      	movs	r2, #0
 8005fcc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005fce:	f000 f8f9 	bl	80061c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005fd2:	4b10      	ldr	r3, [pc, #64]	@ (8006014 <xPortStartScheduler+0x144>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a0f      	ldr	r2, [pc, #60]	@ (8006014 <xPortStartScheduler+0x144>)
 8005fd8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005fdc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005fde:	f7ff ff63 	bl	8005ea8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005fe2:	f7fe feeb 	bl	8004dbc <vTaskSwitchContext>
	prvTaskExitError();
 8005fe6:	f7ff ff1d 	bl	8005e24 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005fea:	2300      	movs	r3, #0
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	3718      	adds	r7, #24
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bd80      	pop	{r7, pc}
 8005ff4:	e000ed00 	.word	0xe000ed00
 8005ff8:	410fc271 	.word	0x410fc271
 8005ffc:	410fc270 	.word	0x410fc270
 8006000:	e000e400 	.word	0xe000e400
 8006004:	20001018 	.word	0x20001018
 8006008:	2000101c 	.word	0x2000101c
 800600c:	e000ed20 	.word	0xe000ed20
 8006010:	20000020 	.word	0x20000020
 8006014:	e000ef34 	.word	0xe000ef34

08006018 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006018:	b480      	push	{r7}
 800601a:	b083      	sub	sp, #12
 800601c:	af00      	add	r7, sp, #0
	__asm volatile
 800601e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006022:	f383 8811 	msr	BASEPRI, r3
 8006026:	f3bf 8f6f 	isb	sy
 800602a:	f3bf 8f4f 	dsb	sy
 800602e:	607b      	str	r3, [r7, #4]
}
 8006030:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006032:	4b10      	ldr	r3, [pc, #64]	@ (8006074 <vPortEnterCritical+0x5c>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	3301      	adds	r3, #1
 8006038:	4a0e      	ldr	r2, [pc, #56]	@ (8006074 <vPortEnterCritical+0x5c>)
 800603a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800603c:	4b0d      	ldr	r3, [pc, #52]	@ (8006074 <vPortEnterCritical+0x5c>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	2b01      	cmp	r3, #1
 8006042:	d110      	bne.n	8006066 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006044:	4b0c      	ldr	r3, [pc, #48]	@ (8006078 <vPortEnterCritical+0x60>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	b2db      	uxtb	r3, r3
 800604a:	2b00      	cmp	r3, #0
 800604c:	d00b      	beq.n	8006066 <vPortEnterCritical+0x4e>
	__asm volatile
 800604e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006052:	f383 8811 	msr	BASEPRI, r3
 8006056:	f3bf 8f6f 	isb	sy
 800605a:	f3bf 8f4f 	dsb	sy
 800605e:	603b      	str	r3, [r7, #0]
}
 8006060:	bf00      	nop
 8006062:	bf00      	nop
 8006064:	e7fd      	b.n	8006062 <vPortEnterCritical+0x4a>
	}
}
 8006066:	bf00      	nop
 8006068:	370c      	adds	r7, #12
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr
 8006072:	bf00      	nop
 8006074:	20000020 	.word	0x20000020
 8006078:	e000ed04 	.word	0xe000ed04

0800607c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800607c:	b480      	push	{r7}
 800607e:	b083      	sub	sp, #12
 8006080:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006082:	4b12      	ldr	r3, [pc, #72]	@ (80060cc <vPortExitCritical+0x50>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d10b      	bne.n	80060a2 <vPortExitCritical+0x26>
	__asm volatile
 800608a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800608e:	f383 8811 	msr	BASEPRI, r3
 8006092:	f3bf 8f6f 	isb	sy
 8006096:	f3bf 8f4f 	dsb	sy
 800609a:	607b      	str	r3, [r7, #4]
}
 800609c:	bf00      	nop
 800609e:	bf00      	nop
 80060a0:	e7fd      	b.n	800609e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80060a2:	4b0a      	ldr	r3, [pc, #40]	@ (80060cc <vPortExitCritical+0x50>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	3b01      	subs	r3, #1
 80060a8:	4a08      	ldr	r2, [pc, #32]	@ (80060cc <vPortExitCritical+0x50>)
 80060aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80060ac:	4b07      	ldr	r3, [pc, #28]	@ (80060cc <vPortExitCritical+0x50>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d105      	bne.n	80060c0 <vPortExitCritical+0x44>
 80060b4:	2300      	movs	r3, #0
 80060b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	f383 8811 	msr	BASEPRI, r3
}
 80060be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80060c0:	bf00      	nop
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr
 80060cc:	20000020 	.word	0x20000020

080060d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80060d0:	f3ef 8009 	mrs	r0, PSP
 80060d4:	f3bf 8f6f 	isb	sy
 80060d8:	4b15      	ldr	r3, [pc, #84]	@ (8006130 <pxCurrentTCBConst>)
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	f01e 0f10 	tst.w	lr, #16
 80060e0:	bf08      	it	eq
 80060e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80060e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060ea:	6010      	str	r0, [r2, #0]
 80060ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80060f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80060f4:	f380 8811 	msr	BASEPRI, r0
 80060f8:	f3bf 8f4f 	dsb	sy
 80060fc:	f3bf 8f6f 	isb	sy
 8006100:	f7fe fe5c 	bl	8004dbc <vTaskSwitchContext>
 8006104:	f04f 0000 	mov.w	r0, #0
 8006108:	f380 8811 	msr	BASEPRI, r0
 800610c:	bc09      	pop	{r0, r3}
 800610e:	6819      	ldr	r1, [r3, #0]
 8006110:	6808      	ldr	r0, [r1, #0]
 8006112:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006116:	f01e 0f10 	tst.w	lr, #16
 800611a:	bf08      	it	eq
 800611c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006120:	f380 8809 	msr	PSP, r0
 8006124:	f3bf 8f6f 	isb	sy
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop
 800612c:	f3af 8000 	nop.w

08006130 <pxCurrentTCBConst>:
 8006130:	200009ec 	.word	0x200009ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006134:	bf00      	nop
 8006136:	bf00      	nop

08006138 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b082      	sub	sp, #8
 800613c:	af00      	add	r7, sp, #0
	__asm volatile
 800613e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006142:	f383 8811 	msr	BASEPRI, r3
 8006146:	f3bf 8f6f 	isb	sy
 800614a:	f3bf 8f4f 	dsb	sy
 800614e:	607b      	str	r3, [r7, #4]
}
 8006150:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006152:	f7fe fd79 	bl	8004c48 <xTaskIncrementTick>
 8006156:	4603      	mov	r3, r0
 8006158:	2b00      	cmp	r3, #0
 800615a:	d003      	beq.n	8006164 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800615c:	4b06      	ldr	r3, [pc, #24]	@ (8006178 <xPortSysTickHandler+0x40>)
 800615e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006162:	601a      	str	r2, [r3, #0]
 8006164:	2300      	movs	r3, #0
 8006166:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	f383 8811 	msr	BASEPRI, r3
}
 800616e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006170:	bf00      	nop
 8006172:	3708      	adds	r7, #8
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}
 8006178:	e000ed04 	.word	0xe000ed04

0800617c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800617c:	b480      	push	{r7}
 800617e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006180:	4b0b      	ldr	r3, [pc, #44]	@ (80061b0 <vPortSetupTimerInterrupt+0x34>)
 8006182:	2200      	movs	r2, #0
 8006184:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006186:	4b0b      	ldr	r3, [pc, #44]	@ (80061b4 <vPortSetupTimerInterrupt+0x38>)
 8006188:	2200      	movs	r2, #0
 800618a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800618c:	4b0a      	ldr	r3, [pc, #40]	@ (80061b8 <vPortSetupTimerInterrupt+0x3c>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a0a      	ldr	r2, [pc, #40]	@ (80061bc <vPortSetupTimerInterrupt+0x40>)
 8006192:	fba2 2303 	umull	r2, r3, r2, r3
 8006196:	099b      	lsrs	r3, r3, #6
 8006198:	4a09      	ldr	r2, [pc, #36]	@ (80061c0 <vPortSetupTimerInterrupt+0x44>)
 800619a:	3b01      	subs	r3, #1
 800619c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800619e:	4b04      	ldr	r3, [pc, #16]	@ (80061b0 <vPortSetupTimerInterrupt+0x34>)
 80061a0:	2207      	movs	r2, #7
 80061a2:	601a      	str	r2, [r3, #0]
}
 80061a4:	bf00      	nop
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr
 80061ae:	bf00      	nop
 80061b0:	e000e010 	.word	0xe000e010
 80061b4:	e000e018 	.word	0xe000e018
 80061b8:	20000014 	.word	0x20000014
 80061bc:	10624dd3 	.word	0x10624dd3
 80061c0:	e000e014 	.word	0xe000e014

080061c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80061c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80061d4 <vPortEnableVFP+0x10>
 80061c8:	6801      	ldr	r1, [r0, #0]
 80061ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80061ce:	6001      	str	r1, [r0, #0]
 80061d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80061d2:	bf00      	nop
 80061d4:	e000ed88 	.word	0xe000ed88

080061d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80061d8:	b480      	push	{r7}
 80061da:	b085      	sub	sp, #20
 80061dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80061de:	f3ef 8305 	mrs	r3, IPSR
 80061e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2b0f      	cmp	r3, #15
 80061e8:	d915      	bls.n	8006216 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80061ea:	4a18      	ldr	r2, [pc, #96]	@ (800624c <vPortValidateInterruptPriority+0x74>)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	4413      	add	r3, r2
 80061f0:	781b      	ldrb	r3, [r3, #0]
 80061f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80061f4:	4b16      	ldr	r3, [pc, #88]	@ (8006250 <vPortValidateInterruptPriority+0x78>)
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	7afa      	ldrb	r2, [r7, #11]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d20b      	bcs.n	8006216 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80061fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006202:	f383 8811 	msr	BASEPRI, r3
 8006206:	f3bf 8f6f 	isb	sy
 800620a:	f3bf 8f4f 	dsb	sy
 800620e:	607b      	str	r3, [r7, #4]
}
 8006210:	bf00      	nop
 8006212:	bf00      	nop
 8006214:	e7fd      	b.n	8006212 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006216:	4b0f      	ldr	r3, [pc, #60]	@ (8006254 <vPortValidateInterruptPriority+0x7c>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800621e:	4b0e      	ldr	r3, [pc, #56]	@ (8006258 <vPortValidateInterruptPriority+0x80>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	429a      	cmp	r2, r3
 8006224:	d90b      	bls.n	800623e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800622a:	f383 8811 	msr	BASEPRI, r3
 800622e:	f3bf 8f6f 	isb	sy
 8006232:	f3bf 8f4f 	dsb	sy
 8006236:	603b      	str	r3, [r7, #0]
}
 8006238:	bf00      	nop
 800623a:	bf00      	nop
 800623c:	e7fd      	b.n	800623a <vPortValidateInterruptPriority+0x62>
	}
 800623e:	bf00      	nop
 8006240:	3714      	adds	r7, #20
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
 800624a:	bf00      	nop
 800624c:	e000e3f0 	.word	0xe000e3f0
 8006250:	20001018 	.word	0x20001018
 8006254:	e000ed0c 	.word	0xe000ed0c
 8006258:	2000101c 	.word	0x2000101c

0800625c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b08a      	sub	sp, #40	@ 0x28
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006264:	2300      	movs	r3, #0
 8006266:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006268:	f7fe fc32 	bl	8004ad0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800626c:	4b5c      	ldr	r3, [pc, #368]	@ (80063e0 <pvPortMalloc+0x184>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d101      	bne.n	8006278 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006274:	f000 f924 	bl	80064c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006278:	4b5a      	ldr	r3, [pc, #360]	@ (80063e4 <pvPortMalloc+0x188>)
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	4013      	ands	r3, r2
 8006280:	2b00      	cmp	r3, #0
 8006282:	f040 8095 	bne.w	80063b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d01e      	beq.n	80062ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800628c:	2208      	movs	r2, #8
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4413      	add	r3, r2
 8006292:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f003 0307 	and.w	r3, r3, #7
 800629a:	2b00      	cmp	r3, #0
 800629c:	d015      	beq.n	80062ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f023 0307 	bic.w	r3, r3, #7
 80062a4:	3308      	adds	r3, #8
 80062a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f003 0307 	and.w	r3, r3, #7
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d00b      	beq.n	80062ca <pvPortMalloc+0x6e>
	__asm volatile
 80062b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062b6:	f383 8811 	msr	BASEPRI, r3
 80062ba:	f3bf 8f6f 	isb	sy
 80062be:	f3bf 8f4f 	dsb	sy
 80062c2:	617b      	str	r3, [r7, #20]
}
 80062c4:	bf00      	nop
 80062c6:	bf00      	nop
 80062c8:	e7fd      	b.n	80062c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d06f      	beq.n	80063b0 <pvPortMalloc+0x154>
 80062d0:	4b45      	ldr	r3, [pc, #276]	@ (80063e8 <pvPortMalloc+0x18c>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	687a      	ldr	r2, [r7, #4]
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d86a      	bhi.n	80063b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80062da:	4b44      	ldr	r3, [pc, #272]	@ (80063ec <pvPortMalloc+0x190>)
 80062dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80062de:	4b43      	ldr	r3, [pc, #268]	@ (80063ec <pvPortMalloc+0x190>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80062e4:	e004      	b.n	80062f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80062e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80062ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80062f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d903      	bls.n	8006302 <pvPortMalloc+0xa6>
 80062fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d1f1      	bne.n	80062e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006302:	4b37      	ldr	r3, [pc, #220]	@ (80063e0 <pvPortMalloc+0x184>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006308:	429a      	cmp	r2, r3
 800630a:	d051      	beq.n	80063b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800630c:	6a3b      	ldr	r3, [r7, #32]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	2208      	movs	r2, #8
 8006312:	4413      	add	r3, r2
 8006314:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	6a3b      	ldr	r3, [r7, #32]
 800631c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800631e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006320:	685a      	ldr	r2, [r3, #4]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	1ad2      	subs	r2, r2, r3
 8006326:	2308      	movs	r3, #8
 8006328:	005b      	lsls	r3, r3, #1
 800632a:	429a      	cmp	r2, r3
 800632c:	d920      	bls.n	8006370 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800632e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	4413      	add	r3, r2
 8006334:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	f003 0307 	and.w	r3, r3, #7
 800633c:	2b00      	cmp	r3, #0
 800633e:	d00b      	beq.n	8006358 <pvPortMalloc+0xfc>
	__asm volatile
 8006340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006344:	f383 8811 	msr	BASEPRI, r3
 8006348:	f3bf 8f6f 	isb	sy
 800634c:	f3bf 8f4f 	dsb	sy
 8006350:	613b      	str	r3, [r7, #16]
}
 8006352:	bf00      	nop
 8006354:	bf00      	nop
 8006356:	e7fd      	b.n	8006354 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635a:	685a      	ldr	r2, [r3, #4]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	1ad2      	subs	r2, r2, r3
 8006360:	69bb      	ldr	r3, [r7, #24]
 8006362:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800636a:	69b8      	ldr	r0, [r7, #24]
 800636c:	f000 f90a 	bl	8006584 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006370:	4b1d      	ldr	r3, [pc, #116]	@ (80063e8 <pvPortMalloc+0x18c>)
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	1ad3      	subs	r3, r2, r3
 800637a:	4a1b      	ldr	r2, [pc, #108]	@ (80063e8 <pvPortMalloc+0x18c>)
 800637c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800637e:	4b1a      	ldr	r3, [pc, #104]	@ (80063e8 <pvPortMalloc+0x18c>)
 8006380:	681a      	ldr	r2, [r3, #0]
 8006382:	4b1b      	ldr	r3, [pc, #108]	@ (80063f0 <pvPortMalloc+0x194>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	429a      	cmp	r2, r3
 8006388:	d203      	bcs.n	8006392 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800638a:	4b17      	ldr	r3, [pc, #92]	@ (80063e8 <pvPortMalloc+0x18c>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a18      	ldr	r2, [pc, #96]	@ (80063f0 <pvPortMalloc+0x194>)
 8006390:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006394:	685a      	ldr	r2, [r3, #4]
 8006396:	4b13      	ldr	r3, [pc, #76]	@ (80063e4 <pvPortMalloc+0x188>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	431a      	orrs	r2, r3
 800639c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800639e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80063a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a2:	2200      	movs	r2, #0
 80063a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80063a6:	4b13      	ldr	r3, [pc, #76]	@ (80063f4 <pvPortMalloc+0x198>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	3301      	adds	r3, #1
 80063ac:	4a11      	ldr	r2, [pc, #68]	@ (80063f4 <pvPortMalloc+0x198>)
 80063ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80063b0:	f7fe fb9c 	bl	8004aec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80063b4:	69fb      	ldr	r3, [r7, #28]
 80063b6:	f003 0307 	and.w	r3, r3, #7
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d00b      	beq.n	80063d6 <pvPortMalloc+0x17a>
	__asm volatile
 80063be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063c2:	f383 8811 	msr	BASEPRI, r3
 80063c6:	f3bf 8f6f 	isb	sy
 80063ca:	f3bf 8f4f 	dsb	sy
 80063ce:	60fb      	str	r3, [r7, #12]
}
 80063d0:	bf00      	nop
 80063d2:	bf00      	nop
 80063d4:	e7fd      	b.n	80063d2 <pvPortMalloc+0x176>
	return pvReturn;
 80063d6:	69fb      	ldr	r3, [r7, #28]
}
 80063d8:	4618      	mov	r0, r3
 80063da:	3728      	adds	r7, #40	@ 0x28
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}
 80063e0:	20004c28 	.word	0x20004c28
 80063e4:	20004c3c 	.word	0x20004c3c
 80063e8:	20004c2c 	.word	0x20004c2c
 80063ec:	20004c20 	.word	0x20004c20
 80063f0:	20004c30 	.word	0x20004c30
 80063f4:	20004c34 	.word	0x20004c34

080063f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b086      	sub	sp, #24
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d04f      	beq.n	80064aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800640a:	2308      	movs	r3, #8
 800640c:	425b      	negs	r3, r3
 800640e:	697a      	ldr	r2, [r7, #20]
 8006410:	4413      	add	r3, r2
 8006412:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	685a      	ldr	r2, [r3, #4]
 800641c:	4b25      	ldr	r3, [pc, #148]	@ (80064b4 <vPortFree+0xbc>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4013      	ands	r3, r2
 8006422:	2b00      	cmp	r3, #0
 8006424:	d10b      	bne.n	800643e <vPortFree+0x46>
	__asm volatile
 8006426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800642a:	f383 8811 	msr	BASEPRI, r3
 800642e:	f3bf 8f6f 	isb	sy
 8006432:	f3bf 8f4f 	dsb	sy
 8006436:	60fb      	str	r3, [r7, #12]
}
 8006438:	bf00      	nop
 800643a:	bf00      	nop
 800643c:	e7fd      	b.n	800643a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00b      	beq.n	800645e <vPortFree+0x66>
	__asm volatile
 8006446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800644a:	f383 8811 	msr	BASEPRI, r3
 800644e:	f3bf 8f6f 	isb	sy
 8006452:	f3bf 8f4f 	dsb	sy
 8006456:	60bb      	str	r3, [r7, #8]
}
 8006458:	bf00      	nop
 800645a:	bf00      	nop
 800645c:	e7fd      	b.n	800645a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	685a      	ldr	r2, [r3, #4]
 8006462:	4b14      	ldr	r3, [pc, #80]	@ (80064b4 <vPortFree+0xbc>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4013      	ands	r3, r2
 8006468:	2b00      	cmp	r3, #0
 800646a:	d01e      	beq.n	80064aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d11a      	bne.n	80064aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006474:	693b      	ldr	r3, [r7, #16]
 8006476:	685a      	ldr	r2, [r3, #4]
 8006478:	4b0e      	ldr	r3, [pc, #56]	@ (80064b4 <vPortFree+0xbc>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	43db      	mvns	r3, r3
 800647e:	401a      	ands	r2, r3
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006484:	f7fe fb24 	bl	8004ad0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	685a      	ldr	r2, [r3, #4]
 800648c:	4b0a      	ldr	r3, [pc, #40]	@ (80064b8 <vPortFree+0xc0>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4413      	add	r3, r2
 8006492:	4a09      	ldr	r2, [pc, #36]	@ (80064b8 <vPortFree+0xc0>)
 8006494:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006496:	6938      	ldr	r0, [r7, #16]
 8006498:	f000 f874 	bl	8006584 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800649c:	4b07      	ldr	r3, [pc, #28]	@ (80064bc <vPortFree+0xc4>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	3301      	adds	r3, #1
 80064a2:	4a06      	ldr	r2, [pc, #24]	@ (80064bc <vPortFree+0xc4>)
 80064a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80064a6:	f7fe fb21 	bl	8004aec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80064aa:	bf00      	nop
 80064ac:	3718      	adds	r7, #24
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	20004c3c 	.word	0x20004c3c
 80064b8:	20004c2c 	.word	0x20004c2c
 80064bc:	20004c38 	.word	0x20004c38

080064c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80064c0:	b480      	push	{r7}
 80064c2:	b085      	sub	sp, #20
 80064c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80064c6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80064ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80064cc:	4b27      	ldr	r3, [pc, #156]	@ (800656c <prvHeapInit+0xac>)
 80064ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f003 0307 	and.w	r3, r3, #7
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d00c      	beq.n	80064f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	3307      	adds	r3, #7
 80064de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f023 0307 	bic.w	r3, r3, #7
 80064e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80064e8:	68ba      	ldr	r2, [r7, #8]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	1ad3      	subs	r3, r2, r3
 80064ee:	4a1f      	ldr	r2, [pc, #124]	@ (800656c <prvHeapInit+0xac>)
 80064f0:	4413      	add	r3, r2
 80064f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80064f8:	4a1d      	ldr	r2, [pc, #116]	@ (8006570 <prvHeapInit+0xb0>)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80064fe:	4b1c      	ldr	r3, [pc, #112]	@ (8006570 <prvHeapInit+0xb0>)
 8006500:	2200      	movs	r2, #0
 8006502:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	68ba      	ldr	r2, [r7, #8]
 8006508:	4413      	add	r3, r2
 800650a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800650c:	2208      	movs	r2, #8
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	1a9b      	subs	r3, r3, r2
 8006512:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f023 0307 	bic.w	r3, r3, #7
 800651a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	4a15      	ldr	r2, [pc, #84]	@ (8006574 <prvHeapInit+0xb4>)
 8006520:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006522:	4b14      	ldr	r3, [pc, #80]	@ (8006574 <prvHeapInit+0xb4>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	2200      	movs	r2, #0
 8006528:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800652a:	4b12      	ldr	r3, [pc, #72]	@ (8006574 <prvHeapInit+0xb4>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	2200      	movs	r2, #0
 8006530:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	68fa      	ldr	r2, [r7, #12]
 800653a:	1ad2      	subs	r2, r2, r3
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006540:	4b0c      	ldr	r3, [pc, #48]	@ (8006574 <prvHeapInit+0xb4>)
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	4a0a      	ldr	r2, [pc, #40]	@ (8006578 <prvHeapInit+0xb8>)
 800654e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	4a09      	ldr	r2, [pc, #36]	@ (800657c <prvHeapInit+0xbc>)
 8006556:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006558:	4b09      	ldr	r3, [pc, #36]	@ (8006580 <prvHeapInit+0xc0>)
 800655a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800655e:	601a      	str	r2, [r3, #0]
}
 8006560:	bf00      	nop
 8006562:	3714      	adds	r7, #20
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr
 800656c:	20001020 	.word	0x20001020
 8006570:	20004c20 	.word	0x20004c20
 8006574:	20004c28 	.word	0x20004c28
 8006578:	20004c30 	.word	0x20004c30
 800657c:	20004c2c 	.word	0x20004c2c
 8006580:	20004c3c 	.word	0x20004c3c

08006584 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006584:	b480      	push	{r7}
 8006586:	b085      	sub	sp, #20
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800658c:	4b28      	ldr	r3, [pc, #160]	@ (8006630 <prvInsertBlockIntoFreeList+0xac>)
 800658e:	60fb      	str	r3, [r7, #12]
 8006590:	e002      	b.n	8006598 <prvInsertBlockIntoFreeList+0x14>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	60fb      	str	r3, [r7, #12]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	429a      	cmp	r2, r3
 80065a0:	d8f7      	bhi.n	8006592 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	68ba      	ldr	r2, [r7, #8]
 80065ac:	4413      	add	r3, r2
 80065ae:	687a      	ldr	r2, [r7, #4]
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d108      	bne.n	80065c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	685a      	ldr	r2, [r3, #4]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	441a      	add	r2, r3
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	68ba      	ldr	r2, [r7, #8]
 80065d0:	441a      	add	r2, r3
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d118      	bne.n	800660c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	4b15      	ldr	r3, [pc, #84]	@ (8006634 <prvInsertBlockIntoFreeList+0xb0>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d00d      	beq.n	8006602 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	685a      	ldr	r2, [r3, #4]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	441a      	add	r2, r3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	601a      	str	r2, [r3, #0]
 8006600:	e008      	b.n	8006614 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006602:	4b0c      	ldr	r3, [pc, #48]	@ (8006634 <prvInsertBlockIntoFreeList+0xb0>)
 8006604:	681a      	ldr	r2, [r3, #0]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	601a      	str	r2, [r3, #0]
 800660a:	e003      	b.n	8006614 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681a      	ldr	r2, [r3, #0]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006614:	68fa      	ldr	r2, [r7, #12]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	429a      	cmp	r2, r3
 800661a:	d002      	beq.n	8006622 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006622:	bf00      	nop
 8006624:	3714      	adds	r7, #20
 8006626:	46bd      	mov	sp, r7
 8006628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662c:	4770      	bx	lr
 800662e:	bf00      	nop
 8006630:	20004c20 	.word	0x20004c20
 8006634:	20004c28 	.word	0x20004c28

08006638 <__itoa>:
 8006638:	1e93      	subs	r3, r2, #2
 800663a:	2b22      	cmp	r3, #34	@ 0x22
 800663c:	b510      	push	{r4, lr}
 800663e:	460c      	mov	r4, r1
 8006640:	d904      	bls.n	800664c <__itoa+0x14>
 8006642:	2300      	movs	r3, #0
 8006644:	700b      	strb	r3, [r1, #0]
 8006646:	461c      	mov	r4, r3
 8006648:	4620      	mov	r0, r4
 800664a:	bd10      	pop	{r4, pc}
 800664c:	2a0a      	cmp	r2, #10
 800664e:	d109      	bne.n	8006664 <__itoa+0x2c>
 8006650:	2800      	cmp	r0, #0
 8006652:	da07      	bge.n	8006664 <__itoa+0x2c>
 8006654:	232d      	movs	r3, #45	@ 0x2d
 8006656:	700b      	strb	r3, [r1, #0]
 8006658:	4240      	negs	r0, r0
 800665a:	2101      	movs	r1, #1
 800665c:	4421      	add	r1, r4
 800665e:	f000 f93f 	bl	80068e0 <__utoa>
 8006662:	e7f1      	b.n	8006648 <__itoa+0x10>
 8006664:	2100      	movs	r1, #0
 8006666:	e7f9      	b.n	800665c <__itoa+0x24>

08006668 <itoa>:
 8006668:	f7ff bfe6 	b.w	8006638 <__itoa>

0800666c <malloc>:
 800666c:	4b02      	ldr	r3, [pc, #8]	@ (8006678 <malloc+0xc>)
 800666e:	4601      	mov	r1, r0
 8006670:	6818      	ldr	r0, [r3, #0]
 8006672:	f000 b825 	b.w	80066c0 <_malloc_r>
 8006676:	bf00      	nop
 8006678:	20000030 	.word	0x20000030

0800667c <sbrk_aligned>:
 800667c:	b570      	push	{r4, r5, r6, lr}
 800667e:	4e0f      	ldr	r6, [pc, #60]	@ (80066bc <sbrk_aligned+0x40>)
 8006680:	460c      	mov	r4, r1
 8006682:	6831      	ldr	r1, [r6, #0]
 8006684:	4605      	mov	r5, r0
 8006686:	b911      	cbnz	r1, 800668e <sbrk_aligned+0x12>
 8006688:	f000 fbfa 	bl	8006e80 <_sbrk_r>
 800668c:	6030      	str	r0, [r6, #0]
 800668e:	4621      	mov	r1, r4
 8006690:	4628      	mov	r0, r5
 8006692:	f000 fbf5 	bl	8006e80 <_sbrk_r>
 8006696:	1c43      	adds	r3, r0, #1
 8006698:	d103      	bne.n	80066a2 <sbrk_aligned+0x26>
 800669a:	f04f 34ff 	mov.w	r4, #4294967295
 800669e:	4620      	mov	r0, r4
 80066a0:	bd70      	pop	{r4, r5, r6, pc}
 80066a2:	1cc4      	adds	r4, r0, #3
 80066a4:	f024 0403 	bic.w	r4, r4, #3
 80066a8:	42a0      	cmp	r0, r4
 80066aa:	d0f8      	beq.n	800669e <sbrk_aligned+0x22>
 80066ac:	1a21      	subs	r1, r4, r0
 80066ae:	4628      	mov	r0, r5
 80066b0:	f000 fbe6 	bl	8006e80 <_sbrk_r>
 80066b4:	3001      	adds	r0, #1
 80066b6:	d1f2      	bne.n	800669e <sbrk_aligned+0x22>
 80066b8:	e7ef      	b.n	800669a <sbrk_aligned+0x1e>
 80066ba:	bf00      	nop
 80066bc:	20004c40 	.word	0x20004c40

080066c0 <_malloc_r>:
 80066c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066c4:	1ccd      	adds	r5, r1, #3
 80066c6:	f025 0503 	bic.w	r5, r5, #3
 80066ca:	3508      	adds	r5, #8
 80066cc:	2d0c      	cmp	r5, #12
 80066ce:	bf38      	it	cc
 80066d0:	250c      	movcc	r5, #12
 80066d2:	2d00      	cmp	r5, #0
 80066d4:	4606      	mov	r6, r0
 80066d6:	db01      	blt.n	80066dc <_malloc_r+0x1c>
 80066d8:	42a9      	cmp	r1, r5
 80066da:	d904      	bls.n	80066e6 <_malloc_r+0x26>
 80066dc:	230c      	movs	r3, #12
 80066de:	6033      	str	r3, [r6, #0]
 80066e0:	2000      	movs	r0, #0
 80066e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80067bc <_malloc_r+0xfc>
 80066ea:	f000 f869 	bl	80067c0 <__malloc_lock>
 80066ee:	f8d8 3000 	ldr.w	r3, [r8]
 80066f2:	461c      	mov	r4, r3
 80066f4:	bb44      	cbnz	r4, 8006748 <_malloc_r+0x88>
 80066f6:	4629      	mov	r1, r5
 80066f8:	4630      	mov	r0, r6
 80066fa:	f7ff ffbf 	bl	800667c <sbrk_aligned>
 80066fe:	1c43      	adds	r3, r0, #1
 8006700:	4604      	mov	r4, r0
 8006702:	d158      	bne.n	80067b6 <_malloc_r+0xf6>
 8006704:	f8d8 4000 	ldr.w	r4, [r8]
 8006708:	4627      	mov	r7, r4
 800670a:	2f00      	cmp	r7, #0
 800670c:	d143      	bne.n	8006796 <_malloc_r+0xd6>
 800670e:	2c00      	cmp	r4, #0
 8006710:	d04b      	beq.n	80067aa <_malloc_r+0xea>
 8006712:	6823      	ldr	r3, [r4, #0]
 8006714:	4639      	mov	r1, r7
 8006716:	4630      	mov	r0, r6
 8006718:	eb04 0903 	add.w	r9, r4, r3
 800671c:	f000 fbb0 	bl	8006e80 <_sbrk_r>
 8006720:	4581      	cmp	r9, r0
 8006722:	d142      	bne.n	80067aa <_malloc_r+0xea>
 8006724:	6821      	ldr	r1, [r4, #0]
 8006726:	1a6d      	subs	r5, r5, r1
 8006728:	4629      	mov	r1, r5
 800672a:	4630      	mov	r0, r6
 800672c:	f7ff ffa6 	bl	800667c <sbrk_aligned>
 8006730:	3001      	adds	r0, #1
 8006732:	d03a      	beq.n	80067aa <_malloc_r+0xea>
 8006734:	6823      	ldr	r3, [r4, #0]
 8006736:	442b      	add	r3, r5
 8006738:	6023      	str	r3, [r4, #0]
 800673a:	f8d8 3000 	ldr.w	r3, [r8]
 800673e:	685a      	ldr	r2, [r3, #4]
 8006740:	bb62      	cbnz	r2, 800679c <_malloc_r+0xdc>
 8006742:	f8c8 7000 	str.w	r7, [r8]
 8006746:	e00f      	b.n	8006768 <_malloc_r+0xa8>
 8006748:	6822      	ldr	r2, [r4, #0]
 800674a:	1b52      	subs	r2, r2, r5
 800674c:	d420      	bmi.n	8006790 <_malloc_r+0xd0>
 800674e:	2a0b      	cmp	r2, #11
 8006750:	d917      	bls.n	8006782 <_malloc_r+0xc2>
 8006752:	1961      	adds	r1, r4, r5
 8006754:	42a3      	cmp	r3, r4
 8006756:	6025      	str	r5, [r4, #0]
 8006758:	bf18      	it	ne
 800675a:	6059      	strne	r1, [r3, #4]
 800675c:	6863      	ldr	r3, [r4, #4]
 800675e:	bf08      	it	eq
 8006760:	f8c8 1000 	streq.w	r1, [r8]
 8006764:	5162      	str	r2, [r4, r5]
 8006766:	604b      	str	r3, [r1, #4]
 8006768:	4630      	mov	r0, r6
 800676a:	f000 f82f 	bl	80067cc <__malloc_unlock>
 800676e:	f104 000b 	add.w	r0, r4, #11
 8006772:	1d23      	adds	r3, r4, #4
 8006774:	f020 0007 	bic.w	r0, r0, #7
 8006778:	1ac2      	subs	r2, r0, r3
 800677a:	bf1c      	itt	ne
 800677c:	1a1b      	subne	r3, r3, r0
 800677e:	50a3      	strne	r3, [r4, r2]
 8006780:	e7af      	b.n	80066e2 <_malloc_r+0x22>
 8006782:	6862      	ldr	r2, [r4, #4]
 8006784:	42a3      	cmp	r3, r4
 8006786:	bf0c      	ite	eq
 8006788:	f8c8 2000 	streq.w	r2, [r8]
 800678c:	605a      	strne	r2, [r3, #4]
 800678e:	e7eb      	b.n	8006768 <_malloc_r+0xa8>
 8006790:	4623      	mov	r3, r4
 8006792:	6864      	ldr	r4, [r4, #4]
 8006794:	e7ae      	b.n	80066f4 <_malloc_r+0x34>
 8006796:	463c      	mov	r4, r7
 8006798:	687f      	ldr	r7, [r7, #4]
 800679a:	e7b6      	b.n	800670a <_malloc_r+0x4a>
 800679c:	461a      	mov	r2, r3
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	42a3      	cmp	r3, r4
 80067a2:	d1fb      	bne.n	800679c <_malloc_r+0xdc>
 80067a4:	2300      	movs	r3, #0
 80067a6:	6053      	str	r3, [r2, #4]
 80067a8:	e7de      	b.n	8006768 <_malloc_r+0xa8>
 80067aa:	230c      	movs	r3, #12
 80067ac:	6033      	str	r3, [r6, #0]
 80067ae:	4630      	mov	r0, r6
 80067b0:	f000 f80c 	bl	80067cc <__malloc_unlock>
 80067b4:	e794      	b.n	80066e0 <_malloc_r+0x20>
 80067b6:	6005      	str	r5, [r0, #0]
 80067b8:	e7d6      	b.n	8006768 <_malloc_r+0xa8>
 80067ba:	bf00      	nop
 80067bc:	20004c44 	.word	0x20004c44

080067c0 <__malloc_lock>:
 80067c0:	4801      	ldr	r0, [pc, #4]	@ (80067c8 <__malloc_lock+0x8>)
 80067c2:	f7fa be09 	b.w	80013d8 <__retarget_lock_acquire_recursive>
 80067c6:	bf00      	nop
 80067c8:	20000248 	.word	0x20000248

080067cc <__malloc_unlock>:
 80067cc:	4801      	ldr	r0, [pc, #4]	@ (80067d4 <__malloc_unlock+0x8>)
 80067ce:	f7fa be18 	b.w	8001402 <__retarget_lock_release_recursive>
 80067d2:	bf00      	nop
 80067d4:	20000248 	.word	0x20000248

080067d8 <_strtol_l.constprop.0>:
 80067d8:	2b24      	cmp	r3, #36	@ 0x24
 80067da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067de:	4686      	mov	lr, r0
 80067e0:	4690      	mov	r8, r2
 80067e2:	d801      	bhi.n	80067e8 <_strtol_l.constprop.0+0x10>
 80067e4:	2b01      	cmp	r3, #1
 80067e6:	d106      	bne.n	80067f6 <_strtol_l.constprop.0+0x1e>
 80067e8:	f000 fb6c 	bl	8006ec4 <__errno>
 80067ec:	2316      	movs	r3, #22
 80067ee:	6003      	str	r3, [r0, #0]
 80067f0:	2000      	movs	r0, #0
 80067f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067f6:	4834      	ldr	r0, [pc, #208]	@ (80068c8 <_strtol_l.constprop.0+0xf0>)
 80067f8:	460d      	mov	r5, r1
 80067fa:	462a      	mov	r2, r5
 80067fc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006800:	5d06      	ldrb	r6, [r0, r4]
 8006802:	f016 0608 	ands.w	r6, r6, #8
 8006806:	d1f8      	bne.n	80067fa <_strtol_l.constprop.0+0x22>
 8006808:	2c2d      	cmp	r4, #45	@ 0x2d
 800680a:	d12d      	bne.n	8006868 <_strtol_l.constprop.0+0x90>
 800680c:	782c      	ldrb	r4, [r5, #0]
 800680e:	2601      	movs	r6, #1
 8006810:	1c95      	adds	r5, r2, #2
 8006812:	f033 0210 	bics.w	r2, r3, #16
 8006816:	d109      	bne.n	800682c <_strtol_l.constprop.0+0x54>
 8006818:	2c30      	cmp	r4, #48	@ 0x30
 800681a:	d12a      	bne.n	8006872 <_strtol_l.constprop.0+0x9a>
 800681c:	782a      	ldrb	r2, [r5, #0]
 800681e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006822:	2a58      	cmp	r2, #88	@ 0x58
 8006824:	d125      	bne.n	8006872 <_strtol_l.constprop.0+0x9a>
 8006826:	786c      	ldrb	r4, [r5, #1]
 8006828:	2310      	movs	r3, #16
 800682a:	3502      	adds	r5, #2
 800682c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006830:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006834:	2200      	movs	r2, #0
 8006836:	fbbc f9f3 	udiv	r9, ip, r3
 800683a:	4610      	mov	r0, r2
 800683c:	fb03 ca19 	mls	sl, r3, r9, ip
 8006840:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006844:	2f09      	cmp	r7, #9
 8006846:	d81b      	bhi.n	8006880 <_strtol_l.constprop.0+0xa8>
 8006848:	463c      	mov	r4, r7
 800684a:	42a3      	cmp	r3, r4
 800684c:	dd27      	ble.n	800689e <_strtol_l.constprop.0+0xc6>
 800684e:	1c57      	adds	r7, r2, #1
 8006850:	d007      	beq.n	8006862 <_strtol_l.constprop.0+0x8a>
 8006852:	4581      	cmp	r9, r0
 8006854:	d320      	bcc.n	8006898 <_strtol_l.constprop.0+0xc0>
 8006856:	d101      	bne.n	800685c <_strtol_l.constprop.0+0x84>
 8006858:	45a2      	cmp	sl, r4
 800685a:	db1d      	blt.n	8006898 <_strtol_l.constprop.0+0xc0>
 800685c:	fb00 4003 	mla	r0, r0, r3, r4
 8006860:	2201      	movs	r2, #1
 8006862:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006866:	e7eb      	b.n	8006840 <_strtol_l.constprop.0+0x68>
 8006868:	2c2b      	cmp	r4, #43	@ 0x2b
 800686a:	bf04      	itt	eq
 800686c:	782c      	ldrbeq	r4, [r5, #0]
 800686e:	1c95      	addeq	r5, r2, #2
 8006870:	e7cf      	b.n	8006812 <_strtol_l.constprop.0+0x3a>
 8006872:	2b00      	cmp	r3, #0
 8006874:	d1da      	bne.n	800682c <_strtol_l.constprop.0+0x54>
 8006876:	2c30      	cmp	r4, #48	@ 0x30
 8006878:	bf0c      	ite	eq
 800687a:	2308      	moveq	r3, #8
 800687c:	230a      	movne	r3, #10
 800687e:	e7d5      	b.n	800682c <_strtol_l.constprop.0+0x54>
 8006880:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006884:	2f19      	cmp	r7, #25
 8006886:	d801      	bhi.n	800688c <_strtol_l.constprop.0+0xb4>
 8006888:	3c37      	subs	r4, #55	@ 0x37
 800688a:	e7de      	b.n	800684a <_strtol_l.constprop.0+0x72>
 800688c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006890:	2f19      	cmp	r7, #25
 8006892:	d804      	bhi.n	800689e <_strtol_l.constprop.0+0xc6>
 8006894:	3c57      	subs	r4, #87	@ 0x57
 8006896:	e7d8      	b.n	800684a <_strtol_l.constprop.0+0x72>
 8006898:	f04f 32ff 	mov.w	r2, #4294967295
 800689c:	e7e1      	b.n	8006862 <_strtol_l.constprop.0+0x8a>
 800689e:	1c53      	adds	r3, r2, #1
 80068a0:	d108      	bne.n	80068b4 <_strtol_l.constprop.0+0xdc>
 80068a2:	2322      	movs	r3, #34	@ 0x22
 80068a4:	f8ce 3000 	str.w	r3, [lr]
 80068a8:	4660      	mov	r0, ip
 80068aa:	f1b8 0f00 	cmp.w	r8, #0
 80068ae:	d0a0      	beq.n	80067f2 <_strtol_l.constprop.0+0x1a>
 80068b0:	1e69      	subs	r1, r5, #1
 80068b2:	e006      	b.n	80068c2 <_strtol_l.constprop.0+0xea>
 80068b4:	b106      	cbz	r6, 80068b8 <_strtol_l.constprop.0+0xe0>
 80068b6:	4240      	negs	r0, r0
 80068b8:	f1b8 0f00 	cmp.w	r8, #0
 80068bc:	d099      	beq.n	80067f2 <_strtol_l.constprop.0+0x1a>
 80068be:	2a00      	cmp	r2, #0
 80068c0:	d1f6      	bne.n	80068b0 <_strtol_l.constprop.0+0xd8>
 80068c2:	f8c8 1000 	str.w	r1, [r8]
 80068c6:	e794      	b.n	80067f2 <_strtol_l.constprop.0+0x1a>
 80068c8:	08007a9e 	.word	0x08007a9e

080068cc <strtol>:
 80068cc:	4613      	mov	r3, r2
 80068ce:	460a      	mov	r2, r1
 80068d0:	4601      	mov	r1, r0
 80068d2:	4802      	ldr	r0, [pc, #8]	@ (80068dc <strtol+0x10>)
 80068d4:	6800      	ldr	r0, [r0, #0]
 80068d6:	f7ff bf7f 	b.w	80067d8 <_strtol_l.constprop.0>
 80068da:	bf00      	nop
 80068dc:	20000030 	.word	0x20000030

080068e0 <__utoa>:
 80068e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068e2:	4c1f      	ldr	r4, [pc, #124]	@ (8006960 <__utoa+0x80>)
 80068e4:	b08b      	sub	sp, #44	@ 0x2c
 80068e6:	4605      	mov	r5, r0
 80068e8:	460b      	mov	r3, r1
 80068ea:	466e      	mov	r6, sp
 80068ec:	f104 0c20 	add.w	ip, r4, #32
 80068f0:	6820      	ldr	r0, [r4, #0]
 80068f2:	6861      	ldr	r1, [r4, #4]
 80068f4:	4637      	mov	r7, r6
 80068f6:	c703      	stmia	r7!, {r0, r1}
 80068f8:	3408      	adds	r4, #8
 80068fa:	4564      	cmp	r4, ip
 80068fc:	463e      	mov	r6, r7
 80068fe:	d1f7      	bne.n	80068f0 <__utoa+0x10>
 8006900:	7921      	ldrb	r1, [r4, #4]
 8006902:	7139      	strb	r1, [r7, #4]
 8006904:	1e91      	subs	r1, r2, #2
 8006906:	6820      	ldr	r0, [r4, #0]
 8006908:	6038      	str	r0, [r7, #0]
 800690a:	2922      	cmp	r1, #34	@ 0x22
 800690c:	f04f 0100 	mov.w	r1, #0
 8006910:	d904      	bls.n	800691c <__utoa+0x3c>
 8006912:	7019      	strb	r1, [r3, #0]
 8006914:	460b      	mov	r3, r1
 8006916:	4618      	mov	r0, r3
 8006918:	b00b      	add	sp, #44	@ 0x2c
 800691a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800691c:	1e58      	subs	r0, r3, #1
 800691e:	4684      	mov	ip, r0
 8006920:	fbb5 f7f2 	udiv	r7, r5, r2
 8006924:	fb02 5617 	mls	r6, r2, r7, r5
 8006928:	3628      	adds	r6, #40	@ 0x28
 800692a:	446e      	add	r6, sp
 800692c:	460c      	mov	r4, r1
 800692e:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8006932:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8006936:	462e      	mov	r6, r5
 8006938:	42b2      	cmp	r2, r6
 800693a:	f101 0101 	add.w	r1, r1, #1
 800693e:	463d      	mov	r5, r7
 8006940:	d9ee      	bls.n	8006920 <__utoa+0x40>
 8006942:	2200      	movs	r2, #0
 8006944:	545a      	strb	r2, [r3, r1]
 8006946:	1919      	adds	r1, r3, r4
 8006948:	1aa5      	subs	r5, r4, r2
 800694a:	42aa      	cmp	r2, r5
 800694c:	dae3      	bge.n	8006916 <__utoa+0x36>
 800694e:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8006952:	780e      	ldrb	r6, [r1, #0]
 8006954:	7006      	strb	r6, [r0, #0]
 8006956:	3201      	adds	r2, #1
 8006958:	f801 5901 	strb.w	r5, [r1], #-1
 800695c:	e7f4      	b.n	8006948 <__utoa+0x68>
 800695e:	bf00      	nop
 8006960:	08007a78 	.word	0x08007a78

08006964 <__sflush_r>:
 8006964:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800696c:	0716      	lsls	r6, r2, #28
 800696e:	4605      	mov	r5, r0
 8006970:	460c      	mov	r4, r1
 8006972:	d454      	bmi.n	8006a1e <__sflush_r+0xba>
 8006974:	684b      	ldr	r3, [r1, #4]
 8006976:	2b00      	cmp	r3, #0
 8006978:	dc02      	bgt.n	8006980 <__sflush_r+0x1c>
 800697a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800697c:	2b00      	cmp	r3, #0
 800697e:	dd48      	ble.n	8006a12 <__sflush_r+0xae>
 8006980:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006982:	2e00      	cmp	r6, #0
 8006984:	d045      	beq.n	8006a12 <__sflush_r+0xae>
 8006986:	2300      	movs	r3, #0
 8006988:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800698c:	682f      	ldr	r7, [r5, #0]
 800698e:	6a21      	ldr	r1, [r4, #32]
 8006990:	602b      	str	r3, [r5, #0]
 8006992:	d030      	beq.n	80069f6 <__sflush_r+0x92>
 8006994:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006996:	89a3      	ldrh	r3, [r4, #12]
 8006998:	0759      	lsls	r1, r3, #29
 800699a:	d505      	bpl.n	80069a8 <__sflush_r+0x44>
 800699c:	6863      	ldr	r3, [r4, #4]
 800699e:	1ad2      	subs	r2, r2, r3
 80069a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80069a2:	b10b      	cbz	r3, 80069a8 <__sflush_r+0x44>
 80069a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80069a6:	1ad2      	subs	r2, r2, r3
 80069a8:	2300      	movs	r3, #0
 80069aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80069ac:	6a21      	ldr	r1, [r4, #32]
 80069ae:	4628      	mov	r0, r5
 80069b0:	47b0      	blx	r6
 80069b2:	1c43      	adds	r3, r0, #1
 80069b4:	89a3      	ldrh	r3, [r4, #12]
 80069b6:	d106      	bne.n	80069c6 <__sflush_r+0x62>
 80069b8:	6829      	ldr	r1, [r5, #0]
 80069ba:	291d      	cmp	r1, #29
 80069bc:	d82b      	bhi.n	8006a16 <__sflush_r+0xb2>
 80069be:	4a2a      	ldr	r2, [pc, #168]	@ (8006a68 <__sflush_r+0x104>)
 80069c0:	410a      	asrs	r2, r1
 80069c2:	07d6      	lsls	r6, r2, #31
 80069c4:	d427      	bmi.n	8006a16 <__sflush_r+0xb2>
 80069c6:	2200      	movs	r2, #0
 80069c8:	6062      	str	r2, [r4, #4]
 80069ca:	04d9      	lsls	r1, r3, #19
 80069cc:	6922      	ldr	r2, [r4, #16]
 80069ce:	6022      	str	r2, [r4, #0]
 80069d0:	d504      	bpl.n	80069dc <__sflush_r+0x78>
 80069d2:	1c42      	adds	r2, r0, #1
 80069d4:	d101      	bne.n	80069da <__sflush_r+0x76>
 80069d6:	682b      	ldr	r3, [r5, #0]
 80069d8:	b903      	cbnz	r3, 80069dc <__sflush_r+0x78>
 80069da:	6560      	str	r0, [r4, #84]	@ 0x54
 80069dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80069de:	602f      	str	r7, [r5, #0]
 80069e0:	b1b9      	cbz	r1, 8006a12 <__sflush_r+0xae>
 80069e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80069e6:	4299      	cmp	r1, r3
 80069e8:	d002      	beq.n	80069f0 <__sflush_r+0x8c>
 80069ea:	4628      	mov	r0, r5
 80069ec:	f000 faaa 	bl	8006f44 <_free_r>
 80069f0:	2300      	movs	r3, #0
 80069f2:	6363      	str	r3, [r4, #52]	@ 0x34
 80069f4:	e00d      	b.n	8006a12 <__sflush_r+0xae>
 80069f6:	2301      	movs	r3, #1
 80069f8:	4628      	mov	r0, r5
 80069fa:	47b0      	blx	r6
 80069fc:	4602      	mov	r2, r0
 80069fe:	1c50      	adds	r0, r2, #1
 8006a00:	d1c9      	bne.n	8006996 <__sflush_r+0x32>
 8006a02:	682b      	ldr	r3, [r5, #0]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d0c6      	beq.n	8006996 <__sflush_r+0x32>
 8006a08:	2b1d      	cmp	r3, #29
 8006a0a:	d001      	beq.n	8006a10 <__sflush_r+0xac>
 8006a0c:	2b16      	cmp	r3, #22
 8006a0e:	d11e      	bne.n	8006a4e <__sflush_r+0xea>
 8006a10:	602f      	str	r7, [r5, #0]
 8006a12:	2000      	movs	r0, #0
 8006a14:	e022      	b.n	8006a5c <__sflush_r+0xf8>
 8006a16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a1a:	b21b      	sxth	r3, r3
 8006a1c:	e01b      	b.n	8006a56 <__sflush_r+0xf2>
 8006a1e:	690f      	ldr	r7, [r1, #16]
 8006a20:	2f00      	cmp	r7, #0
 8006a22:	d0f6      	beq.n	8006a12 <__sflush_r+0xae>
 8006a24:	0793      	lsls	r3, r2, #30
 8006a26:	680e      	ldr	r6, [r1, #0]
 8006a28:	bf08      	it	eq
 8006a2a:	694b      	ldreq	r3, [r1, #20]
 8006a2c:	600f      	str	r7, [r1, #0]
 8006a2e:	bf18      	it	ne
 8006a30:	2300      	movne	r3, #0
 8006a32:	eba6 0807 	sub.w	r8, r6, r7
 8006a36:	608b      	str	r3, [r1, #8]
 8006a38:	f1b8 0f00 	cmp.w	r8, #0
 8006a3c:	dde9      	ble.n	8006a12 <__sflush_r+0xae>
 8006a3e:	6a21      	ldr	r1, [r4, #32]
 8006a40:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006a42:	4643      	mov	r3, r8
 8006a44:	463a      	mov	r2, r7
 8006a46:	4628      	mov	r0, r5
 8006a48:	47b0      	blx	r6
 8006a4a:	2800      	cmp	r0, #0
 8006a4c:	dc08      	bgt.n	8006a60 <__sflush_r+0xfc>
 8006a4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a56:	81a3      	strh	r3, [r4, #12]
 8006a58:	f04f 30ff 	mov.w	r0, #4294967295
 8006a5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a60:	4407      	add	r7, r0
 8006a62:	eba8 0800 	sub.w	r8, r8, r0
 8006a66:	e7e7      	b.n	8006a38 <__sflush_r+0xd4>
 8006a68:	dfbffffe 	.word	0xdfbffffe

08006a6c <_fflush_r>:
 8006a6c:	b538      	push	{r3, r4, r5, lr}
 8006a6e:	690b      	ldr	r3, [r1, #16]
 8006a70:	4605      	mov	r5, r0
 8006a72:	460c      	mov	r4, r1
 8006a74:	b913      	cbnz	r3, 8006a7c <_fflush_r+0x10>
 8006a76:	2500      	movs	r5, #0
 8006a78:	4628      	mov	r0, r5
 8006a7a:	bd38      	pop	{r3, r4, r5, pc}
 8006a7c:	b118      	cbz	r0, 8006a86 <_fflush_r+0x1a>
 8006a7e:	6a03      	ldr	r3, [r0, #32]
 8006a80:	b90b      	cbnz	r3, 8006a86 <_fflush_r+0x1a>
 8006a82:	f000 f8bb 	bl	8006bfc <__sinit>
 8006a86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d0f3      	beq.n	8006a76 <_fflush_r+0xa>
 8006a8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006a90:	07d0      	lsls	r0, r2, #31
 8006a92:	d404      	bmi.n	8006a9e <_fflush_r+0x32>
 8006a94:	0599      	lsls	r1, r3, #22
 8006a96:	d402      	bmi.n	8006a9e <_fflush_r+0x32>
 8006a98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a9a:	f7fa fc9d 	bl	80013d8 <__retarget_lock_acquire_recursive>
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	4621      	mov	r1, r4
 8006aa2:	f7ff ff5f 	bl	8006964 <__sflush_r>
 8006aa6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006aa8:	07da      	lsls	r2, r3, #31
 8006aaa:	4605      	mov	r5, r0
 8006aac:	d4e4      	bmi.n	8006a78 <_fflush_r+0xc>
 8006aae:	89a3      	ldrh	r3, [r4, #12]
 8006ab0:	059b      	lsls	r3, r3, #22
 8006ab2:	d4e1      	bmi.n	8006a78 <_fflush_r+0xc>
 8006ab4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ab6:	f7fa fca4 	bl	8001402 <__retarget_lock_release_recursive>
 8006aba:	e7dd      	b.n	8006a78 <_fflush_r+0xc>

08006abc <fflush>:
 8006abc:	4601      	mov	r1, r0
 8006abe:	b920      	cbnz	r0, 8006aca <fflush+0xe>
 8006ac0:	4a04      	ldr	r2, [pc, #16]	@ (8006ad4 <fflush+0x18>)
 8006ac2:	4905      	ldr	r1, [pc, #20]	@ (8006ad8 <fflush+0x1c>)
 8006ac4:	4805      	ldr	r0, [pc, #20]	@ (8006adc <fflush+0x20>)
 8006ac6:	f000 b8b1 	b.w	8006c2c <_fwalk_sglue>
 8006aca:	4b05      	ldr	r3, [pc, #20]	@ (8006ae0 <fflush+0x24>)
 8006acc:	6818      	ldr	r0, [r3, #0]
 8006ace:	f7ff bfcd 	b.w	8006a6c <_fflush_r>
 8006ad2:	bf00      	nop
 8006ad4:	20000024 	.word	0x20000024
 8006ad8:	08006a6d 	.word	0x08006a6d
 8006adc:	20000034 	.word	0x20000034
 8006ae0:	20000030 	.word	0x20000030

08006ae4 <std>:
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	b510      	push	{r4, lr}
 8006ae8:	4604      	mov	r4, r0
 8006aea:	e9c0 3300 	strd	r3, r3, [r0]
 8006aee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006af2:	6083      	str	r3, [r0, #8]
 8006af4:	8181      	strh	r1, [r0, #12]
 8006af6:	6643      	str	r3, [r0, #100]	@ 0x64
 8006af8:	81c2      	strh	r2, [r0, #14]
 8006afa:	6183      	str	r3, [r0, #24]
 8006afc:	4619      	mov	r1, r3
 8006afe:	2208      	movs	r2, #8
 8006b00:	305c      	adds	r0, #92	@ 0x5c
 8006b02:	f000 f906 	bl	8006d12 <memset>
 8006b06:	4b0d      	ldr	r3, [pc, #52]	@ (8006b3c <std+0x58>)
 8006b08:	6263      	str	r3, [r4, #36]	@ 0x24
 8006b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8006b40 <std+0x5c>)
 8006b0c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8006b44 <std+0x60>)
 8006b10:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b12:	4b0d      	ldr	r3, [pc, #52]	@ (8006b48 <std+0x64>)
 8006b14:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b16:	4b0d      	ldr	r3, [pc, #52]	@ (8006b4c <std+0x68>)
 8006b18:	6224      	str	r4, [r4, #32]
 8006b1a:	429c      	cmp	r4, r3
 8006b1c:	d006      	beq.n	8006b2c <std+0x48>
 8006b1e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006b22:	4294      	cmp	r4, r2
 8006b24:	d002      	beq.n	8006b2c <std+0x48>
 8006b26:	33d0      	adds	r3, #208	@ 0xd0
 8006b28:	429c      	cmp	r4, r3
 8006b2a:	d105      	bne.n	8006b38 <std+0x54>
 8006b2c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b34:	f7fa bc29 	b.w	800138a <__retarget_lock_init_recursive>
 8006b38:	bd10      	pop	{r4, pc}
 8006b3a:	bf00      	nop
 8006b3c:	08006c8d 	.word	0x08006c8d
 8006b40:	08006caf 	.word	0x08006caf
 8006b44:	08006ce7 	.word	0x08006ce7
 8006b48:	08006d0b 	.word	0x08006d0b
 8006b4c:	20004c48 	.word	0x20004c48

08006b50 <stdio_exit_handler>:
 8006b50:	4a02      	ldr	r2, [pc, #8]	@ (8006b5c <stdio_exit_handler+0xc>)
 8006b52:	4903      	ldr	r1, [pc, #12]	@ (8006b60 <stdio_exit_handler+0x10>)
 8006b54:	4803      	ldr	r0, [pc, #12]	@ (8006b64 <stdio_exit_handler+0x14>)
 8006b56:	f000 b869 	b.w	8006c2c <_fwalk_sglue>
 8006b5a:	bf00      	nop
 8006b5c:	20000024 	.word	0x20000024
 8006b60:	08006a6d 	.word	0x08006a6d
 8006b64:	20000034 	.word	0x20000034

08006b68 <cleanup_stdio>:
 8006b68:	6841      	ldr	r1, [r0, #4]
 8006b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8006b9c <cleanup_stdio+0x34>)
 8006b6c:	4299      	cmp	r1, r3
 8006b6e:	b510      	push	{r4, lr}
 8006b70:	4604      	mov	r4, r0
 8006b72:	d001      	beq.n	8006b78 <cleanup_stdio+0x10>
 8006b74:	f7ff ff7a 	bl	8006a6c <_fflush_r>
 8006b78:	68a1      	ldr	r1, [r4, #8]
 8006b7a:	4b09      	ldr	r3, [pc, #36]	@ (8006ba0 <cleanup_stdio+0x38>)
 8006b7c:	4299      	cmp	r1, r3
 8006b7e:	d002      	beq.n	8006b86 <cleanup_stdio+0x1e>
 8006b80:	4620      	mov	r0, r4
 8006b82:	f7ff ff73 	bl	8006a6c <_fflush_r>
 8006b86:	68e1      	ldr	r1, [r4, #12]
 8006b88:	4b06      	ldr	r3, [pc, #24]	@ (8006ba4 <cleanup_stdio+0x3c>)
 8006b8a:	4299      	cmp	r1, r3
 8006b8c:	d004      	beq.n	8006b98 <cleanup_stdio+0x30>
 8006b8e:	4620      	mov	r0, r4
 8006b90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b94:	f7ff bf6a 	b.w	8006a6c <_fflush_r>
 8006b98:	bd10      	pop	{r4, pc}
 8006b9a:	bf00      	nop
 8006b9c:	20004c48 	.word	0x20004c48
 8006ba0:	20004cb0 	.word	0x20004cb0
 8006ba4:	20004d18 	.word	0x20004d18

08006ba8 <global_stdio_init.part.0>:
 8006ba8:	b510      	push	{r4, lr}
 8006baa:	4b0b      	ldr	r3, [pc, #44]	@ (8006bd8 <global_stdio_init.part.0+0x30>)
 8006bac:	4c0b      	ldr	r4, [pc, #44]	@ (8006bdc <global_stdio_init.part.0+0x34>)
 8006bae:	4a0c      	ldr	r2, [pc, #48]	@ (8006be0 <global_stdio_init.part.0+0x38>)
 8006bb0:	601a      	str	r2, [r3, #0]
 8006bb2:	4620      	mov	r0, r4
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	2104      	movs	r1, #4
 8006bb8:	f7ff ff94 	bl	8006ae4 <std>
 8006bbc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	2109      	movs	r1, #9
 8006bc4:	f7ff ff8e 	bl	8006ae4 <std>
 8006bc8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006bcc:	2202      	movs	r2, #2
 8006bce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bd2:	2112      	movs	r1, #18
 8006bd4:	f7ff bf86 	b.w	8006ae4 <std>
 8006bd8:	20004d80 	.word	0x20004d80
 8006bdc:	20004c48 	.word	0x20004c48
 8006be0:	08006b51 	.word	0x08006b51

08006be4 <__sfp_lock_acquire>:
 8006be4:	4801      	ldr	r0, [pc, #4]	@ (8006bec <__sfp_lock_acquire+0x8>)
 8006be6:	f7fa bbf7 	b.w	80013d8 <__retarget_lock_acquire_recursive>
 8006bea:	bf00      	nop
 8006bec:	2000023c 	.word	0x2000023c

08006bf0 <__sfp_lock_release>:
 8006bf0:	4801      	ldr	r0, [pc, #4]	@ (8006bf8 <__sfp_lock_release+0x8>)
 8006bf2:	f7fa bc06 	b.w	8001402 <__retarget_lock_release_recursive>
 8006bf6:	bf00      	nop
 8006bf8:	2000023c 	.word	0x2000023c

08006bfc <__sinit>:
 8006bfc:	b510      	push	{r4, lr}
 8006bfe:	4604      	mov	r4, r0
 8006c00:	f7ff fff0 	bl	8006be4 <__sfp_lock_acquire>
 8006c04:	6a23      	ldr	r3, [r4, #32]
 8006c06:	b11b      	cbz	r3, 8006c10 <__sinit+0x14>
 8006c08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c0c:	f7ff bff0 	b.w	8006bf0 <__sfp_lock_release>
 8006c10:	4b04      	ldr	r3, [pc, #16]	@ (8006c24 <__sinit+0x28>)
 8006c12:	6223      	str	r3, [r4, #32]
 8006c14:	4b04      	ldr	r3, [pc, #16]	@ (8006c28 <__sinit+0x2c>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d1f5      	bne.n	8006c08 <__sinit+0xc>
 8006c1c:	f7ff ffc4 	bl	8006ba8 <global_stdio_init.part.0>
 8006c20:	e7f2      	b.n	8006c08 <__sinit+0xc>
 8006c22:	bf00      	nop
 8006c24:	08006b69 	.word	0x08006b69
 8006c28:	20004d80 	.word	0x20004d80

08006c2c <_fwalk_sglue>:
 8006c2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c30:	4607      	mov	r7, r0
 8006c32:	4688      	mov	r8, r1
 8006c34:	4614      	mov	r4, r2
 8006c36:	2600      	movs	r6, #0
 8006c38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c3c:	f1b9 0901 	subs.w	r9, r9, #1
 8006c40:	d505      	bpl.n	8006c4e <_fwalk_sglue+0x22>
 8006c42:	6824      	ldr	r4, [r4, #0]
 8006c44:	2c00      	cmp	r4, #0
 8006c46:	d1f7      	bne.n	8006c38 <_fwalk_sglue+0xc>
 8006c48:	4630      	mov	r0, r6
 8006c4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c4e:	89ab      	ldrh	r3, [r5, #12]
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d907      	bls.n	8006c64 <_fwalk_sglue+0x38>
 8006c54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c58:	3301      	adds	r3, #1
 8006c5a:	d003      	beq.n	8006c64 <_fwalk_sglue+0x38>
 8006c5c:	4629      	mov	r1, r5
 8006c5e:	4638      	mov	r0, r7
 8006c60:	47c0      	blx	r8
 8006c62:	4306      	orrs	r6, r0
 8006c64:	3568      	adds	r5, #104	@ 0x68
 8006c66:	e7e9      	b.n	8006c3c <_fwalk_sglue+0x10>

08006c68 <iprintf>:
 8006c68:	b40f      	push	{r0, r1, r2, r3}
 8006c6a:	b507      	push	{r0, r1, r2, lr}
 8006c6c:	4906      	ldr	r1, [pc, #24]	@ (8006c88 <iprintf+0x20>)
 8006c6e:	ab04      	add	r3, sp, #16
 8006c70:	6808      	ldr	r0, [r1, #0]
 8006c72:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c76:	6881      	ldr	r1, [r0, #8]
 8006c78:	9301      	str	r3, [sp, #4]
 8006c7a:	f000 f9d7 	bl	800702c <_vfiprintf_r>
 8006c7e:	b003      	add	sp, #12
 8006c80:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c84:	b004      	add	sp, #16
 8006c86:	4770      	bx	lr
 8006c88:	20000030 	.word	0x20000030

08006c8c <__sread>:
 8006c8c:	b510      	push	{r4, lr}
 8006c8e:	460c      	mov	r4, r1
 8006c90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c94:	f000 f8e2 	bl	8006e5c <_read_r>
 8006c98:	2800      	cmp	r0, #0
 8006c9a:	bfab      	itete	ge
 8006c9c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006c9e:	89a3      	ldrhlt	r3, [r4, #12]
 8006ca0:	181b      	addge	r3, r3, r0
 8006ca2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006ca6:	bfac      	ite	ge
 8006ca8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006caa:	81a3      	strhlt	r3, [r4, #12]
 8006cac:	bd10      	pop	{r4, pc}

08006cae <__swrite>:
 8006cae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cb2:	461f      	mov	r7, r3
 8006cb4:	898b      	ldrh	r3, [r1, #12]
 8006cb6:	05db      	lsls	r3, r3, #23
 8006cb8:	4605      	mov	r5, r0
 8006cba:	460c      	mov	r4, r1
 8006cbc:	4616      	mov	r6, r2
 8006cbe:	d505      	bpl.n	8006ccc <__swrite+0x1e>
 8006cc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cc4:	2302      	movs	r3, #2
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f000 f8b6 	bl	8006e38 <_lseek_r>
 8006ccc:	89a3      	ldrh	r3, [r4, #12]
 8006cce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006cd2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006cd6:	81a3      	strh	r3, [r4, #12]
 8006cd8:	4632      	mov	r2, r6
 8006cda:	463b      	mov	r3, r7
 8006cdc:	4628      	mov	r0, r5
 8006cde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ce2:	f000 b8dd 	b.w	8006ea0 <_write_r>

08006ce6 <__sseek>:
 8006ce6:	b510      	push	{r4, lr}
 8006ce8:	460c      	mov	r4, r1
 8006cea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cee:	f000 f8a3 	bl	8006e38 <_lseek_r>
 8006cf2:	1c43      	adds	r3, r0, #1
 8006cf4:	89a3      	ldrh	r3, [r4, #12]
 8006cf6:	bf15      	itete	ne
 8006cf8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006cfa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006cfe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006d02:	81a3      	strheq	r3, [r4, #12]
 8006d04:	bf18      	it	ne
 8006d06:	81a3      	strhne	r3, [r4, #12]
 8006d08:	bd10      	pop	{r4, pc}

08006d0a <__sclose>:
 8006d0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d0e:	f000 b82d 	b.w	8006d6c <_close_r>

08006d12 <memset>:
 8006d12:	4402      	add	r2, r0
 8006d14:	4603      	mov	r3, r0
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d100      	bne.n	8006d1c <memset+0xa>
 8006d1a:	4770      	bx	lr
 8006d1c:	f803 1b01 	strb.w	r1, [r3], #1
 8006d20:	e7f9      	b.n	8006d16 <memset+0x4>

08006d22 <strncmp>:
 8006d22:	b510      	push	{r4, lr}
 8006d24:	b16a      	cbz	r2, 8006d42 <strncmp+0x20>
 8006d26:	3901      	subs	r1, #1
 8006d28:	1884      	adds	r4, r0, r2
 8006d2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d2e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006d32:	429a      	cmp	r2, r3
 8006d34:	d103      	bne.n	8006d3e <strncmp+0x1c>
 8006d36:	42a0      	cmp	r0, r4
 8006d38:	d001      	beq.n	8006d3e <strncmp+0x1c>
 8006d3a:	2a00      	cmp	r2, #0
 8006d3c:	d1f5      	bne.n	8006d2a <strncmp+0x8>
 8006d3e:	1ad0      	subs	r0, r2, r3
 8006d40:	bd10      	pop	{r4, pc}
 8006d42:	4610      	mov	r0, r2
 8006d44:	e7fc      	b.n	8006d40 <strncmp+0x1e>

08006d46 <strncpy>:
 8006d46:	b510      	push	{r4, lr}
 8006d48:	3901      	subs	r1, #1
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	b132      	cbz	r2, 8006d5c <strncpy+0x16>
 8006d4e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006d52:	f803 4b01 	strb.w	r4, [r3], #1
 8006d56:	3a01      	subs	r2, #1
 8006d58:	2c00      	cmp	r4, #0
 8006d5a:	d1f7      	bne.n	8006d4c <strncpy+0x6>
 8006d5c:	441a      	add	r2, r3
 8006d5e:	2100      	movs	r1, #0
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d100      	bne.n	8006d66 <strncpy+0x20>
 8006d64:	bd10      	pop	{r4, pc}
 8006d66:	f803 1b01 	strb.w	r1, [r3], #1
 8006d6a:	e7f9      	b.n	8006d60 <strncpy+0x1a>

08006d6c <_close_r>:
 8006d6c:	b538      	push	{r3, r4, r5, lr}
 8006d6e:	4d06      	ldr	r5, [pc, #24]	@ (8006d88 <_close_r+0x1c>)
 8006d70:	2300      	movs	r3, #0
 8006d72:	4604      	mov	r4, r0
 8006d74:	4608      	mov	r0, r1
 8006d76:	602b      	str	r3, [r5, #0]
 8006d78:	f7fa f967 	bl	800104a <_close>
 8006d7c:	1c43      	adds	r3, r0, #1
 8006d7e:	d102      	bne.n	8006d86 <_close_r+0x1a>
 8006d80:	682b      	ldr	r3, [r5, #0]
 8006d82:	b103      	cbz	r3, 8006d86 <_close_r+0x1a>
 8006d84:	6023      	str	r3, [r4, #0]
 8006d86:	bd38      	pop	{r3, r4, r5, pc}
 8006d88:	20004d84 	.word	0x20004d84

08006d8c <_reclaim_reent>:
 8006d8c:	4b29      	ldr	r3, [pc, #164]	@ (8006e34 <_reclaim_reent+0xa8>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4283      	cmp	r3, r0
 8006d92:	b570      	push	{r4, r5, r6, lr}
 8006d94:	4604      	mov	r4, r0
 8006d96:	d04b      	beq.n	8006e30 <_reclaim_reent+0xa4>
 8006d98:	69c3      	ldr	r3, [r0, #28]
 8006d9a:	b1ab      	cbz	r3, 8006dc8 <_reclaim_reent+0x3c>
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	b16b      	cbz	r3, 8006dbc <_reclaim_reent+0x30>
 8006da0:	2500      	movs	r5, #0
 8006da2:	69e3      	ldr	r3, [r4, #28]
 8006da4:	68db      	ldr	r3, [r3, #12]
 8006da6:	5959      	ldr	r1, [r3, r5]
 8006da8:	2900      	cmp	r1, #0
 8006daa:	d13b      	bne.n	8006e24 <_reclaim_reent+0x98>
 8006dac:	3504      	adds	r5, #4
 8006dae:	2d80      	cmp	r5, #128	@ 0x80
 8006db0:	d1f7      	bne.n	8006da2 <_reclaim_reent+0x16>
 8006db2:	69e3      	ldr	r3, [r4, #28]
 8006db4:	4620      	mov	r0, r4
 8006db6:	68d9      	ldr	r1, [r3, #12]
 8006db8:	f000 f8c4 	bl	8006f44 <_free_r>
 8006dbc:	69e3      	ldr	r3, [r4, #28]
 8006dbe:	6819      	ldr	r1, [r3, #0]
 8006dc0:	b111      	cbz	r1, 8006dc8 <_reclaim_reent+0x3c>
 8006dc2:	4620      	mov	r0, r4
 8006dc4:	f000 f8be 	bl	8006f44 <_free_r>
 8006dc8:	6961      	ldr	r1, [r4, #20]
 8006dca:	b111      	cbz	r1, 8006dd2 <_reclaim_reent+0x46>
 8006dcc:	4620      	mov	r0, r4
 8006dce:	f000 f8b9 	bl	8006f44 <_free_r>
 8006dd2:	69e1      	ldr	r1, [r4, #28]
 8006dd4:	b111      	cbz	r1, 8006ddc <_reclaim_reent+0x50>
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	f000 f8b4 	bl	8006f44 <_free_r>
 8006ddc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006dde:	b111      	cbz	r1, 8006de6 <_reclaim_reent+0x5a>
 8006de0:	4620      	mov	r0, r4
 8006de2:	f000 f8af 	bl	8006f44 <_free_r>
 8006de6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006de8:	b111      	cbz	r1, 8006df0 <_reclaim_reent+0x64>
 8006dea:	4620      	mov	r0, r4
 8006dec:	f000 f8aa 	bl	8006f44 <_free_r>
 8006df0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006df2:	b111      	cbz	r1, 8006dfa <_reclaim_reent+0x6e>
 8006df4:	4620      	mov	r0, r4
 8006df6:	f000 f8a5 	bl	8006f44 <_free_r>
 8006dfa:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006dfc:	b111      	cbz	r1, 8006e04 <_reclaim_reent+0x78>
 8006dfe:	4620      	mov	r0, r4
 8006e00:	f000 f8a0 	bl	8006f44 <_free_r>
 8006e04:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006e06:	b111      	cbz	r1, 8006e0e <_reclaim_reent+0x82>
 8006e08:	4620      	mov	r0, r4
 8006e0a:	f000 f89b 	bl	8006f44 <_free_r>
 8006e0e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006e10:	b111      	cbz	r1, 8006e18 <_reclaim_reent+0x8c>
 8006e12:	4620      	mov	r0, r4
 8006e14:	f000 f896 	bl	8006f44 <_free_r>
 8006e18:	6a23      	ldr	r3, [r4, #32]
 8006e1a:	b14b      	cbz	r3, 8006e30 <_reclaim_reent+0xa4>
 8006e1c:	4620      	mov	r0, r4
 8006e1e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006e22:	4718      	bx	r3
 8006e24:	680e      	ldr	r6, [r1, #0]
 8006e26:	4620      	mov	r0, r4
 8006e28:	f000 f88c 	bl	8006f44 <_free_r>
 8006e2c:	4631      	mov	r1, r6
 8006e2e:	e7bb      	b.n	8006da8 <_reclaim_reent+0x1c>
 8006e30:	bd70      	pop	{r4, r5, r6, pc}
 8006e32:	bf00      	nop
 8006e34:	20000030 	.word	0x20000030

08006e38 <_lseek_r>:
 8006e38:	b538      	push	{r3, r4, r5, lr}
 8006e3a:	4d07      	ldr	r5, [pc, #28]	@ (8006e58 <_lseek_r+0x20>)
 8006e3c:	4604      	mov	r4, r0
 8006e3e:	4608      	mov	r0, r1
 8006e40:	4611      	mov	r1, r2
 8006e42:	2200      	movs	r2, #0
 8006e44:	602a      	str	r2, [r5, #0]
 8006e46:	461a      	mov	r2, r3
 8006e48:	f7fa f926 	bl	8001098 <_lseek>
 8006e4c:	1c43      	adds	r3, r0, #1
 8006e4e:	d102      	bne.n	8006e56 <_lseek_r+0x1e>
 8006e50:	682b      	ldr	r3, [r5, #0]
 8006e52:	b103      	cbz	r3, 8006e56 <_lseek_r+0x1e>
 8006e54:	6023      	str	r3, [r4, #0]
 8006e56:	bd38      	pop	{r3, r4, r5, pc}
 8006e58:	20004d84 	.word	0x20004d84

08006e5c <_read_r>:
 8006e5c:	b538      	push	{r3, r4, r5, lr}
 8006e5e:	4d07      	ldr	r5, [pc, #28]	@ (8006e7c <_read_r+0x20>)
 8006e60:	4604      	mov	r4, r0
 8006e62:	4608      	mov	r0, r1
 8006e64:	4611      	mov	r1, r2
 8006e66:	2200      	movs	r2, #0
 8006e68:	602a      	str	r2, [r5, #0]
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	f7fa f8d0 	bl	8001010 <_read>
 8006e70:	1c43      	adds	r3, r0, #1
 8006e72:	d102      	bne.n	8006e7a <_read_r+0x1e>
 8006e74:	682b      	ldr	r3, [r5, #0]
 8006e76:	b103      	cbz	r3, 8006e7a <_read_r+0x1e>
 8006e78:	6023      	str	r3, [r4, #0]
 8006e7a:	bd38      	pop	{r3, r4, r5, pc}
 8006e7c:	20004d84 	.word	0x20004d84

08006e80 <_sbrk_r>:
 8006e80:	b538      	push	{r3, r4, r5, lr}
 8006e82:	4d06      	ldr	r5, [pc, #24]	@ (8006e9c <_sbrk_r+0x1c>)
 8006e84:	2300      	movs	r3, #0
 8006e86:	4604      	mov	r4, r0
 8006e88:	4608      	mov	r0, r1
 8006e8a:	602b      	str	r3, [r5, #0]
 8006e8c:	f7fa f912 	bl	80010b4 <_sbrk>
 8006e90:	1c43      	adds	r3, r0, #1
 8006e92:	d102      	bne.n	8006e9a <_sbrk_r+0x1a>
 8006e94:	682b      	ldr	r3, [r5, #0]
 8006e96:	b103      	cbz	r3, 8006e9a <_sbrk_r+0x1a>
 8006e98:	6023      	str	r3, [r4, #0]
 8006e9a:	bd38      	pop	{r3, r4, r5, pc}
 8006e9c:	20004d84 	.word	0x20004d84

08006ea0 <_write_r>:
 8006ea0:	b538      	push	{r3, r4, r5, lr}
 8006ea2:	4d07      	ldr	r5, [pc, #28]	@ (8006ec0 <_write_r+0x20>)
 8006ea4:	4604      	mov	r4, r0
 8006ea6:	4608      	mov	r0, r1
 8006ea8:	4611      	mov	r1, r2
 8006eaa:	2200      	movs	r2, #0
 8006eac:	602a      	str	r2, [r5, #0]
 8006eae:	461a      	mov	r2, r3
 8006eb0:	f7f9 fd18 	bl	80008e4 <_write>
 8006eb4:	1c43      	adds	r3, r0, #1
 8006eb6:	d102      	bne.n	8006ebe <_write_r+0x1e>
 8006eb8:	682b      	ldr	r3, [r5, #0]
 8006eba:	b103      	cbz	r3, 8006ebe <_write_r+0x1e>
 8006ebc:	6023      	str	r3, [r4, #0]
 8006ebe:	bd38      	pop	{r3, r4, r5, pc}
 8006ec0:	20004d84 	.word	0x20004d84

08006ec4 <__errno>:
 8006ec4:	4b01      	ldr	r3, [pc, #4]	@ (8006ecc <__errno+0x8>)
 8006ec6:	6818      	ldr	r0, [r3, #0]
 8006ec8:	4770      	bx	lr
 8006eca:	bf00      	nop
 8006ecc:	20000030 	.word	0x20000030

08006ed0 <__libc_init_array>:
 8006ed0:	b570      	push	{r4, r5, r6, lr}
 8006ed2:	4d0d      	ldr	r5, [pc, #52]	@ (8006f08 <__libc_init_array+0x38>)
 8006ed4:	4c0d      	ldr	r4, [pc, #52]	@ (8006f0c <__libc_init_array+0x3c>)
 8006ed6:	1b64      	subs	r4, r4, r5
 8006ed8:	10a4      	asrs	r4, r4, #2
 8006eda:	2600      	movs	r6, #0
 8006edc:	42a6      	cmp	r6, r4
 8006ede:	d109      	bne.n	8006ef4 <__libc_init_array+0x24>
 8006ee0:	4d0b      	ldr	r5, [pc, #44]	@ (8006f10 <__libc_init_array+0x40>)
 8006ee2:	4c0c      	ldr	r4, [pc, #48]	@ (8006f14 <__libc_init_array+0x44>)
 8006ee4:	f000 fc60 	bl	80077a8 <_init>
 8006ee8:	1b64      	subs	r4, r4, r5
 8006eea:	10a4      	asrs	r4, r4, #2
 8006eec:	2600      	movs	r6, #0
 8006eee:	42a6      	cmp	r6, r4
 8006ef0:	d105      	bne.n	8006efe <__libc_init_array+0x2e>
 8006ef2:	bd70      	pop	{r4, r5, r6, pc}
 8006ef4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ef8:	4798      	blx	r3
 8006efa:	3601      	adds	r6, #1
 8006efc:	e7ee      	b.n	8006edc <__libc_init_array+0xc>
 8006efe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f02:	4798      	blx	r3
 8006f04:	3601      	adds	r6, #1
 8006f06:	e7f2      	b.n	8006eee <__libc_init_array+0x1e>
 8006f08:	08007bdc 	.word	0x08007bdc
 8006f0c:	08007bdc 	.word	0x08007bdc
 8006f10:	08007bdc 	.word	0x08007bdc
 8006f14:	08007be0 	.word	0x08007be0

08006f18 <strcpy>:
 8006f18:	4603      	mov	r3, r0
 8006f1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f1e:	f803 2b01 	strb.w	r2, [r3], #1
 8006f22:	2a00      	cmp	r2, #0
 8006f24:	d1f9      	bne.n	8006f1a <strcpy+0x2>
 8006f26:	4770      	bx	lr

08006f28 <memcpy>:
 8006f28:	440a      	add	r2, r1
 8006f2a:	4291      	cmp	r1, r2
 8006f2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f30:	d100      	bne.n	8006f34 <memcpy+0xc>
 8006f32:	4770      	bx	lr
 8006f34:	b510      	push	{r4, lr}
 8006f36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f3e:	4291      	cmp	r1, r2
 8006f40:	d1f9      	bne.n	8006f36 <memcpy+0xe>
 8006f42:	bd10      	pop	{r4, pc}

08006f44 <_free_r>:
 8006f44:	b538      	push	{r3, r4, r5, lr}
 8006f46:	4605      	mov	r5, r0
 8006f48:	2900      	cmp	r1, #0
 8006f4a:	d041      	beq.n	8006fd0 <_free_r+0x8c>
 8006f4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f50:	1f0c      	subs	r4, r1, #4
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	bfb8      	it	lt
 8006f56:	18e4      	addlt	r4, r4, r3
 8006f58:	f7ff fc32 	bl	80067c0 <__malloc_lock>
 8006f5c:	4a1d      	ldr	r2, [pc, #116]	@ (8006fd4 <_free_r+0x90>)
 8006f5e:	6813      	ldr	r3, [r2, #0]
 8006f60:	b933      	cbnz	r3, 8006f70 <_free_r+0x2c>
 8006f62:	6063      	str	r3, [r4, #4]
 8006f64:	6014      	str	r4, [r2, #0]
 8006f66:	4628      	mov	r0, r5
 8006f68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f6c:	f7ff bc2e 	b.w	80067cc <__malloc_unlock>
 8006f70:	42a3      	cmp	r3, r4
 8006f72:	d908      	bls.n	8006f86 <_free_r+0x42>
 8006f74:	6820      	ldr	r0, [r4, #0]
 8006f76:	1821      	adds	r1, r4, r0
 8006f78:	428b      	cmp	r3, r1
 8006f7a:	bf01      	itttt	eq
 8006f7c:	6819      	ldreq	r1, [r3, #0]
 8006f7e:	685b      	ldreq	r3, [r3, #4]
 8006f80:	1809      	addeq	r1, r1, r0
 8006f82:	6021      	streq	r1, [r4, #0]
 8006f84:	e7ed      	b.n	8006f62 <_free_r+0x1e>
 8006f86:	461a      	mov	r2, r3
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	b10b      	cbz	r3, 8006f90 <_free_r+0x4c>
 8006f8c:	42a3      	cmp	r3, r4
 8006f8e:	d9fa      	bls.n	8006f86 <_free_r+0x42>
 8006f90:	6811      	ldr	r1, [r2, #0]
 8006f92:	1850      	adds	r0, r2, r1
 8006f94:	42a0      	cmp	r0, r4
 8006f96:	d10b      	bne.n	8006fb0 <_free_r+0x6c>
 8006f98:	6820      	ldr	r0, [r4, #0]
 8006f9a:	4401      	add	r1, r0
 8006f9c:	1850      	adds	r0, r2, r1
 8006f9e:	4283      	cmp	r3, r0
 8006fa0:	6011      	str	r1, [r2, #0]
 8006fa2:	d1e0      	bne.n	8006f66 <_free_r+0x22>
 8006fa4:	6818      	ldr	r0, [r3, #0]
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	6053      	str	r3, [r2, #4]
 8006faa:	4408      	add	r0, r1
 8006fac:	6010      	str	r0, [r2, #0]
 8006fae:	e7da      	b.n	8006f66 <_free_r+0x22>
 8006fb0:	d902      	bls.n	8006fb8 <_free_r+0x74>
 8006fb2:	230c      	movs	r3, #12
 8006fb4:	602b      	str	r3, [r5, #0]
 8006fb6:	e7d6      	b.n	8006f66 <_free_r+0x22>
 8006fb8:	6820      	ldr	r0, [r4, #0]
 8006fba:	1821      	adds	r1, r4, r0
 8006fbc:	428b      	cmp	r3, r1
 8006fbe:	bf04      	itt	eq
 8006fc0:	6819      	ldreq	r1, [r3, #0]
 8006fc2:	685b      	ldreq	r3, [r3, #4]
 8006fc4:	6063      	str	r3, [r4, #4]
 8006fc6:	bf04      	itt	eq
 8006fc8:	1809      	addeq	r1, r1, r0
 8006fca:	6021      	streq	r1, [r4, #0]
 8006fcc:	6054      	str	r4, [r2, #4]
 8006fce:	e7ca      	b.n	8006f66 <_free_r+0x22>
 8006fd0:	bd38      	pop	{r3, r4, r5, pc}
 8006fd2:	bf00      	nop
 8006fd4:	20004c44 	.word	0x20004c44

08006fd8 <__sfputc_r>:
 8006fd8:	6893      	ldr	r3, [r2, #8]
 8006fda:	3b01      	subs	r3, #1
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	b410      	push	{r4}
 8006fe0:	6093      	str	r3, [r2, #8]
 8006fe2:	da08      	bge.n	8006ff6 <__sfputc_r+0x1e>
 8006fe4:	6994      	ldr	r4, [r2, #24]
 8006fe6:	42a3      	cmp	r3, r4
 8006fe8:	db01      	blt.n	8006fee <__sfputc_r+0x16>
 8006fea:	290a      	cmp	r1, #10
 8006fec:	d103      	bne.n	8006ff6 <__sfputc_r+0x1e>
 8006fee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ff2:	f000 bac1 	b.w	8007578 <__swbuf_r>
 8006ff6:	6813      	ldr	r3, [r2, #0]
 8006ff8:	1c58      	adds	r0, r3, #1
 8006ffa:	6010      	str	r0, [r2, #0]
 8006ffc:	7019      	strb	r1, [r3, #0]
 8006ffe:	4608      	mov	r0, r1
 8007000:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007004:	4770      	bx	lr

08007006 <__sfputs_r>:
 8007006:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007008:	4606      	mov	r6, r0
 800700a:	460f      	mov	r7, r1
 800700c:	4614      	mov	r4, r2
 800700e:	18d5      	adds	r5, r2, r3
 8007010:	42ac      	cmp	r4, r5
 8007012:	d101      	bne.n	8007018 <__sfputs_r+0x12>
 8007014:	2000      	movs	r0, #0
 8007016:	e007      	b.n	8007028 <__sfputs_r+0x22>
 8007018:	f814 1b01 	ldrb.w	r1, [r4], #1
 800701c:	463a      	mov	r2, r7
 800701e:	4630      	mov	r0, r6
 8007020:	f7ff ffda 	bl	8006fd8 <__sfputc_r>
 8007024:	1c43      	adds	r3, r0, #1
 8007026:	d1f3      	bne.n	8007010 <__sfputs_r+0xa>
 8007028:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800702c <_vfiprintf_r>:
 800702c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007030:	460d      	mov	r5, r1
 8007032:	b09d      	sub	sp, #116	@ 0x74
 8007034:	4614      	mov	r4, r2
 8007036:	4698      	mov	r8, r3
 8007038:	4606      	mov	r6, r0
 800703a:	b118      	cbz	r0, 8007044 <_vfiprintf_r+0x18>
 800703c:	6a03      	ldr	r3, [r0, #32]
 800703e:	b90b      	cbnz	r3, 8007044 <_vfiprintf_r+0x18>
 8007040:	f7ff fddc 	bl	8006bfc <__sinit>
 8007044:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007046:	07d9      	lsls	r1, r3, #31
 8007048:	d405      	bmi.n	8007056 <_vfiprintf_r+0x2a>
 800704a:	89ab      	ldrh	r3, [r5, #12]
 800704c:	059a      	lsls	r2, r3, #22
 800704e:	d402      	bmi.n	8007056 <_vfiprintf_r+0x2a>
 8007050:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007052:	f7fa f9c1 	bl	80013d8 <__retarget_lock_acquire_recursive>
 8007056:	89ab      	ldrh	r3, [r5, #12]
 8007058:	071b      	lsls	r3, r3, #28
 800705a:	d501      	bpl.n	8007060 <_vfiprintf_r+0x34>
 800705c:	692b      	ldr	r3, [r5, #16]
 800705e:	b99b      	cbnz	r3, 8007088 <_vfiprintf_r+0x5c>
 8007060:	4629      	mov	r1, r5
 8007062:	4630      	mov	r0, r6
 8007064:	f000 fac6 	bl	80075f4 <__swsetup_r>
 8007068:	b170      	cbz	r0, 8007088 <_vfiprintf_r+0x5c>
 800706a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800706c:	07dc      	lsls	r4, r3, #31
 800706e:	d504      	bpl.n	800707a <_vfiprintf_r+0x4e>
 8007070:	f04f 30ff 	mov.w	r0, #4294967295
 8007074:	b01d      	add	sp, #116	@ 0x74
 8007076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800707a:	89ab      	ldrh	r3, [r5, #12]
 800707c:	0598      	lsls	r0, r3, #22
 800707e:	d4f7      	bmi.n	8007070 <_vfiprintf_r+0x44>
 8007080:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007082:	f7fa f9be 	bl	8001402 <__retarget_lock_release_recursive>
 8007086:	e7f3      	b.n	8007070 <_vfiprintf_r+0x44>
 8007088:	2300      	movs	r3, #0
 800708a:	9309      	str	r3, [sp, #36]	@ 0x24
 800708c:	2320      	movs	r3, #32
 800708e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007092:	f8cd 800c 	str.w	r8, [sp, #12]
 8007096:	2330      	movs	r3, #48	@ 0x30
 8007098:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007248 <_vfiprintf_r+0x21c>
 800709c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80070a0:	f04f 0901 	mov.w	r9, #1
 80070a4:	4623      	mov	r3, r4
 80070a6:	469a      	mov	sl, r3
 80070a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070ac:	b10a      	cbz	r2, 80070b2 <_vfiprintf_r+0x86>
 80070ae:	2a25      	cmp	r2, #37	@ 0x25
 80070b0:	d1f9      	bne.n	80070a6 <_vfiprintf_r+0x7a>
 80070b2:	ebba 0b04 	subs.w	fp, sl, r4
 80070b6:	d00b      	beq.n	80070d0 <_vfiprintf_r+0xa4>
 80070b8:	465b      	mov	r3, fp
 80070ba:	4622      	mov	r2, r4
 80070bc:	4629      	mov	r1, r5
 80070be:	4630      	mov	r0, r6
 80070c0:	f7ff ffa1 	bl	8007006 <__sfputs_r>
 80070c4:	3001      	adds	r0, #1
 80070c6:	f000 80a7 	beq.w	8007218 <_vfiprintf_r+0x1ec>
 80070ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070cc:	445a      	add	r2, fp
 80070ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80070d0:	f89a 3000 	ldrb.w	r3, [sl]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	f000 809f 	beq.w	8007218 <_vfiprintf_r+0x1ec>
 80070da:	2300      	movs	r3, #0
 80070dc:	f04f 32ff 	mov.w	r2, #4294967295
 80070e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070e4:	f10a 0a01 	add.w	sl, sl, #1
 80070e8:	9304      	str	r3, [sp, #16]
 80070ea:	9307      	str	r3, [sp, #28]
 80070ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80070f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80070f2:	4654      	mov	r4, sl
 80070f4:	2205      	movs	r2, #5
 80070f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070fa:	4853      	ldr	r0, [pc, #332]	@ (8007248 <_vfiprintf_r+0x21c>)
 80070fc:	f7f9 f878 	bl	80001f0 <memchr>
 8007100:	9a04      	ldr	r2, [sp, #16]
 8007102:	b9d8      	cbnz	r0, 800713c <_vfiprintf_r+0x110>
 8007104:	06d1      	lsls	r1, r2, #27
 8007106:	bf44      	itt	mi
 8007108:	2320      	movmi	r3, #32
 800710a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800710e:	0713      	lsls	r3, r2, #28
 8007110:	bf44      	itt	mi
 8007112:	232b      	movmi	r3, #43	@ 0x2b
 8007114:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007118:	f89a 3000 	ldrb.w	r3, [sl]
 800711c:	2b2a      	cmp	r3, #42	@ 0x2a
 800711e:	d015      	beq.n	800714c <_vfiprintf_r+0x120>
 8007120:	9a07      	ldr	r2, [sp, #28]
 8007122:	4654      	mov	r4, sl
 8007124:	2000      	movs	r0, #0
 8007126:	f04f 0c0a 	mov.w	ip, #10
 800712a:	4621      	mov	r1, r4
 800712c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007130:	3b30      	subs	r3, #48	@ 0x30
 8007132:	2b09      	cmp	r3, #9
 8007134:	d94b      	bls.n	80071ce <_vfiprintf_r+0x1a2>
 8007136:	b1b0      	cbz	r0, 8007166 <_vfiprintf_r+0x13a>
 8007138:	9207      	str	r2, [sp, #28]
 800713a:	e014      	b.n	8007166 <_vfiprintf_r+0x13a>
 800713c:	eba0 0308 	sub.w	r3, r0, r8
 8007140:	fa09 f303 	lsl.w	r3, r9, r3
 8007144:	4313      	orrs	r3, r2
 8007146:	9304      	str	r3, [sp, #16]
 8007148:	46a2      	mov	sl, r4
 800714a:	e7d2      	b.n	80070f2 <_vfiprintf_r+0xc6>
 800714c:	9b03      	ldr	r3, [sp, #12]
 800714e:	1d19      	adds	r1, r3, #4
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	9103      	str	r1, [sp, #12]
 8007154:	2b00      	cmp	r3, #0
 8007156:	bfbb      	ittet	lt
 8007158:	425b      	neglt	r3, r3
 800715a:	f042 0202 	orrlt.w	r2, r2, #2
 800715e:	9307      	strge	r3, [sp, #28]
 8007160:	9307      	strlt	r3, [sp, #28]
 8007162:	bfb8      	it	lt
 8007164:	9204      	strlt	r2, [sp, #16]
 8007166:	7823      	ldrb	r3, [r4, #0]
 8007168:	2b2e      	cmp	r3, #46	@ 0x2e
 800716a:	d10a      	bne.n	8007182 <_vfiprintf_r+0x156>
 800716c:	7863      	ldrb	r3, [r4, #1]
 800716e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007170:	d132      	bne.n	80071d8 <_vfiprintf_r+0x1ac>
 8007172:	9b03      	ldr	r3, [sp, #12]
 8007174:	1d1a      	adds	r2, r3, #4
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	9203      	str	r2, [sp, #12]
 800717a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800717e:	3402      	adds	r4, #2
 8007180:	9305      	str	r3, [sp, #20]
 8007182:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007258 <_vfiprintf_r+0x22c>
 8007186:	7821      	ldrb	r1, [r4, #0]
 8007188:	2203      	movs	r2, #3
 800718a:	4650      	mov	r0, sl
 800718c:	f7f9 f830 	bl	80001f0 <memchr>
 8007190:	b138      	cbz	r0, 80071a2 <_vfiprintf_r+0x176>
 8007192:	9b04      	ldr	r3, [sp, #16]
 8007194:	eba0 000a 	sub.w	r0, r0, sl
 8007198:	2240      	movs	r2, #64	@ 0x40
 800719a:	4082      	lsls	r2, r0
 800719c:	4313      	orrs	r3, r2
 800719e:	3401      	adds	r4, #1
 80071a0:	9304      	str	r3, [sp, #16]
 80071a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071a6:	4829      	ldr	r0, [pc, #164]	@ (800724c <_vfiprintf_r+0x220>)
 80071a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80071ac:	2206      	movs	r2, #6
 80071ae:	f7f9 f81f 	bl	80001f0 <memchr>
 80071b2:	2800      	cmp	r0, #0
 80071b4:	d03f      	beq.n	8007236 <_vfiprintf_r+0x20a>
 80071b6:	4b26      	ldr	r3, [pc, #152]	@ (8007250 <_vfiprintf_r+0x224>)
 80071b8:	bb1b      	cbnz	r3, 8007202 <_vfiprintf_r+0x1d6>
 80071ba:	9b03      	ldr	r3, [sp, #12]
 80071bc:	3307      	adds	r3, #7
 80071be:	f023 0307 	bic.w	r3, r3, #7
 80071c2:	3308      	adds	r3, #8
 80071c4:	9303      	str	r3, [sp, #12]
 80071c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071c8:	443b      	add	r3, r7
 80071ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80071cc:	e76a      	b.n	80070a4 <_vfiprintf_r+0x78>
 80071ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80071d2:	460c      	mov	r4, r1
 80071d4:	2001      	movs	r0, #1
 80071d6:	e7a8      	b.n	800712a <_vfiprintf_r+0xfe>
 80071d8:	2300      	movs	r3, #0
 80071da:	3401      	adds	r4, #1
 80071dc:	9305      	str	r3, [sp, #20]
 80071de:	4619      	mov	r1, r3
 80071e0:	f04f 0c0a 	mov.w	ip, #10
 80071e4:	4620      	mov	r0, r4
 80071e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071ea:	3a30      	subs	r2, #48	@ 0x30
 80071ec:	2a09      	cmp	r2, #9
 80071ee:	d903      	bls.n	80071f8 <_vfiprintf_r+0x1cc>
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d0c6      	beq.n	8007182 <_vfiprintf_r+0x156>
 80071f4:	9105      	str	r1, [sp, #20]
 80071f6:	e7c4      	b.n	8007182 <_vfiprintf_r+0x156>
 80071f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80071fc:	4604      	mov	r4, r0
 80071fe:	2301      	movs	r3, #1
 8007200:	e7f0      	b.n	80071e4 <_vfiprintf_r+0x1b8>
 8007202:	ab03      	add	r3, sp, #12
 8007204:	9300      	str	r3, [sp, #0]
 8007206:	462a      	mov	r2, r5
 8007208:	4b12      	ldr	r3, [pc, #72]	@ (8007254 <_vfiprintf_r+0x228>)
 800720a:	a904      	add	r1, sp, #16
 800720c:	4630      	mov	r0, r6
 800720e:	f3af 8000 	nop.w
 8007212:	4607      	mov	r7, r0
 8007214:	1c78      	adds	r0, r7, #1
 8007216:	d1d6      	bne.n	80071c6 <_vfiprintf_r+0x19a>
 8007218:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800721a:	07d9      	lsls	r1, r3, #31
 800721c:	d405      	bmi.n	800722a <_vfiprintf_r+0x1fe>
 800721e:	89ab      	ldrh	r3, [r5, #12]
 8007220:	059a      	lsls	r2, r3, #22
 8007222:	d402      	bmi.n	800722a <_vfiprintf_r+0x1fe>
 8007224:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007226:	f7fa f8ec 	bl	8001402 <__retarget_lock_release_recursive>
 800722a:	89ab      	ldrh	r3, [r5, #12]
 800722c:	065b      	lsls	r3, r3, #25
 800722e:	f53f af1f 	bmi.w	8007070 <_vfiprintf_r+0x44>
 8007232:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007234:	e71e      	b.n	8007074 <_vfiprintf_r+0x48>
 8007236:	ab03      	add	r3, sp, #12
 8007238:	9300      	str	r3, [sp, #0]
 800723a:	462a      	mov	r2, r5
 800723c:	4b05      	ldr	r3, [pc, #20]	@ (8007254 <_vfiprintf_r+0x228>)
 800723e:	a904      	add	r1, sp, #16
 8007240:	4630      	mov	r0, r6
 8007242:	f000 f879 	bl	8007338 <_printf_i>
 8007246:	e7e4      	b.n	8007212 <_vfiprintf_r+0x1e6>
 8007248:	08007b9e 	.word	0x08007b9e
 800724c:	08007ba8 	.word	0x08007ba8
 8007250:	00000000 	.word	0x00000000
 8007254:	08007007 	.word	0x08007007
 8007258:	08007ba4 	.word	0x08007ba4

0800725c <_printf_common>:
 800725c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007260:	4616      	mov	r6, r2
 8007262:	4698      	mov	r8, r3
 8007264:	688a      	ldr	r2, [r1, #8]
 8007266:	690b      	ldr	r3, [r1, #16]
 8007268:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800726c:	4293      	cmp	r3, r2
 800726e:	bfb8      	it	lt
 8007270:	4613      	movlt	r3, r2
 8007272:	6033      	str	r3, [r6, #0]
 8007274:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007278:	4607      	mov	r7, r0
 800727a:	460c      	mov	r4, r1
 800727c:	b10a      	cbz	r2, 8007282 <_printf_common+0x26>
 800727e:	3301      	adds	r3, #1
 8007280:	6033      	str	r3, [r6, #0]
 8007282:	6823      	ldr	r3, [r4, #0]
 8007284:	0699      	lsls	r1, r3, #26
 8007286:	bf42      	ittt	mi
 8007288:	6833      	ldrmi	r3, [r6, #0]
 800728a:	3302      	addmi	r3, #2
 800728c:	6033      	strmi	r3, [r6, #0]
 800728e:	6825      	ldr	r5, [r4, #0]
 8007290:	f015 0506 	ands.w	r5, r5, #6
 8007294:	d106      	bne.n	80072a4 <_printf_common+0x48>
 8007296:	f104 0a19 	add.w	sl, r4, #25
 800729a:	68e3      	ldr	r3, [r4, #12]
 800729c:	6832      	ldr	r2, [r6, #0]
 800729e:	1a9b      	subs	r3, r3, r2
 80072a0:	42ab      	cmp	r3, r5
 80072a2:	dc26      	bgt.n	80072f2 <_printf_common+0x96>
 80072a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80072a8:	6822      	ldr	r2, [r4, #0]
 80072aa:	3b00      	subs	r3, #0
 80072ac:	bf18      	it	ne
 80072ae:	2301      	movne	r3, #1
 80072b0:	0692      	lsls	r2, r2, #26
 80072b2:	d42b      	bmi.n	800730c <_printf_common+0xb0>
 80072b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80072b8:	4641      	mov	r1, r8
 80072ba:	4638      	mov	r0, r7
 80072bc:	47c8      	blx	r9
 80072be:	3001      	adds	r0, #1
 80072c0:	d01e      	beq.n	8007300 <_printf_common+0xa4>
 80072c2:	6823      	ldr	r3, [r4, #0]
 80072c4:	6922      	ldr	r2, [r4, #16]
 80072c6:	f003 0306 	and.w	r3, r3, #6
 80072ca:	2b04      	cmp	r3, #4
 80072cc:	bf02      	ittt	eq
 80072ce:	68e5      	ldreq	r5, [r4, #12]
 80072d0:	6833      	ldreq	r3, [r6, #0]
 80072d2:	1aed      	subeq	r5, r5, r3
 80072d4:	68a3      	ldr	r3, [r4, #8]
 80072d6:	bf0c      	ite	eq
 80072d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072dc:	2500      	movne	r5, #0
 80072de:	4293      	cmp	r3, r2
 80072e0:	bfc4      	itt	gt
 80072e2:	1a9b      	subgt	r3, r3, r2
 80072e4:	18ed      	addgt	r5, r5, r3
 80072e6:	2600      	movs	r6, #0
 80072e8:	341a      	adds	r4, #26
 80072ea:	42b5      	cmp	r5, r6
 80072ec:	d11a      	bne.n	8007324 <_printf_common+0xc8>
 80072ee:	2000      	movs	r0, #0
 80072f0:	e008      	b.n	8007304 <_printf_common+0xa8>
 80072f2:	2301      	movs	r3, #1
 80072f4:	4652      	mov	r2, sl
 80072f6:	4641      	mov	r1, r8
 80072f8:	4638      	mov	r0, r7
 80072fa:	47c8      	blx	r9
 80072fc:	3001      	adds	r0, #1
 80072fe:	d103      	bne.n	8007308 <_printf_common+0xac>
 8007300:	f04f 30ff 	mov.w	r0, #4294967295
 8007304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007308:	3501      	adds	r5, #1
 800730a:	e7c6      	b.n	800729a <_printf_common+0x3e>
 800730c:	18e1      	adds	r1, r4, r3
 800730e:	1c5a      	adds	r2, r3, #1
 8007310:	2030      	movs	r0, #48	@ 0x30
 8007312:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007316:	4422      	add	r2, r4
 8007318:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800731c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007320:	3302      	adds	r3, #2
 8007322:	e7c7      	b.n	80072b4 <_printf_common+0x58>
 8007324:	2301      	movs	r3, #1
 8007326:	4622      	mov	r2, r4
 8007328:	4641      	mov	r1, r8
 800732a:	4638      	mov	r0, r7
 800732c:	47c8      	blx	r9
 800732e:	3001      	adds	r0, #1
 8007330:	d0e6      	beq.n	8007300 <_printf_common+0xa4>
 8007332:	3601      	adds	r6, #1
 8007334:	e7d9      	b.n	80072ea <_printf_common+0x8e>
	...

08007338 <_printf_i>:
 8007338:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800733c:	7e0f      	ldrb	r7, [r1, #24]
 800733e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007340:	2f78      	cmp	r7, #120	@ 0x78
 8007342:	4691      	mov	r9, r2
 8007344:	4680      	mov	r8, r0
 8007346:	460c      	mov	r4, r1
 8007348:	469a      	mov	sl, r3
 800734a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800734e:	d807      	bhi.n	8007360 <_printf_i+0x28>
 8007350:	2f62      	cmp	r7, #98	@ 0x62
 8007352:	d80a      	bhi.n	800736a <_printf_i+0x32>
 8007354:	2f00      	cmp	r7, #0
 8007356:	f000 80d2 	beq.w	80074fe <_printf_i+0x1c6>
 800735a:	2f58      	cmp	r7, #88	@ 0x58
 800735c:	f000 80b9 	beq.w	80074d2 <_printf_i+0x19a>
 8007360:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007364:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007368:	e03a      	b.n	80073e0 <_printf_i+0xa8>
 800736a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800736e:	2b15      	cmp	r3, #21
 8007370:	d8f6      	bhi.n	8007360 <_printf_i+0x28>
 8007372:	a101      	add	r1, pc, #4	@ (adr r1, 8007378 <_printf_i+0x40>)
 8007374:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007378:	080073d1 	.word	0x080073d1
 800737c:	080073e5 	.word	0x080073e5
 8007380:	08007361 	.word	0x08007361
 8007384:	08007361 	.word	0x08007361
 8007388:	08007361 	.word	0x08007361
 800738c:	08007361 	.word	0x08007361
 8007390:	080073e5 	.word	0x080073e5
 8007394:	08007361 	.word	0x08007361
 8007398:	08007361 	.word	0x08007361
 800739c:	08007361 	.word	0x08007361
 80073a0:	08007361 	.word	0x08007361
 80073a4:	080074e5 	.word	0x080074e5
 80073a8:	0800740f 	.word	0x0800740f
 80073ac:	0800749f 	.word	0x0800749f
 80073b0:	08007361 	.word	0x08007361
 80073b4:	08007361 	.word	0x08007361
 80073b8:	08007507 	.word	0x08007507
 80073bc:	08007361 	.word	0x08007361
 80073c0:	0800740f 	.word	0x0800740f
 80073c4:	08007361 	.word	0x08007361
 80073c8:	08007361 	.word	0x08007361
 80073cc:	080074a7 	.word	0x080074a7
 80073d0:	6833      	ldr	r3, [r6, #0]
 80073d2:	1d1a      	adds	r2, r3, #4
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	6032      	str	r2, [r6, #0]
 80073d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80073e0:	2301      	movs	r3, #1
 80073e2:	e09d      	b.n	8007520 <_printf_i+0x1e8>
 80073e4:	6833      	ldr	r3, [r6, #0]
 80073e6:	6820      	ldr	r0, [r4, #0]
 80073e8:	1d19      	adds	r1, r3, #4
 80073ea:	6031      	str	r1, [r6, #0]
 80073ec:	0606      	lsls	r6, r0, #24
 80073ee:	d501      	bpl.n	80073f4 <_printf_i+0xbc>
 80073f0:	681d      	ldr	r5, [r3, #0]
 80073f2:	e003      	b.n	80073fc <_printf_i+0xc4>
 80073f4:	0645      	lsls	r5, r0, #25
 80073f6:	d5fb      	bpl.n	80073f0 <_printf_i+0xb8>
 80073f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80073fc:	2d00      	cmp	r5, #0
 80073fe:	da03      	bge.n	8007408 <_printf_i+0xd0>
 8007400:	232d      	movs	r3, #45	@ 0x2d
 8007402:	426d      	negs	r5, r5
 8007404:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007408:	4859      	ldr	r0, [pc, #356]	@ (8007570 <_printf_i+0x238>)
 800740a:	230a      	movs	r3, #10
 800740c:	e011      	b.n	8007432 <_printf_i+0xfa>
 800740e:	6821      	ldr	r1, [r4, #0]
 8007410:	6833      	ldr	r3, [r6, #0]
 8007412:	0608      	lsls	r0, r1, #24
 8007414:	f853 5b04 	ldr.w	r5, [r3], #4
 8007418:	d402      	bmi.n	8007420 <_printf_i+0xe8>
 800741a:	0649      	lsls	r1, r1, #25
 800741c:	bf48      	it	mi
 800741e:	b2ad      	uxthmi	r5, r5
 8007420:	2f6f      	cmp	r7, #111	@ 0x6f
 8007422:	4853      	ldr	r0, [pc, #332]	@ (8007570 <_printf_i+0x238>)
 8007424:	6033      	str	r3, [r6, #0]
 8007426:	bf14      	ite	ne
 8007428:	230a      	movne	r3, #10
 800742a:	2308      	moveq	r3, #8
 800742c:	2100      	movs	r1, #0
 800742e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007432:	6866      	ldr	r6, [r4, #4]
 8007434:	60a6      	str	r6, [r4, #8]
 8007436:	2e00      	cmp	r6, #0
 8007438:	bfa2      	ittt	ge
 800743a:	6821      	ldrge	r1, [r4, #0]
 800743c:	f021 0104 	bicge.w	r1, r1, #4
 8007440:	6021      	strge	r1, [r4, #0]
 8007442:	b90d      	cbnz	r5, 8007448 <_printf_i+0x110>
 8007444:	2e00      	cmp	r6, #0
 8007446:	d04b      	beq.n	80074e0 <_printf_i+0x1a8>
 8007448:	4616      	mov	r6, r2
 800744a:	fbb5 f1f3 	udiv	r1, r5, r3
 800744e:	fb03 5711 	mls	r7, r3, r1, r5
 8007452:	5dc7      	ldrb	r7, [r0, r7]
 8007454:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007458:	462f      	mov	r7, r5
 800745a:	42bb      	cmp	r3, r7
 800745c:	460d      	mov	r5, r1
 800745e:	d9f4      	bls.n	800744a <_printf_i+0x112>
 8007460:	2b08      	cmp	r3, #8
 8007462:	d10b      	bne.n	800747c <_printf_i+0x144>
 8007464:	6823      	ldr	r3, [r4, #0]
 8007466:	07df      	lsls	r7, r3, #31
 8007468:	d508      	bpl.n	800747c <_printf_i+0x144>
 800746a:	6923      	ldr	r3, [r4, #16]
 800746c:	6861      	ldr	r1, [r4, #4]
 800746e:	4299      	cmp	r1, r3
 8007470:	bfde      	ittt	le
 8007472:	2330      	movle	r3, #48	@ 0x30
 8007474:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007478:	f106 36ff 	addle.w	r6, r6, #4294967295
 800747c:	1b92      	subs	r2, r2, r6
 800747e:	6122      	str	r2, [r4, #16]
 8007480:	f8cd a000 	str.w	sl, [sp]
 8007484:	464b      	mov	r3, r9
 8007486:	aa03      	add	r2, sp, #12
 8007488:	4621      	mov	r1, r4
 800748a:	4640      	mov	r0, r8
 800748c:	f7ff fee6 	bl	800725c <_printf_common>
 8007490:	3001      	adds	r0, #1
 8007492:	d14a      	bne.n	800752a <_printf_i+0x1f2>
 8007494:	f04f 30ff 	mov.w	r0, #4294967295
 8007498:	b004      	add	sp, #16
 800749a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800749e:	6823      	ldr	r3, [r4, #0]
 80074a0:	f043 0320 	orr.w	r3, r3, #32
 80074a4:	6023      	str	r3, [r4, #0]
 80074a6:	4833      	ldr	r0, [pc, #204]	@ (8007574 <_printf_i+0x23c>)
 80074a8:	2778      	movs	r7, #120	@ 0x78
 80074aa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80074ae:	6823      	ldr	r3, [r4, #0]
 80074b0:	6831      	ldr	r1, [r6, #0]
 80074b2:	061f      	lsls	r7, r3, #24
 80074b4:	f851 5b04 	ldr.w	r5, [r1], #4
 80074b8:	d402      	bmi.n	80074c0 <_printf_i+0x188>
 80074ba:	065f      	lsls	r7, r3, #25
 80074bc:	bf48      	it	mi
 80074be:	b2ad      	uxthmi	r5, r5
 80074c0:	6031      	str	r1, [r6, #0]
 80074c2:	07d9      	lsls	r1, r3, #31
 80074c4:	bf44      	itt	mi
 80074c6:	f043 0320 	orrmi.w	r3, r3, #32
 80074ca:	6023      	strmi	r3, [r4, #0]
 80074cc:	b11d      	cbz	r5, 80074d6 <_printf_i+0x19e>
 80074ce:	2310      	movs	r3, #16
 80074d0:	e7ac      	b.n	800742c <_printf_i+0xf4>
 80074d2:	4827      	ldr	r0, [pc, #156]	@ (8007570 <_printf_i+0x238>)
 80074d4:	e7e9      	b.n	80074aa <_printf_i+0x172>
 80074d6:	6823      	ldr	r3, [r4, #0]
 80074d8:	f023 0320 	bic.w	r3, r3, #32
 80074dc:	6023      	str	r3, [r4, #0]
 80074de:	e7f6      	b.n	80074ce <_printf_i+0x196>
 80074e0:	4616      	mov	r6, r2
 80074e2:	e7bd      	b.n	8007460 <_printf_i+0x128>
 80074e4:	6833      	ldr	r3, [r6, #0]
 80074e6:	6825      	ldr	r5, [r4, #0]
 80074e8:	6961      	ldr	r1, [r4, #20]
 80074ea:	1d18      	adds	r0, r3, #4
 80074ec:	6030      	str	r0, [r6, #0]
 80074ee:	062e      	lsls	r6, r5, #24
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	d501      	bpl.n	80074f8 <_printf_i+0x1c0>
 80074f4:	6019      	str	r1, [r3, #0]
 80074f6:	e002      	b.n	80074fe <_printf_i+0x1c6>
 80074f8:	0668      	lsls	r0, r5, #25
 80074fa:	d5fb      	bpl.n	80074f4 <_printf_i+0x1bc>
 80074fc:	8019      	strh	r1, [r3, #0]
 80074fe:	2300      	movs	r3, #0
 8007500:	6123      	str	r3, [r4, #16]
 8007502:	4616      	mov	r6, r2
 8007504:	e7bc      	b.n	8007480 <_printf_i+0x148>
 8007506:	6833      	ldr	r3, [r6, #0]
 8007508:	1d1a      	adds	r2, r3, #4
 800750a:	6032      	str	r2, [r6, #0]
 800750c:	681e      	ldr	r6, [r3, #0]
 800750e:	6862      	ldr	r2, [r4, #4]
 8007510:	2100      	movs	r1, #0
 8007512:	4630      	mov	r0, r6
 8007514:	f7f8 fe6c 	bl	80001f0 <memchr>
 8007518:	b108      	cbz	r0, 800751e <_printf_i+0x1e6>
 800751a:	1b80      	subs	r0, r0, r6
 800751c:	6060      	str	r0, [r4, #4]
 800751e:	6863      	ldr	r3, [r4, #4]
 8007520:	6123      	str	r3, [r4, #16]
 8007522:	2300      	movs	r3, #0
 8007524:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007528:	e7aa      	b.n	8007480 <_printf_i+0x148>
 800752a:	6923      	ldr	r3, [r4, #16]
 800752c:	4632      	mov	r2, r6
 800752e:	4649      	mov	r1, r9
 8007530:	4640      	mov	r0, r8
 8007532:	47d0      	blx	sl
 8007534:	3001      	adds	r0, #1
 8007536:	d0ad      	beq.n	8007494 <_printf_i+0x15c>
 8007538:	6823      	ldr	r3, [r4, #0]
 800753a:	079b      	lsls	r3, r3, #30
 800753c:	d413      	bmi.n	8007566 <_printf_i+0x22e>
 800753e:	68e0      	ldr	r0, [r4, #12]
 8007540:	9b03      	ldr	r3, [sp, #12]
 8007542:	4298      	cmp	r0, r3
 8007544:	bfb8      	it	lt
 8007546:	4618      	movlt	r0, r3
 8007548:	e7a6      	b.n	8007498 <_printf_i+0x160>
 800754a:	2301      	movs	r3, #1
 800754c:	4632      	mov	r2, r6
 800754e:	4649      	mov	r1, r9
 8007550:	4640      	mov	r0, r8
 8007552:	47d0      	blx	sl
 8007554:	3001      	adds	r0, #1
 8007556:	d09d      	beq.n	8007494 <_printf_i+0x15c>
 8007558:	3501      	adds	r5, #1
 800755a:	68e3      	ldr	r3, [r4, #12]
 800755c:	9903      	ldr	r1, [sp, #12]
 800755e:	1a5b      	subs	r3, r3, r1
 8007560:	42ab      	cmp	r3, r5
 8007562:	dcf2      	bgt.n	800754a <_printf_i+0x212>
 8007564:	e7eb      	b.n	800753e <_printf_i+0x206>
 8007566:	2500      	movs	r5, #0
 8007568:	f104 0619 	add.w	r6, r4, #25
 800756c:	e7f5      	b.n	800755a <_printf_i+0x222>
 800756e:	bf00      	nop
 8007570:	08007baf 	.word	0x08007baf
 8007574:	08007bc0 	.word	0x08007bc0

08007578 <__swbuf_r>:
 8007578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800757a:	460e      	mov	r6, r1
 800757c:	4614      	mov	r4, r2
 800757e:	4605      	mov	r5, r0
 8007580:	b118      	cbz	r0, 800758a <__swbuf_r+0x12>
 8007582:	6a03      	ldr	r3, [r0, #32]
 8007584:	b90b      	cbnz	r3, 800758a <__swbuf_r+0x12>
 8007586:	f7ff fb39 	bl	8006bfc <__sinit>
 800758a:	69a3      	ldr	r3, [r4, #24]
 800758c:	60a3      	str	r3, [r4, #8]
 800758e:	89a3      	ldrh	r3, [r4, #12]
 8007590:	071a      	lsls	r2, r3, #28
 8007592:	d501      	bpl.n	8007598 <__swbuf_r+0x20>
 8007594:	6923      	ldr	r3, [r4, #16]
 8007596:	b943      	cbnz	r3, 80075aa <__swbuf_r+0x32>
 8007598:	4621      	mov	r1, r4
 800759a:	4628      	mov	r0, r5
 800759c:	f000 f82a 	bl	80075f4 <__swsetup_r>
 80075a0:	b118      	cbz	r0, 80075aa <__swbuf_r+0x32>
 80075a2:	f04f 37ff 	mov.w	r7, #4294967295
 80075a6:	4638      	mov	r0, r7
 80075a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075aa:	6823      	ldr	r3, [r4, #0]
 80075ac:	6922      	ldr	r2, [r4, #16]
 80075ae:	1a98      	subs	r0, r3, r2
 80075b0:	6963      	ldr	r3, [r4, #20]
 80075b2:	b2f6      	uxtb	r6, r6
 80075b4:	4283      	cmp	r3, r0
 80075b6:	4637      	mov	r7, r6
 80075b8:	dc05      	bgt.n	80075c6 <__swbuf_r+0x4e>
 80075ba:	4621      	mov	r1, r4
 80075bc:	4628      	mov	r0, r5
 80075be:	f7ff fa55 	bl	8006a6c <_fflush_r>
 80075c2:	2800      	cmp	r0, #0
 80075c4:	d1ed      	bne.n	80075a2 <__swbuf_r+0x2a>
 80075c6:	68a3      	ldr	r3, [r4, #8]
 80075c8:	3b01      	subs	r3, #1
 80075ca:	60a3      	str	r3, [r4, #8]
 80075cc:	6823      	ldr	r3, [r4, #0]
 80075ce:	1c5a      	adds	r2, r3, #1
 80075d0:	6022      	str	r2, [r4, #0]
 80075d2:	701e      	strb	r6, [r3, #0]
 80075d4:	6962      	ldr	r2, [r4, #20]
 80075d6:	1c43      	adds	r3, r0, #1
 80075d8:	429a      	cmp	r2, r3
 80075da:	d004      	beq.n	80075e6 <__swbuf_r+0x6e>
 80075dc:	89a3      	ldrh	r3, [r4, #12]
 80075de:	07db      	lsls	r3, r3, #31
 80075e0:	d5e1      	bpl.n	80075a6 <__swbuf_r+0x2e>
 80075e2:	2e0a      	cmp	r6, #10
 80075e4:	d1df      	bne.n	80075a6 <__swbuf_r+0x2e>
 80075e6:	4621      	mov	r1, r4
 80075e8:	4628      	mov	r0, r5
 80075ea:	f7ff fa3f 	bl	8006a6c <_fflush_r>
 80075ee:	2800      	cmp	r0, #0
 80075f0:	d0d9      	beq.n	80075a6 <__swbuf_r+0x2e>
 80075f2:	e7d6      	b.n	80075a2 <__swbuf_r+0x2a>

080075f4 <__swsetup_r>:
 80075f4:	b538      	push	{r3, r4, r5, lr}
 80075f6:	4b29      	ldr	r3, [pc, #164]	@ (800769c <__swsetup_r+0xa8>)
 80075f8:	4605      	mov	r5, r0
 80075fa:	6818      	ldr	r0, [r3, #0]
 80075fc:	460c      	mov	r4, r1
 80075fe:	b118      	cbz	r0, 8007608 <__swsetup_r+0x14>
 8007600:	6a03      	ldr	r3, [r0, #32]
 8007602:	b90b      	cbnz	r3, 8007608 <__swsetup_r+0x14>
 8007604:	f7ff fafa 	bl	8006bfc <__sinit>
 8007608:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800760c:	0719      	lsls	r1, r3, #28
 800760e:	d422      	bmi.n	8007656 <__swsetup_r+0x62>
 8007610:	06da      	lsls	r2, r3, #27
 8007612:	d407      	bmi.n	8007624 <__swsetup_r+0x30>
 8007614:	2209      	movs	r2, #9
 8007616:	602a      	str	r2, [r5, #0]
 8007618:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800761c:	81a3      	strh	r3, [r4, #12]
 800761e:	f04f 30ff 	mov.w	r0, #4294967295
 8007622:	e033      	b.n	800768c <__swsetup_r+0x98>
 8007624:	0758      	lsls	r0, r3, #29
 8007626:	d512      	bpl.n	800764e <__swsetup_r+0x5a>
 8007628:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800762a:	b141      	cbz	r1, 800763e <__swsetup_r+0x4a>
 800762c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007630:	4299      	cmp	r1, r3
 8007632:	d002      	beq.n	800763a <__swsetup_r+0x46>
 8007634:	4628      	mov	r0, r5
 8007636:	f7ff fc85 	bl	8006f44 <_free_r>
 800763a:	2300      	movs	r3, #0
 800763c:	6363      	str	r3, [r4, #52]	@ 0x34
 800763e:	89a3      	ldrh	r3, [r4, #12]
 8007640:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007644:	81a3      	strh	r3, [r4, #12]
 8007646:	2300      	movs	r3, #0
 8007648:	6063      	str	r3, [r4, #4]
 800764a:	6923      	ldr	r3, [r4, #16]
 800764c:	6023      	str	r3, [r4, #0]
 800764e:	89a3      	ldrh	r3, [r4, #12]
 8007650:	f043 0308 	orr.w	r3, r3, #8
 8007654:	81a3      	strh	r3, [r4, #12]
 8007656:	6923      	ldr	r3, [r4, #16]
 8007658:	b94b      	cbnz	r3, 800766e <__swsetup_r+0x7a>
 800765a:	89a3      	ldrh	r3, [r4, #12]
 800765c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007660:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007664:	d003      	beq.n	800766e <__swsetup_r+0x7a>
 8007666:	4621      	mov	r1, r4
 8007668:	4628      	mov	r0, r5
 800766a:	f000 f83f 	bl	80076ec <__smakebuf_r>
 800766e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007672:	f013 0201 	ands.w	r2, r3, #1
 8007676:	d00a      	beq.n	800768e <__swsetup_r+0x9a>
 8007678:	2200      	movs	r2, #0
 800767a:	60a2      	str	r2, [r4, #8]
 800767c:	6962      	ldr	r2, [r4, #20]
 800767e:	4252      	negs	r2, r2
 8007680:	61a2      	str	r2, [r4, #24]
 8007682:	6922      	ldr	r2, [r4, #16]
 8007684:	b942      	cbnz	r2, 8007698 <__swsetup_r+0xa4>
 8007686:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800768a:	d1c5      	bne.n	8007618 <__swsetup_r+0x24>
 800768c:	bd38      	pop	{r3, r4, r5, pc}
 800768e:	0799      	lsls	r1, r3, #30
 8007690:	bf58      	it	pl
 8007692:	6962      	ldrpl	r2, [r4, #20]
 8007694:	60a2      	str	r2, [r4, #8]
 8007696:	e7f4      	b.n	8007682 <__swsetup_r+0x8e>
 8007698:	2000      	movs	r0, #0
 800769a:	e7f7      	b.n	800768c <__swsetup_r+0x98>
 800769c:	20000030 	.word	0x20000030

080076a0 <__swhatbuf_r>:
 80076a0:	b570      	push	{r4, r5, r6, lr}
 80076a2:	460c      	mov	r4, r1
 80076a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076a8:	2900      	cmp	r1, #0
 80076aa:	b096      	sub	sp, #88	@ 0x58
 80076ac:	4615      	mov	r5, r2
 80076ae:	461e      	mov	r6, r3
 80076b0:	da0d      	bge.n	80076ce <__swhatbuf_r+0x2e>
 80076b2:	89a3      	ldrh	r3, [r4, #12]
 80076b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80076b8:	f04f 0100 	mov.w	r1, #0
 80076bc:	bf14      	ite	ne
 80076be:	2340      	movne	r3, #64	@ 0x40
 80076c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80076c4:	2000      	movs	r0, #0
 80076c6:	6031      	str	r1, [r6, #0]
 80076c8:	602b      	str	r3, [r5, #0]
 80076ca:	b016      	add	sp, #88	@ 0x58
 80076cc:	bd70      	pop	{r4, r5, r6, pc}
 80076ce:	466a      	mov	r2, sp
 80076d0:	f000 f848 	bl	8007764 <_fstat_r>
 80076d4:	2800      	cmp	r0, #0
 80076d6:	dbec      	blt.n	80076b2 <__swhatbuf_r+0x12>
 80076d8:	9901      	ldr	r1, [sp, #4]
 80076da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80076de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80076e2:	4259      	negs	r1, r3
 80076e4:	4159      	adcs	r1, r3
 80076e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80076ea:	e7eb      	b.n	80076c4 <__swhatbuf_r+0x24>

080076ec <__smakebuf_r>:
 80076ec:	898b      	ldrh	r3, [r1, #12]
 80076ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80076f0:	079d      	lsls	r5, r3, #30
 80076f2:	4606      	mov	r6, r0
 80076f4:	460c      	mov	r4, r1
 80076f6:	d507      	bpl.n	8007708 <__smakebuf_r+0x1c>
 80076f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80076fc:	6023      	str	r3, [r4, #0]
 80076fe:	6123      	str	r3, [r4, #16]
 8007700:	2301      	movs	r3, #1
 8007702:	6163      	str	r3, [r4, #20]
 8007704:	b003      	add	sp, #12
 8007706:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007708:	ab01      	add	r3, sp, #4
 800770a:	466a      	mov	r2, sp
 800770c:	f7ff ffc8 	bl	80076a0 <__swhatbuf_r>
 8007710:	9f00      	ldr	r7, [sp, #0]
 8007712:	4605      	mov	r5, r0
 8007714:	4639      	mov	r1, r7
 8007716:	4630      	mov	r0, r6
 8007718:	f7fe ffd2 	bl	80066c0 <_malloc_r>
 800771c:	b948      	cbnz	r0, 8007732 <__smakebuf_r+0x46>
 800771e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007722:	059a      	lsls	r2, r3, #22
 8007724:	d4ee      	bmi.n	8007704 <__smakebuf_r+0x18>
 8007726:	f023 0303 	bic.w	r3, r3, #3
 800772a:	f043 0302 	orr.w	r3, r3, #2
 800772e:	81a3      	strh	r3, [r4, #12]
 8007730:	e7e2      	b.n	80076f8 <__smakebuf_r+0xc>
 8007732:	89a3      	ldrh	r3, [r4, #12]
 8007734:	6020      	str	r0, [r4, #0]
 8007736:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800773a:	81a3      	strh	r3, [r4, #12]
 800773c:	9b01      	ldr	r3, [sp, #4]
 800773e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007742:	b15b      	cbz	r3, 800775c <__smakebuf_r+0x70>
 8007744:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007748:	4630      	mov	r0, r6
 800774a:	f000 f81d 	bl	8007788 <_isatty_r>
 800774e:	b128      	cbz	r0, 800775c <__smakebuf_r+0x70>
 8007750:	89a3      	ldrh	r3, [r4, #12]
 8007752:	f023 0303 	bic.w	r3, r3, #3
 8007756:	f043 0301 	orr.w	r3, r3, #1
 800775a:	81a3      	strh	r3, [r4, #12]
 800775c:	89a3      	ldrh	r3, [r4, #12]
 800775e:	431d      	orrs	r5, r3
 8007760:	81a5      	strh	r5, [r4, #12]
 8007762:	e7cf      	b.n	8007704 <__smakebuf_r+0x18>

08007764 <_fstat_r>:
 8007764:	b538      	push	{r3, r4, r5, lr}
 8007766:	4d07      	ldr	r5, [pc, #28]	@ (8007784 <_fstat_r+0x20>)
 8007768:	2300      	movs	r3, #0
 800776a:	4604      	mov	r4, r0
 800776c:	4608      	mov	r0, r1
 800776e:	4611      	mov	r1, r2
 8007770:	602b      	str	r3, [r5, #0]
 8007772:	f7f9 fc76 	bl	8001062 <_fstat>
 8007776:	1c43      	adds	r3, r0, #1
 8007778:	d102      	bne.n	8007780 <_fstat_r+0x1c>
 800777a:	682b      	ldr	r3, [r5, #0]
 800777c:	b103      	cbz	r3, 8007780 <_fstat_r+0x1c>
 800777e:	6023      	str	r3, [r4, #0]
 8007780:	bd38      	pop	{r3, r4, r5, pc}
 8007782:	bf00      	nop
 8007784:	20004d84 	.word	0x20004d84

08007788 <_isatty_r>:
 8007788:	b538      	push	{r3, r4, r5, lr}
 800778a:	4d06      	ldr	r5, [pc, #24]	@ (80077a4 <_isatty_r+0x1c>)
 800778c:	2300      	movs	r3, #0
 800778e:	4604      	mov	r4, r0
 8007790:	4608      	mov	r0, r1
 8007792:	602b      	str	r3, [r5, #0]
 8007794:	f7f9 fc75 	bl	8001082 <_isatty>
 8007798:	1c43      	adds	r3, r0, #1
 800779a:	d102      	bne.n	80077a2 <_isatty_r+0x1a>
 800779c:	682b      	ldr	r3, [r5, #0]
 800779e:	b103      	cbz	r3, 80077a2 <_isatty_r+0x1a>
 80077a0:	6023      	str	r3, [r4, #0]
 80077a2:	bd38      	pop	{r3, r4, r5, pc}
 80077a4:	20004d84 	.word	0x20004d84

080077a8 <_init>:
 80077a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077aa:	bf00      	nop
 80077ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077ae:	bc08      	pop	{r3}
 80077b0:	469e      	mov	lr, r3
 80077b2:	4770      	bx	lr

080077b4 <_fini>:
 80077b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077b6:	bf00      	nop
 80077b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077ba:	bc08      	pop	{r3}
 80077bc:	469e      	mov	lr, r3
 80077be:	4770      	bx	lr
