{
  "DESIGN_NAME": "state_machine",
  "VERILOG_FILES": ["dir::state_machine.v"],
  "VDD_NETS": [
          "VDD" ],
      "GND_NETS": [
          "VSS" ],
  "FP_CORE_UTIL": 50,
  "FP_ASPECT_RATIO": 0.35,
  "FP_IO_MIN_DISTANCE": 1,
  "FP_IO_VLENGTH": 2,
  "FP_IO_HLENGTH": 2,
  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 145 50",
  "FP_PDN_MULTILAYER": 0,
  "RT_MAX_LAYER": "met4",
  "OUTPUT_CAP_LOAD": 100,
  "IO_SYNC": 0,
  "SYNTH_ELABORATE_ONLY": 1,
  "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
  "PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
  "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
  "GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,
  "PL_RESIZER_BUFFER_INPUT_PORTS": 0,
  "RUN_CTS": 0,
  "CTS_REPORT_TIMING": 0
}