TimeQuest Timing Analyzer report for AW
Thu May 04 13:54:53 2023
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]'
 15. Slow Model Minimum Pulse Width: 'clk'
 16. Slow Model Minimum Pulse Width: 'AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk'
 27. Fast Model Setup: 'AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]'
 30. Fast Model Minimum Pulse Width: 'clk'
 31. Fast Model Minimum Pulse Width: 'AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; AW                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                               ;
+---------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------+
; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] } ;
; clk                                                                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                               ;
+---------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 113.06 MHz ; 113.06 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                   ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                               ; -7.845 ; -440.472      ;
; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; -2.569 ; -25.176       ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                    ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                               ; -2.687 ; -6.110        ;
; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.765  ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                     ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                               ; -2.064 ; -351.231      ;
; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.500  ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -7.845 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.997      ;
; -7.842 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.994      ;
; -7.818 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.970      ;
; -7.812 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11] ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.964      ;
; -7.700 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[12] ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.852      ;
; -7.689 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[14] ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.841      ;
; -7.688 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[1]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.840      ;
; -7.679 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[3]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.831      ;
; -7.674 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[2]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.826      ;
; -7.669 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[5]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.821      ;
; -7.547 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[8]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.699      ;
; -7.537 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[7]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.689      ;
; -7.471 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[15] ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.623      ;
; -7.401 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[6]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.553      ;
; -7.396 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[10] ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.548      ;
; -7.393 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[13] ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.545      ;
; -7.010 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.162      ;
; -7.009 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.161      ;
; -7.009 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 8.160      ;
; -7.007 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.159      ;
; -7.006 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.158      ;
; -7.006 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 8.157      ;
; -7.004 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 8.155      ;
; -7.003 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.155      ;
; -7.001 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 8.152      ;
; -7.000 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.152      ;
; -6.983 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.135      ;
; -6.982 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.134      ;
; -6.982 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 8.133      ;
; -6.977 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11] ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.129      ;
; -6.977 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 8.128      ;
; -6.976 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11] ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.128      ;
; -6.976 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.128      ;
; -6.976 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11] ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 8.127      ;
; -6.971 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11] ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 8.122      ;
; -6.970 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11] ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.122      ;
; -6.865 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[12] ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.017      ;
; -6.864 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[12] ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.016      ;
; -6.864 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[12] ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 8.015      ;
; -6.859 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[12] ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 8.010      ;
; -6.858 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[12] ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.010      ;
; -6.855 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 1.000        ; 0.439      ; 8.240      ;
; -6.854 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[14] ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.006      ;
; -6.853 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[1]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.005      ;
; -6.853 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[14] ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.005      ;
; -6.853 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[14] ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 8.004      ;
; -6.852 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[1]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 8.004      ;
; -6.852 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[1]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 8.003      ;
; -6.852 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 1.000        ; 0.439      ; 8.237      ;
; -6.848 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[14] ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 7.999      ;
; -6.847 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[14] ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.999      ;
; -6.847 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[1]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 7.998      ;
; -6.846 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[1]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.998      ;
; -6.844 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[3]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.996      ;
; -6.843 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[3]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.995      ;
; -6.843 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[3]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 7.994      ;
; -6.839 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[2]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.991      ;
; -6.838 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[2]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.990      ;
; -6.838 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[3]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 7.989      ;
; -6.838 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[2]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 7.989      ;
; -6.837 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[3]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.989      ;
; -6.834 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[5]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.986      ;
; -6.833 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[5]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.985      ;
; -6.833 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[2]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 7.984      ;
; -6.833 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[5]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 7.984      ;
; -6.832 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[2]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.984      ;
; -6.828 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[5]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 7.979      ;
; -6.828 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 1.000        ; 0.439      ; 8.213      ;
; -6.827 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[5]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.979      ;
; -6.822 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 1.000        ; 0.439      ; 8.207      ;
; -6.734 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[13] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]  ; clk                                                                                               ; clk         ; 1.000        ; 0.208      ; 7.888      ;
; -6.731 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[13] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]  ; clk                                                                                               ; clk         ; 1.000        ; 0.208      ; 7.885      ;
; -6.730 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[12] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]  ; clk                                                                                               ; clk         ; 1.000        ; 0.208      ; 7.884      ;
; -6.727 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[12] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]  ; clk                                                                                               ; clk         ; 1.000        ; 0.208      ; 7.881      ;
; -6.715 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13]       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 1.000        ; 0.422      ; 8.083      ;
; -6.714 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[8]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]  ; clk                                                                                               ; clk         ; 1.000        ; 0.208      ; 7.868      ;
; -6.712 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[8]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.864      ;
; -6.712 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13]       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 1.000        ; 0.422      ; 8.080      ;
; -6.711 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[8]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.863      ;
; -6.711 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[8]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]  ; clk                                                                                               ; clk         ; 1.000        ; 0.208      ; 7.865      ;
; -6.711 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[8]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 7.862      ;
; -6.710 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[12] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 1.000        ; 0.439      ; 8.095      ;
; -6.707 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[13] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]  ; clk                                                                                               ; clk         ; 1.000        ; 0.208      ; 7.861      ;
; -6.706 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[8]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 7.857      ;
; -6.705 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[8]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.857      ;
; -6.703 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[12] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]  ; clk                                                                                               ; clk         ; 1.000        ; 0.208      ; 7.857      ;
; -6.702 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[7]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.854      ;
; -6.701 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[7]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.853      ;
; -6.701 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[13] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11] ; clk                                                                                               ; clk         ; 1.000        ; 0.208      ; 7.855      ;
; -6.701 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[7]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 7.852      ;
; -6.699 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[14] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 1.000        ; 0.439      ; 8.084      ;
; -6.698 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[1]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 1.000        ; 0.439      ; 8.083      ;
; -6.697 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[12] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11] ; clk                                                                                               ; clk         ; 1.000        ; 0.208      ; 7.851      ;
; -6.696 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[7]  ; clk                                                                                               ; clk         ; 1.000        ; 0.205      ; 7.847      ;
; -6.695 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[7]  ; clk                                                                                               ; clk         ; 1.000        ; 0.206      ; 7.847      ;
; -6.689 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[3]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 1.000        ; 0.439      ; 8.074      ;
; -6.688 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13]       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 1.000        ; 0.422      ; 8.056      ;
; -6.687 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[8]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]  ; clk                                                                                               ; clk         ; 1.000        ; 0.208      ; 7.841      ;
; -6.684 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[2]  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 1.000        ; 0.439      ; 8.069      ;
; -6.682 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13]       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 1.000        ; 0.422      ; 8.050      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]'                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                   ; Launch Clock ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.569 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.232     ; 2.139      ;
; -2.432 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[5]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.322     ; 2.067      ;
; -2.428 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[0]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.359     ; 2.017      ;
; -2.407 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[5]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.322     ; 2.042      ;
; -2.396 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.232     ; 1.966      ;
; -2.378 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[1]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.360     ; 2.014      ;
; -2.367 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[14] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.322     ; 2.046      ;
; -2.347 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[7]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.363     ; 1.980      ;
; -2.259 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[15] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.233     ; 1.887      ;
; -2.259 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[7]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.363     ; 1.892      ;
; -2.257 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[0]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.359     ; 1.846      ;
; -2.251 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[1]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.360     ; 1.887      ;
; -2.241 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.232     ; 1.811      ;
; -2.214 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[10] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.213     ; 1.863      ;
; -2.201 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[15] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.233     ; 1.829      ;
; -2.196 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[2]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.324     ; 1.868      ;
; -2.180 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.215     ; 1.818      ;
; -2.146 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[14] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.322     ; 1.825      ;
; -2.129 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[0]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.359     ; 1.718      ;
; -2.090 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[7]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.363     ; 1.723      ;
; -2.081 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[5]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.322     ; 1.716      ;
; -2.081 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[1]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.360     ; 1.717      ;
; -2.080 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.215     ; 1.718      ;
; -2.065 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[10] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.213     ; 1.714      ;
; -2.041 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[2]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.324     ; 1.713      ;
; -2.038 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[14] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.322     ; 1.717      ;
; -1.917 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[10] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.213     ; 1.566      ;
; -1.912 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.215     ; 1.550      ;
; -1.806 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[4]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.323     ; 1.479      ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                             ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.687 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                                                   ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 0.000        ; 2.855      ; 0.731      ;
; -2.187 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                                                   ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; -0.500       ; 2.855      ; 0.731      ;
; -1.713 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Idle                                                                              ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 0.000        ; 2.861      ; 1.711      ;
; -1.710 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult1                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 0.000        ; 2.861      ; 1.714      ;
; -1.213 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Idle                                                                              ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; -0.500       ; 2.861      ; 1.711      ;
; -1.210 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult1                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; -0.500       ; 2.861      ; 1.714      ;
; 0.445  ; AcceleratorWrappers:inst|Controller:cntrl|ps.011                                                                                            ; AcceleratorWrappers:inst|Controller:cntrl|ps.011                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; AcceleratorWrappers:inst|Controller:cntrl|count[0]                                                                                          ; AcceleratorWrappers:inst|Controller:cntrl|count[0]                                                                                                                  ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; AcceleratorWrappers:inst|Controller:cntrl|count[1]                                                                                          ; AcceleratorWrappers:inst|Controller:cntrl|count[1]                                                                                                                  ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; AcceleratorWrappers:inst|Controller:cntrl|ps.000                                                                                            ; AcceleratorWrappers:inst|Controller:cntrl|ps.000                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; AcceleratorWrappers:inst|Controller:cntrl|ps.001                                                                                            ; AcceleratorWrappers:inst|Controller:cntrl|ps.001                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Idle                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Idle                                                                              ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Initialization                                            ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Initialization                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[8]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[8]                                                                                             ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|b_full                         ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.619  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:wr_ptr|safe_q[1]                              ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:wr_ptr|safe_q[1]                                                      ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.905      ;
; 0.620  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:rd_ptr_count|safe_q[1]                        ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:rd_ptr_count|safe_q[1]                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.906      ;
; 0.623  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Initialization                                            ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Begin                                                                             ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.909      ;
; 0.630  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.916      ;
; 0.633  ; AcceleratorWrappers:inst|Controller:cntrl|count[0]                                                                                          ; AcceleratorWrappers:inst|Controller:cntrl|count[1]                                                                                                                  ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.919      ;
; 0.641  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|b_full                         ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                                            ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.927      ;
; 0.768  ; OnePulser:inst2|ps.00                                                                                                                       ; OnePulser:inst2|ps.01                                                                                                                                               ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.054      ;
; 0.777  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:rd_ptr_count|safe_q[1]                        ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~portb_address_reg1 ; clk                                                                                               ; clk         ; 0.000        ; 0.113      ; 1.140      ;
; 0.777  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:rd_ptr_count|safe_q[0]                        ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk                                                                                               ; clk         ; 0.000        ; 0.113      ; 1.140      ;
; 0.785  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[13]                                                                    ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[14]                                                                                            ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.071      ;
; 0.792  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[14]                                                                    ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[15]                                                                                            ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.078      ;
; 0.814  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:wr_ptr|safe_q[1]                              ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_address_reg1 ; clk                                                                                               ; clk         ; 0.000        ; 0.077      ; 1.141      ;
; 0.814  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:wr_ptr|safe_q[0]                              ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk                                                                                               ; clk         ; 0.000        ; 0.077      ; 1.141      ;
; 0.934  ; OnePulser:inst2|ps.01                                                                                                                       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.220      ;
; 0.945  ; AcceleratorWrappers:inst|Controller:cntrl|ps.000                                                                                            ; AcceleratorWrappers:inst|Controller:cntrl|ps.001                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.231      ;
; 0.968  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[9]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[10]                                                                                            ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.254      ;
; 0.968  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[9]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[9]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.254      ;
; 0.968  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:wr_ptr|safe_q[0]                              ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:wr_ptr|safe_q[0]                                                      ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.254      ;
; 0.970  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[8]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[9]                                                                                             ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.256      ;
; 0.973  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[10]                                                                    ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[11]                                                                                            ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[10]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[10]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.259      ;
; 0.975  ; AcceleratorWrappers:inst|Controller:cntrl|count[0]                                                                                          ; AcceleratorWrappers:inst|Controller:cntrl|ps.101                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.261      ;
; 0.979  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[11]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[11]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.265      ;
; 0.980  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[2]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[2]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.266      ;
; 0.981  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[0]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[0]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.267      ;
; 0.983  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[7]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[7]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.269      ;
; 0.984  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[4]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[4]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.270      ;
; 0.984  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[16]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[16]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.270      ;
; 0.985  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[8]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[8]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.271      ;
; 0.988  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[6]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[6]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.274      ;
; 0.988  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|cntr_nj7:count_usedw|safe_q[1] ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|cntr_nj7:count_usedw|safe_q[1]                         ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.274      ;
; 0.990  ; AcceleratorWrappers:inst|Controller:cntrl|ps.001                                                                                            ; AcceleratorWrappers:inst|Controller:cntrl|ps.010                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.276      ;
; 0.990  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.276      ;
; 0.994  ; AcceleratorWrappers:inst|Controller:cntrl|ps.011                                                                                            ; AcceleratorWrappers:inst|Controller:cntrl|ps.100                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.280      ;
; 0.996  ; OnePulser:inst2|ps.01                                                                                                                       ; OnePulser:inst2|ps.00                                                                                                                                               ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.282      ;
; 1.006  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[17]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[17]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.292      ;
; 1.010  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:rd_ptr_count|safe_q[0]                        ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:rd_ptr_count|safe_q[0]                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.296      ;
; 1.010  ; AcceleratorWrappers:inst|Controller:cntrl|count[1]                                                                                          ; AcceleratorWrappers:inst|Controller:cntrl|ps.101                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.296      ;
; 1.014  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[12]                                                                    ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[13]                                                                                            ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.300      ;
; 1.023  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[11]                                                                    ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[12]                                                                                            ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.309      ;
; 1.026  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Begin                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult1                                                                             ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.312      ;
; 1.028  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.314      ;
; 1.031  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[12]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[12]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.317      ;
; 1.032  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[14]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[14]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.318      ;
; 1.032  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[15]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[15]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.318      ;
; 1.033  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[3]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[3]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.319      ;
; 1.034  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[5]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[5]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.320      ;
; 1.037  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[1]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[1]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.323      ;
; 1.041  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|cntr_nj7:count_usedw|safe_q[0] ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|cntr_nj7:count_usedw|safe_q[0]                         ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.327      ;
; 1.100  ; AcceleratorWrappers:inst|Controller:cntrl|ps.001                                                                                            ; AcceleratorWrappers:inst|Datapath:dp|Register2bit:ui_reg|r_out[0]                                                                                                   ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.386      ;
; 1.132  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|cntr_nj7:count_usedw|safe_q[0] ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.418      ;
; 1.135  ; AcceleratorWrappers:inst|Controller:cntrl|ps.101                                                                                            ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[8]                                                                                             ; clk                                                                                               ; clk         ; 0.000        ; -0.001     ; 1.420      ;
; 1.163  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; -0.004     ; 1.445      ;
; 1.182  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Idle                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; -0.002     ; 1.466      ;
; 1.184  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Idle                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; -0.002     ; 1.468      ;
; 1.240  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[13]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[13]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.526      ;
; 1.249  ; AcceleratorWrappers:inst|Controller:cntrl|ps.101                                                                                            ; AcceleratorWrappers:inst|Controller:cntrl|ps.010                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.535      ;
; 1.267  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult1                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; clk                                                                                               ; clk         ; 0.000        ; -0.001     ; 1.552      ;
; 1.270  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|cntr_nj7:count_usedw|safe_q[1] ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.556      ;
; 1.289  ; AcceleratorWrappers:inst|Controller:cntrl|ps.010                                                                                            ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Begin                                                                             ; clk                                                                                               ; clk         ; 0.000        ; -0.001     ; 1.574      ;
; 1.309  ; AcceleratorWrappers:inst|Controller:cntrl|ps.100                                                                                            ; AcceleratorWrappers:inst|Controller:cntrl|ps.101                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.001      ; 1.596      ;
; 1.320  ; AcceleratorWrappers:inst|Controller:cntrl|ps.001                                                                                            ; AcceleratorWrappers:inst|Datapath:dp|Register2bit:ui_reg|r_out[1]                                                                                                   ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.606      ;
; 1.330  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Begin                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[12]~_Duplicate_1                                                       ; clk                                                                                               ; clk         ; 0.000        ; -0.003     ; 1.613      ;
; 1.353  ; AcceleratorWrappers:inst|Controller:cntrl|ps.001                                                                                            ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[13]                                                                                            ; clk                                                                                               ; clk         ; 0.000        ; -0.001     ; 1.638      ;
; 1.355  ; AcceleratorWrappers:inst|Controller:cntrl|ps.001                                                                                            ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[12]                                                                                            ; clk                                                                                               ; clk         ; 0.000        ; -0.001     ; 1.640      ;
; 1.400  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:wr_ptr|safe_q[0]                              ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:wr_ptr|safe_q[1]                                                      ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.686      ;
; 1.405  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[9]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[10]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.691      ;
; 1.405  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[10]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[11]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.691      ;
; 1.412  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[2]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[3]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.698      ;
; 1.416  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[11]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[12]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.702      ;
; 1.416  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[4]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[5]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.702      ;
; 1.420  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[6]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[7]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.706      ;
; 1.420  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[7]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[8]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.706      ;
; 1.440  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:rd_ptr_count|safe_q[0]                        ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:rd_ptr_count|safe_q[1]                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.726      ;
; 1.459  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[15]                                                                    ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15]                                                                     ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.745      ;
; 1.462  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[12]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[13]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.748      ;
; 1.463  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[14]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[15]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.749      ;
; 1.464  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Idle                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; -0.002     ; 1.748      ;
; 1.465  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[15]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[16]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.751      ;
; 1.465  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|b_full                         ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|cntr_nj7:count_usedw|safe_q[0]                         ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.751      ;
; 1.466  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[3]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[4]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.752      ;
; 1.467  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[5]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[6]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 1.753      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]'                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                   ; Launch Clock ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.765 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.215     ; 1.550      ;
; 1.779 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[10] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.213     ; 1.566      ;
; 1.802 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[4]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.323     ; 1.479      ;
; 1.927 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[10] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.213     ; 1.714      ;
; 1.933 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.215     ; 1.718      ;
; 2.033 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.215     ; 1.818      ;
; 2.037 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[2]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.324     ; 1.713      ;
; 2.038 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[5]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.322     ; 1.716      ;
; 2.039 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[14] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.322     ; 1.717      ;
; 2.043 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.232     ; 1.811      ;
; 2.062 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[15] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.233     ; 1.829      ;
; 2.076 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[10] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.213     ; 1.863      ;
; 2.077 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[0]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.359     ; 1.718      ;
; 2.077 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[1]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.360     ; 1.717      ;
; 2.086 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[7]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.363     ; 1.723      ;
; 2.120 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[15] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.233     ; 1.887      ;
; 2.147 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[14] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.322     ; 1.825      ;
; 2.192 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[2]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.324     ; 1.868      ;
; 2.198 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.232     ; 1.966      ;
; 2.205 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[0]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.359     ; 1.846      ;
; 2.247 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[1]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.360     ; 1.887      ;
; 2.255 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[7]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.363     ; 1.892      ;
; 2.343 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[7]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.363     ; 1.980      ;
; 2.364 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[5]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.322     ; 2.042      ;
; 2.368 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[14] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.322     ; 2.046      ;
; 2.371 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.232     ; 2.139      ;
; 2.374 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[1]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.360     ; 2.014      ;
; 2.376 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[0]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.359     ; 2.017      ;
; 2.389 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[5]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.322     ; 2.067      ;
+-------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a9~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a9~porta_memory_reg0  ;
; -1.807 ; 0.500        ; 2.307          ; High Pulse Width ; clk   ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]                                                                     ;
; -1.807 ; 0.500        ; 2.307          ; Low Pulse Width  ; clk   ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]                                                                     ;
; -1.807 ; 0.500        ; 2.307          ; High Pulse Width ; clk   ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[10]                                                                    ;
; -1.807 ; 0.500        ; 2.307          ; Low Pulse Width  ; clk   ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[10]                                                                    ;
; -1.807 ; 0.500        ; 2.307          ; High Pulse Width ; clk   ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11]                                                                    ;
; -1.807 ; 0.500        ; 2.307          ; Low Pulse Width  ; clk   ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11]                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]'                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                             ; Clock Edge ; Target                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|counter|out[3]|regout                                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|counter|out[3]|regout                                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|counter|out[3]~clkctrl|inclk[0]                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|counter|out[3]~clkctrl|inclk[0]                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|counter|out[3]~clkctrl|outclk                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|counter|out[3]~clkctrl|outclk                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[0]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[0]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[10]|datac                                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[10]|datac                                                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[13]|datac                                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[13]|datac                                                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[14]|datad                                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[14]|datad                                                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[15]|datac                                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[15]|datac                                                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[1]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[1]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[2]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[2]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[3]|datac                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[3]|datac                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[4]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[4]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[5]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[5]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[7]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[7]|datad                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; U[*]      ; clk        ; 0.118  ; 0.118  ; Rise       ; clk             ;
;  U[0]     ; clk        ; 0.118  ; 0.118  ; Rise       ; clk             ;
;  U[1]     ; clk        ; -0.273 ; -0.273 ; Rise       ; clk             ;
; V[*]      ; clk        ; 0.818  ; 0.818  ; Rise       ; clk             ;
;  V[0]     ; clk        ; 0.073  ; 0.073  ; Rise       ; clk             ;
;  V[1]     ; clk        ; -0.125 ; -0.125 ; Rise       ; clk             ;
;  V[2]     ; clk        ; -0.120 ; -0.120 ; Rise       ; clk             ;
;  V[3]     ; clk        ; 0.818  ; 0.818  ; Rise       ; clk             ;
;  V[4]     ; clk        ; 0.700  ; 0.700  ; Rise       ; clk             ;
; lp        ; clk        ; 4.479  ; 4.479  ; Rise       ; clk             ;
; start     ; clk        ; 0.174  ; 0.174  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; U[*]      ; clk        ; 0.521  ; 0.521  ; Rise       ; clk             ;
;  U[0]     ; clk        ; 0.130  ; 0.130  ; Rise       ; clk             ;
;  U[1]     ; clk        ; 0.521  ; 0.521  ; Rise       ; clk             ;
; V[*]      ; clk        ; 0.373  ; 0.373  ; Rise       ; clk             ;
;  V[0]     ; clk        ; 0.175  ; 0.175  ; Rise       ; clk             ;
;  V[1]     ; clk        ; 0.373  ; 0.373  ; Rise       ; clk             ;
;  V[2]     ; clk        ; 0.368  ; 0.368  ; Rise       ; clk             ;
;  V[3]     ; clk        ; -0.570 ; -0.570 ; Rise       ; clk             ;
;  V[4]     ; clk        ; -0.452 ; -0.452 ; Rise       ; clk             ;
; lp        ; clk        ; -4.077 ; -4.077 ; Rise       ; clk             ;
; start     ; clk        ; 0.079  ; 0.079  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; done        ; clk        ; 8.009  ; 8.009  ; Rise       ; clk             ;
; empty       ; clk        ; 7.430  ; 7.430  ; Rise       ; clk             ;
; full        ; clk        ; 7.484  ; 7.484  ; Rise       ; clk             ;
; output[*]   ; clk        ; 10.915 ; 10.915 ; Rise       ; clk             ;
;  output[0]  ; clk        ; 8.575  ; 8.575  ; Rise       ; clk             ;
;  output[1]  ; clk        ; 8.296  ; 8.296  ; Rise       ; clk             ;
;  output[2]  ; clk        ; 9.068  ; 9.068  ; Rise       ; clk             ;
;  output[3]  ; clk        ; 9.127  ; 9.127  ; Rise       ; clk             ;
;  output[4]  ; clk        ; 9.085  ; 9.085  ; Rise       ; clk             ;
;  output[5]  ; clk        ; 9.499  ; 9.499  ; Rise       ; clk             ;
;  output[6]  ; clk        ; 8.695  ; 8.695  ; Rise       ; clk             ;
;  output[7]  ; clk        ; 8.896  ; 8.896  ; Rise       ; clk             ;
;  output[8]  ; clk        ; 9.441  ; 9.441  ; Rise       ; clk             ;
;  output[9]  ; clk        ; 10.239 ; 10.239 ; Rise       ; clk             ;
;  output[10] ; clk        ; 10.100 ; 10.100 ; Rise       ; clk             ;
;  output[11] ; clk        ; 9.399  ; 9.399  ; Rise       ; clk             ;
;  output[12] ; clk        ; 9.384  ; 9.384  ; Rise       ; clk             ;
;  output[13] ; clk        ; 9.410  ; 9.410  ; Rise       ; clk             ;
;  output[14] ; clk        ; 10.915 ; 10.915 ; Rise       ; clk             ;
;  output[15] ; clk        ; 9.651  ; 9.651  ; Rise       ; clk             ;
;  output[16] ; clk        ; 9.264  ; 9.264  ; Rise       ; clk             ;
;  output[17] ; clk        ; 9.193  ; 9.193  ; Rise       ; clk             ;
;  output[18] ; clk        ; 8.886  ; 8.886  ; Rise       ; clk             ;
;  output[19] ; clk        ; 8.891  ; 8.891  ; Rise       ; clk             ;
;  output[20] ; clk        ; 9.376  ; 9.376  ; Rise       ; clk             ;
; q[*]        ; clk        ; 11.391 ; 11.391 ; Rise       ; clk             ;
;  q[0]       ; clk        ; 10.589 ; 10.589 ; Rise       ; clk             ;
;  q[1]       ; clk        ; 10.285 ; 10.285 ; Rise       ; clk             ;
;  q[2]       ; clk        ; 10.572 ; 10.572 ; Rise       ; clk             ;
;  q[3]       ; clk        ; 10.837 ; 10.837 ; Rise       ; clk             ;
;  q[4]       ; clk        ; 10.283 ; 10.283 ; Rise       ; clk             ;
;  q[5]       ; clk        ; 10.296 ; 10.296 ; Rise       ; clk             ;
;  q[6]       ; clk        ; 10.885 ; 10.885 ; Rise       ; clk             ;
;  q[7]       ; clk        ; 10.560 ; 10.560 ; Rise       ; clk             ;
;  q[8]       ; clk        ; 10.853 ; 10.853 ; Rise       ; clk             ;
;  q[9]       ; clk        ; 10.857 ; 10.857 ; Rise       ; clk             ;
;  q[10]      ; clk        ; 10.585 ; 10.585 ; Rise       ; clk             ;
;  q[11]      ; clk        ; 11.391 ; 11.391 ; Rise       ; clk             ;
;  q[12]      ; clk        ; 11.038 ; 11.038 ; Rise       ; clk             ;
;  q[13]      ; clk        ; 10.980 ; 10.980 ; Rise       ; clk             ;
;  q[14]      ; clk        ; 11.110 ; 11.110 ; Rise       ; clk             ;
;  q[15]      ; clk        ; 10.799 ; 10.799 ; Rise       ; clk             ;
;  q[16]      ; clk        ; 11.025 ; 11.025 ; Rise       ; clk             ;
;  q[17]      ; clk        ; 10.647 ; 10.647 ; Rise       ; clk             ;
;  q[18]      ; clk        ; 10.845 ; 10.845 ; Rise       ; clk             ;
;  q[19]      ; clk        ; 11.310 ; 11.310 ; Rise       ; clk             ;
;  q[20]      ; clk        ; 11.058 ; 11.058 ; Rise       ; clk             ;
; usedw[*]    ; clk        ; 7.204  ; 7.204  ; Rise       ; clk             ;
;  usedw[0]   ; clk        ; 6.968  ; 6.968  ; Rise       ; clk             ;
;  usedw[1]   ; clk        ; 7.204  ; 7.204  ; Rise       ; clk             ;
; wr_req      ; clk        ; 7.198  ; 7.198  ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; done        ; clk        ; 8.009  ; 8.009  ; Rise       ; clk             ;
; empty       ; clk        ; 7.430  ; 7.430  ; Rise       ; clk             ;
; full        ; clk        ; 7.484  ; 7.484  ; Rise       ; clk             ;
; output[*]   ; clk        ; 7.628  ; 7.628  ; Rise       ; clk             ;
;  output[0]  ; clk        ; 8.419  ; 8.419  ; Rise       ; clk             ;
;  output[1]  ; clk        ; 7.628  ; 7.628  ; Rise       ; clk             ;
;  output[2]  ; clk        ; 8.420  ; 8.420  ; Rise       ; clk             ;
;  output[3]  ; clk        ; 8.129  ; 8.129  ; Rise       ; clk             ;
;  output[4]  ; clk        ; 8.075  ; 8.075  ; Rise       ; clk             ;
;  output[5]  ; clk        ; 8.586  ; 8.586  ; Rise       ; clk             ;
;  output[6]  ; clk        ; 7.691  ; 7.691  ; Rise       ; clk             ;
;  output[7]  ; clk        ; 7.940  ; 7.940  ; Rise       ; clk             ;
;  output[8]  ; clk        ; 8.472  ; 8.472  ; Rise       ; clk             ;
;  output[9]  ; clk        ; 8.765  ; 8.765  ; Rise       ; clk             ;
;  output[10] ; clk        ; 8.907  ; 8.907  ; Rise       ; clk             ;
;  output[11] ; clk        ; 8.421  ; 8.421  ; Rise       ; clk             ;
;  output[12] ; clk        ; 8.404  ; 8.404  ; Rise       ; clk             ;
;  output[13] ; clk        ; 8.266  ; 8.266  ; Rise       ; clk             ;
;  output[14] ; clk        ; 9.765  ; 9.765  ; Rise       ; clk             ;
;  output[15] ; clk        ; 8.505  ; 8.505  ; Rise       ; clk             ;
;  output[16] ; clk        ; 8.476  ; 8.476  ; Rise       ; clk             ;
;  output[17] ; clk        ; 8.420  ; 8.420  ; Rise       ; clk             ;
;  output[18] ; clk        ; 7.967  ; 7.967  ; Rise       ; clk             ;
;  output[19] ; clk        ; 7.917  ; 7.917  ; Rise       ; clk             ;
;  output[20] ; clk        ; 8.909  ; 8.909  ; Rise       ; clk             ;
; q[*]        ; clk        ; 10.283 ; 10.283 ; Rise       ; clk             ;
;  q[0]       ; clk        ; 10.589 ; 10.589 ; Rise       ; clk             ;
;  q[1]       ; clk        ; 10.285 ; 10.285 ; Rise       ; clk             ;
;  q[2]       ; clk        ; 10.572 ; 10.572 ; Rise       ; clk             ;
;  q[3]       ; clk        ; 10.837 ; 10.837 ; Rise       ; clk             ;
;  q[4]       ; clk        ; 10.283 ; 10.283 ; Rise       ; clk             ;
;  q[5]       ; clk        ; 10.296 ; 10.296 ; Rise       ; clk             ;
;  q[6]       ; clk        ; 10.885 ; 10.885 ; Rise       ; clk             ;
;  q[7]       ; clk        ; 10.560 ; 10.560 ; Rise       ; clk             ;
;  q[8]       ; clk        ; 10.853 ; 10.853 ; Rise       ; clk             ;
;  q[9]       ; clk        ; 10.857 ; 10.857 ; Rise       ; clk             ;
;  q[10]      ; clk        ; 10.585 ; 10.585 ; Rise       ; clk             ;
;  q[11]      ; clk        ; 11.391 ; 11.391 ; Rise       ; clk             ;
;  q[12]      ; clk        ; 11.038 ; 11.038 ; Rise       ; clk             ;
;  q[13]      ; clk        ; 10.980 ; 10.980 ; Rise       ; clk             ;
;  q[14]      ; clk        ; 11.110 ; 11.110 ; Rise       ; clk             ;
;  q[15]      ; clk        ; 10.799 ; 10.799 ; Rise       ; clk             ;
;  q[16]      ; clk        ; 11.025 ; 11.025 ; Rise       ; clk             ;
;  q[17]      ; clk        ; 10.647 ; 10.647 ; Rise       ; clk             ;
;  q[18]      ; clk        ; 10.845 ; 10.845 ; Rise       ; clk             ;
;  q[19]      ; clk        ; 11.310 ; 11.310 ; Rise       ; clk             ;
;  q[20]      ; clk        ; 11.058 ; 11.058 ; Rise       ; clk             ;
; usedw[*]    ; clk        ; 6.968  ; 6.968  ; Rise       ; clk             ;
;  usedw[0]   ; clk        ; 6.968  ; 6.968  ; Rise       ; clk             ;
;  usedw[1]   ; clk        ; 7.204  ; 7.204  ; Rise       ; clk             ;
; wr_req      ; clk        ; 7.198  ; 7.198  ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                   ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                               ; -1.460 ; -88.591       ;
; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; -0.528 ; -4.729        ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                    ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                               ; -1.716 ; -4.517        ;
; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.893  ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                     ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                               ; -1.627 ; -282.926      ;
; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.500  ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg0  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg1  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a1~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg2  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a2~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg3  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a3~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg4  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a4~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg5  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a5~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg6  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a6~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg7  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a7~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg8  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a8~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg9  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a9~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg10 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a10~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg11 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a11~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg12 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a12~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg13 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a13~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg14 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a14~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg15 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a15~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg16 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a16~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg17 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a17~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg18 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a18~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg19 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a19~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg20 ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a20~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.377 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.400      ;
; -1.375 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.398      ;
; -1.360 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.383      ;
; -1.358 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11]                                                                    ; clk          ; clk         ; 1.000        ; 0.048      ; 2.381      ;
; -1.337 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[2]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.360      ;
; -1.330 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[12]                                                                    ; clk          ; clk         ; 1.000        ; 0.048      ; 2.353      ;
; -1.323 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[5]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.346      ;
; -1.322 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[1]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.345      ;
; -1.319 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[14]                                                                    ; clk          ; clk         ; 1.000        ; 0.048      ; 2.342      ;
; -1.317 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[3]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.340      ;
; -1.260 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[8]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.283      ;
; -1.256 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[7]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.279      ;
; -1.242 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[15]                                                                    ; clk          ; clk         ; 1.000        ; 0.048      ; 2.265      ;
; -1.211 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[6]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.234      ;
; -1.209 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[10]                                                                    ; clk          ; clk         ; 1.000        ; 0.048      ; 2.232      ;
; -1.207 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[13]                                                                    ; clk          ; clk         ; 1.000        ; 0.048      ; 2.230      ;
; -1.097 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.120      ;
; -1.095 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.118      ;
; -1.088 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]                                                                     ; clk          ; clk         ; 1.000        ; 0.047      ; 2.110      ;
; -1.087 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]                                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.110      ;
; -1.086 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]                                                                     ; clk          ; clk         ; 1.000        ; 0.047      ; 2.108      ;
; -1.085 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]                                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.108      ;
; -1.084 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]                                                                     ; clk          ; clk         ; 1.000        ; 0.047      ; 2.106      ;
; -1.082 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.105      ;
; -1.082 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]                                                                     ; clk          ; clk         ; 1.000        ; 0.047      ; 2.104      ;
; -1.080 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.103      ;
; -1.080 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.103      ;
; -1.078 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11]                                                                    ; clk          ; clk         ; 1.000        ; 0.048      ; 2.101      ;
; -1.071 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]                                                                     ; clk          ; clk         ; 1.000        ; 0.047      ; 2.093      ;
; -1.070 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]                                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.093      ;
; -1.069 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11]                                                                    ; clk          ; clk         ; 1.000        ; 0.047      ; 2.091      ;
; -1.068 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]                                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11]                                                                    ; clk          ; clk         ; 1.000        ; 0.048      ; 2.091      ;
; -1.067 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]                                                                     ; clk          ; clk         ; 1.000        ; 0.047      ; 2.089      ;
; -1.065 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.088      ;
; -1.065 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11]                                                                    ; clk          ; clk         ; 1.000        ; 0.047      ; 2.087      ;
; -1.063 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11]                                                                    ; clk          ; clk         ; 1.000        ; 0.048      ; 2.086      ;
; -1.057 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[2]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.080      ;
; -1.050 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[12]                                                                    ; clk          ; clk         ; 1.000        ; 0.048      ; 2.073      ;
; -1.048 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[2]                                                                     ; clk          ; clk         ; 1.000        ; 0.047      ; 2.070      ;
; -1.047 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]                                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[2]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.070      ;
; -1.044 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[2]                                                                     ; clk          ; clk         ; 1.000        ; 0.047      ; 2.066      ;
; -1.043 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[5]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.066      ;
; -1.042 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[1]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.065      ;
; -1.042 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[2]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.065      ;
; -1.041 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[12]                                                                    ; clk          ; clk         ; 1.000        ; 0.047      ; 2.063      ;
; -1.040 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]                                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[12]                                                                    ; clk          ; clk         ; 1.000        ; 0.048      ; 2.063      ;
; -1.039 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[14]                                                                    ; clk          ; clk         ; 1.000        ; 0.048      ; 2.062      ;
; -1.037 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[3]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.060      ;
; -1.037 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[12]                                                                    ; clk          ; clk         ; 1.000        ; 0.047      ; 2.059      ;
; -1.035 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[12]                                                                    ; clk          ; clk         ; 1.000        ; 0.048      ; 2.058      ;
; -1.034 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[5]                                                                     ; clk          ; clk         ; 1.000        ; 0.047      ; 2.056      ;
; -1.033 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]                                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[5]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.056      ;
; -1.033 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[1]                                                                     ; clk          ; clk         ; 1.000        ; 0.047      ; 2.055      ;
; -1.032 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]                                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[1]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.055      ;
; -1.030 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[5]                                                                     ; clk          ; clk         ; 1.000        ; 0.047      ; 2.052      ;
; -1.030 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[14]                                                                    ; clk          ; clk         ; 1.000        ; 0.047      ; 2.052      ;
; -1.029 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]                                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[14]                                                                    ; clk          ; clk         ; 1.000        ; 0.048      ; 2.052      ;
; -1.029 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[1]                                                                     ; clk          ; clk         ; 1.000        ; 0.047      ; 2.051      ;
; -1.028 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[5]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.051      ;
; -1.028 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[3]                                                                     ; clk          ; clk         ; 1.000        ; 0.047      ; 2.050      ;
; -1.027 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]                                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[3]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.050      ;
; -1.027 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[1]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.050      ;
; -1.026 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[14]                                                                    ; clk          ; clk         ; 1.000        ; 0.047      ; 2.048      ;
; -1.024 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[14]                                                                    ; clk          ; clk         ; 1.000        ; 0.048      ; 2.047      ;
; -1.024 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[3]                                                                     ; clk          ; clk         ; 1.000        ; 0.047      ; 2.046      ;
; -1.022 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[10]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[3]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.045      ;
; -0.995 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[13]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]                                                                     ; clk          ; clk         ; 1.000        ; 0.049      ; 2.019      ;
; -0.993 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[13]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]                                                                     ; clk          ; clk         ; 1.000        ; 0.049      ; 2.017      ;
; -0.982 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[12]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]                                                                     ; clk          ; clk         ; 1.000        ; 0.049      ; 2.006      ;
; -0.980 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[8]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 2.003      ;
; -0.980 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[12]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]                                                                     ; clk          ; clk         ; 1.000        ; 0.049      ; 2.004      ;
; -0.978 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[13]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[4]                                                                     ; clk          ; clk         ; 1.000        ; 0.049      ; 2.002      ;
; -0.976 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[14]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[7]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 1.999      ;
; -0.976 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[13]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11]                                                                    ; clk          ; clk         ; 1.000        ; 0.049      ; 2.000      ;
; -0.974 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[8]                                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[9]                                                                     ; clk          ; clk         ; 1.000        ; 0.049      ; 1.998      ;
; -0.972 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[8]                                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]                                                                     ; clk          ; clk         ; 1.000        ; 0.049      ; 1.996      ;
; -0.971 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[11]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[8]                                                                     ; clk          ; clk         ; 1.000        ; 0.047      ; 1.993      ;
; -0.970 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[9]                                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[8]                                                                     ; clk          ; clk         ; 1.000        ; 0.048      ; 1.993      ;
; -0.967 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:regx|r_out[15]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[8]                                                                     ; clk          ; clk         ; 1.000        ; 0.047      ; 1.989      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]'                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                   ; Launch Clock ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.528 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.284     ; 0.828      ;
; -0.483 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[0]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.326     ; 0.788      ;
; -0.469 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[5]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.305     ; 0.801      ;
; -0.469 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.284     ; 0.769      ;
; -0.468 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[7]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.330     ; 0.787      ;
; -0.466 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[1]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.327     ; 0.788      ;
; -0.458 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[5]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.305     ; 0.790      ;
; -0.445 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[14] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.305     ; 0.792      ;
; -0.435 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[0]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.326     ; 0.740      ;
; -0.428 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[15] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.285     ; 0.746      ;
; -0.421 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[7]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.330     ; 0.740      ;
; -0.418 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[1]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.327     ; 0.740      ;
; -0.412 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[10] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.274     ; 0.742      ;
; -0.411 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.284     ; 0.711      ;
; -0.398 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[15] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.285     ; 0.716      ;
; -0.397 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.279     ; 0.726      ;
; -0.389 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[2]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.307     ; 0.731      ;
; -0.379 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[14] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.305     ; 0.726      ;
; -0.368 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[0]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.326     ; 0.673      ;
; -0.361 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[7]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.330     ; 0.680      ;
; -0.353 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[1]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.327     ; 0.675      ;
; -0.349 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.279     ; 0.678      ;
; -0.346 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[10] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.274     ; 0.676      ;
; -0.341 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[5]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.305     ; 0.673      ;
; -0.329 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[2]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.307     ; 0.671      ;
; -0.326 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[14] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.305     ; 0.673      ;
; -0.292 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[10] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.274     ; 0.622      ;
; -0.285 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.279     ; 0.614      ;
; -0.244 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[4]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 1.000        ; -0.305     ; 0.588      ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                                             ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.716 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                                                   ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 0.000        ; 1.790      ; 0.367      ;
; -1.402 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Idle                                                                              ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 0.000        ; 1.796      ; 0.687      ;
; -1.399 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult1                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; 0.000        ; 1.796      ; 0.690      ;
; -1.216 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                                                   ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; -0.500       ; 1.790      ; 0.367      ;
; -0.902 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Idle                                                                              ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; -0.500       ; 1.796      ; 0.687      ;
; -0.899 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult1                                                                             ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk         ; -0.500       ; 1.796      ; 0.690      ;
; 0.215  ; AcceleratorWrappers:inst|Controller:cntrl|ps.011                                                                                            ; AcceleratorWrappers:inst|Controller:cntrl|ps.011                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AcceleratorWrappers:inst|Controller:cntrl|count[0]                                                                                          ; AcceleratorWrappers:inst|Controller:cntrl|count[0]                                                                                                                  ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AcceleratorWrappers:inst|Controller:cntrl|count[1]                                                                                          ; AcceleratorWrappers:inst|Controller:cntrl|count[1]                                                                                                                  ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AcceleratorWrappers:inst|Controller:cntrl|ps.000                                                                                            ; AcceleratorWrappers:inst|Controller:cntrl|ps.000                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AcceleratorWrappers:inst|Controller:cntrl|ps.001                                                                                            ; AcceleratorWrappers:inst|Controller:cntrl|ps.001                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Idle                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Idle                                                                              ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Initialization                                            ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Initialization                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[8]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[8]                                                                                             ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|b_full                         ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.237  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:wr_ptr|safe_q[1]                              ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:wr_ptr|safe_q[1]                                                      ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:rd_ptr_count|safe_q[1]                        ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:rd_ptr_count|safe_q[1]                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.242  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Initialization                                            ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Begin                                                                             ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.249  ; AcceleratorWrappers:inst|Controller:cntrl|count[0]                                                                                          ; AcceleratorWrappers:inst|Controller:cntrl|count[1]                                                                                                                  ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|b_full                         ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                                            ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.279  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:rd_ptr_count|safe_q[1]                        ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~portb_address_reg1 ; clk                                                                                               ; clk         ; 0.000        ; 0.069      ; 0.486      ;
; 0.279  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:rd_ptr_count|safe_q[0]                        ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~portb_address_reg0 ; clk                                                                                               ; clk         ; 0.000        ; 0.069      ; 0.486      ;
; 0.284  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:wr_ptr|safe_q[1]                              ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_address_reg1 ; clk                                                                                               ; clk         ; 0.000        ; 0.065      ; 0.487      ;
; 0.284  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:wr_ptr|safe_q[0]                              ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_address_reg0 ; clk                                                                                               ; clk         ; 0.000        ; 0.065      ; 0.487      ;
; 0.291  ; OnePulser:inst2|ps.00                                                                                                                       ; OnePulser:inst2|ps.01                                                                                                                                               ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.443      ;
; 0.325  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[13]                                                                    ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[14]                                                                                            ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.477      ;
; 0.327  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[14]                                                                    ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[15]                                                                                            ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.479      ;
; 0.355  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:wr_ptr|safe_q[0]                              ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:wr_ptr|safe_q[0]                                                      ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.507      ;
; 0.360  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[9]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[10]                                                                                            ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[9]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[9]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[10]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[10]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; AcceleratorWrappers:inst|Controller:cntrl|ps.000                                                                                            ; AcceleratorWrappers:inst|Controller:cntrl|ps.001                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[10]                                                                    ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[11]                                                                                            ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[2]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[2]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[8]                                                                     ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[9]                                                                                             ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[4]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[4]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[11]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[11]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[8]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[8]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[16]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[16]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[0]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[0]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[17]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[17]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; AcceleratorWrappers:inst|Controller:cntrl|count[0]                                                                                          ; AcceleratorWrappers:inst|Controller:cntrl|ps.101                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[6]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[6]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[7]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[7]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:rd_ptr_count|safe_q[0]                        ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:rd_ptr_count|safe_q[0]                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; AcceleratorWrappers:inst|Controller:cntrl|ps.001                                                                                            ; AcceleratorWrappers:inst|Controller:cntrl|ps.010                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|cntr_nj7:count_usedw|safe_q[1] ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|cntr_nj7:count_usedw|safe_q[1]                         ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; AcceleratorWrappers:inst|Controller:cntrl|count[1]                                                                                          ; AcceleratorWrappers:inst|Controller:cntrl|ps.101                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.374  ; OnePulser:inst2|ps.01                                                                                                                       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; OnePulser:inst2|ps.01                                                                                                                       ; OnePulser:inst2|ps.00                                                                                                                                               ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.527      ;
; 0.381  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[11]                                                                    ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[12]                                                                                            ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.533      ;
; 0.381  ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[12]                                                                    ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[13]                                                                                            ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.533      ;
; 0.381  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[12]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[12]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.533      ;
; 0.381  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[15]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[15]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.533      ;
; 0.382  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[14]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[14]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.534      ;
; 0.383  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Begin                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult1                                                                             ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.535      ;
; 0.383  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[1]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[1]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.535      ;
; 0.383  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[3]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[3]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.535      ;
; 0.384  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|cntr_nj7:count_usedw|safe_q[0] ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|cntr_nj7:count_usedw|safe_q[0]                         ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.536      ;
; 0.385  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[5]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[5]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.537      ;
; 0.421  ; AcceleratorWrappers:inst|Controller:cntrl|ps.011                                                                                            ; AcceleratorWrappers:inst|Controller:cntrl|ps.100                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.001      ; 0.574      ;
; 0.428  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|cntr_nj7:count_usedw|safe_q[0] ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.580      ;
; 0.430  ; AcceleratorWrappers:inst|Controller:cntrl|ps.101                                                                                            ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[8]                                                                                             ; clk                                                                                               ; clk         ; 0.000        ; -0.001     ; 0.581      ;
; 0.442  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1]                                           ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; -0.004     ; 0.590      ;
; 0.453  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[13]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[13]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.605      ;
; 0.455  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Idle                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; -0.002     ; 0.605      ;
; 0.456  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Idle                                                      ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1]                                                                   ; clk                                                                                               ; clk         ; 0.000        ; -0.002     ; 0.606      ;
; 0.484  ; AcceleratorWrappers:inst|Controller:cntrl|ps.101                                                                                            ; AcceleratorWrappers:inst|Controller:cntrl|ps.010                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.636      ;
; 0.485  ; AcceleratorWrappers:inst|Controller:cntrl|ps.010                                                                                            ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Begin                                                                             ; clk                                                                                               ; clk         ; 0.000        ; -0.002     ; 0.635      ;
; 0.493  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:wr_ptr|safe_q[0]                              ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:wr_ptr|safe_q[1]                                                      ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.645      ;
; 0.496  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|cntr_nj7:count_usedw|safe_q[1] ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[9]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[10]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[10]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[11]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.650      ;
; 0.500  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Begin                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[12]~_Duplicate_1                                                       ; clk                                                                                               ; clk         ; 0.000        ; -0.002     ; 0.650      ;
; 0.500  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[2]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[3]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.652      ;
; 0.502  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[11]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[12]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[4]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[5]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.654      ;
; 0.505  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult1                                                     ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|ps.Mult2                                                                             ; clk                                                                                               ; clk         ; 0.000        ; -0.001     ; 0.656      ;
; 0.505  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[7]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[8]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.505  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[6]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[7]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.507  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:rd_ptr_count|safe_q[0]                        ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_bjb:rd_ptr_count|safe_q[1]                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.659      ;
; 0.516  ; AcceleratorWrappers:inst|Controller:cntrl|ps.001                                                                                            ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[13]                                                                                            ; clk                                                                                               ; clk         ; 0.000        ; -0.001     ; 0.667      ;
; 0.520  ; AcceleratorWrappers:inst|Controller:cntrl|ps.001                                                                                            ; AcceleratorWrappers:inst|Datapath:dp|Register2bit:ui_reg|r_out[0]                                                                                                   ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.672      ;
; 0.521  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[15]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[16]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.673      ;
; 0.521  ; AcceleratorWrappers:inst|Controller:cntrl|ps.100                                                                                            ; AcceleratorWrappers:inst|Controller:cntrl|ps.101                                                                                                                    ; clk                                                                                               ; clk         ; 0.000        ; 0.001      ; 0.674      ;
; 0.521  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[12]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[13]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.673      ;
; 0.522  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[14]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[15]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.674      ;
; 0.523  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[1]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[2]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.675      ;
; 0.523  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[3]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[4]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.675      ;
; 0.523  ; AcceleratorWrappers:inst|Controller:cntrl|ps.001                                                                                            ; AcceleratorWrappers:inst|Datapath:dp|ShiftRegisterII:shift_reg|r_out[12]                                                                                            ; clk                                                                                               ; clk         ; 0.000        ; -0.001     ; 0.674      ;
; 0.524  ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|cntr_nj7:count_usedw|safe_q[0] ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|a_fefifo_h4f:fifo_state|cntr_nj7:count_usedw|safe_q[1]                         ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.676      ;
; 0.525  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[5]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[6]                                                                 ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.677      ;
; 0.533  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[9]                                         ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[11]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[10]                                        ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register18bit:rres|r_out[12]                                                                ; clk                                                                                               ; clk         ; 0.000        ; 0.000      ; 0.685      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]'                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                   ; Launch Clock ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.893 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.279     ; 0.614      ;
; 0.893 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[4]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.305     ; 0.588      ;
; 0.896 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[10] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.274     ; 0.622      ;
; 0.950 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[10] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.274     ; 0.676      ;
; 0.957 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.279     ; 0.678      ;
; 0.978 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[14] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.305     ; 0.673      ;
; 0.978 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[5]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.305     ; 0.673      ;
; 0.978 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[2]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.307     ; 0.671      ;
; 0.995 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.284     ; 0.711      ;
; 0.999 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[0]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.326     ; 0.673      ;
; 1.001 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[15] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.285     ; 0.716      ;
; 1.002 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[1]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.327     ; 0.675      ;
; 1.005 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.279     ; 0.726      ;
; 1.010 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[7]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.330     ; 0.680      ;
; 1.016 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[10] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.274     ; 0.742      ;
; 1.031 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[14] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.305     ; 0.726      ;
; 1.031 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[15] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.285     ; 0.746      ;
; 1.038 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[2]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.307     ; 0.731      ;
; 1.053 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.284     ; 0.769      ;
; 1.066 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[0]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.326     ; 0.740      ;
; 1.067 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[1]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.327     ; 0.740      ;
; 1.070 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[0] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[7]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.330     ; 0.740      ;
; 1.095 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[5]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.305     ; 0.790      ;
; 1.097 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[14] ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.305     ; 0.792      ;
; 1.106 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[2] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[5]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.305     ; 0.801      ;
; 1.112 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.284     ; 0.828      ;
; 1.114 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[0]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.326     ; 0.788      ;
; 1.115 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[1]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.327     ; 0.788      ;
; 1.117 ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[1] ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[7]  ; clk          ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 0.000        ; -0.330     ; 0.787      ;
+-------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a20~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a20~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; fifo0:inst10|scfifo:scfifo_component|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|dpram_5v01:FIFOram|altsyncram_muj1:altsyncram2|ram_block3a9~porta_memory_reg0  ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]                                                                     ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[0]                                                                     ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[10]                                                                    ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[10]                                                                    ;
; -1.519 ; 0.500        ; 2.019          ; High Pulse Width ; clk   ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11]                                                                    ;
; -1.519 ; 0.500        ; 2.019          ; Low Pulse Width  ; clk   ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|Register:rtemp|r_out[11]                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]'                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                             ; Clock Edge ; Target                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut|datat[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|counter|out[3]|regout                                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|counter|out[3]|regout                                                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|counter|out[3]~clkctrl|inclk[0]                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|counter|out[3]~clkctrl|inclk[0]                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|counter|out[3]~clkctrl|outclk                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|counter|out[3]~clkctrl|outclk                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[0]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[0]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[10]|datac                                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[10]|datac                                                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[13]|datac                                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[13]|datac                                                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[14]|datad                                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[14]|datad                                                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[15]|datac                                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[15]|datac                                                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[1]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[1]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[2]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[2]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[3]|datac                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[3]|datac                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[4]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[4]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[5]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[5]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[7]|datad                                                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; Rise       ; inst|dp|exp_eng|dP|lut|datat[7]|datad                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; U[*]      ; clk        ; -0.440 ; -0.440 ; Rise       ; clk             ;
;  U[0]     ; clk        ; -0.440 ; -0.440 ; Rise       ; clk             ;
;  U[1]     ; clk        ; -0.680 ; -0.680 ; Rise       ; clk             ;
; V[*]      ; clk        ; -0.146 ; -0.146 ; Rise       ; clk             ;
;  V[0]     ; clk        ; -0.555 ; -0.555 ; Rise       ; clk             ;
;  V[1]     ; clk        ; -0.629 ; -0.629 ; Rise       ; clk             ;
;  V[2]     ; clk        ; -0.625 ; -0.625 ; Rise       ; clk             ;
;  V[3]     ; clk        ; -0.146 ; -0.146 ; Rise       ; clk             ;
;  V[4]     ; clk        ; -0.172 ; -0.172 ; Rise       ; clk             ;
; lp        ; clk        ; 2.023  ; 2.023  ; Rise       ; clk             ;
; start     ; clk        ; -0.409 ; -0.409 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; U[*]      ; clk        ; 0.800  ; 0.800  ; Rise       ; clk             ;
;  U[0]     ; clk        ; 0.560  ; 0.560  ; Rise       ; clk             ;
;  U[1]     ; clk        ; 0.800  ; 0.800  ; Rise       ; clk             ;
; V[*]      ; clk        ; 0.749  ; 0.749  ; Rise       ; clk             ;
;  V[0]     ; clk        ; 0.675  ; 0.675  ; Rise       ; clk             ;
;  V[1]     ; clk        ; 0.749  ; 0.749  ; Rise       ; clk             ;
;  V[2]     ; clk        ; 0.745  ; 0.745  ; Rise       ; clk             ;
;  V[3]     ; clk        ; 0.266  ; 0.266  ; Rise       ; clk             ;
;  V[4]     ; clk        ; 0.292  ; 0.292  ; Rise       ; clk             ;
; lp        ; clk        ; -1.817 ; -1.817 ; Rise       ; clk             ;
; start     ; clk        ; 0.535  ; 0.535  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; done        ; clk        ; 4.160 ; 4.160 ; Rise       ; clk             ;
; empty       ; clk        ; 3.936 ; 3.936 ; Rise       ; clk             ;
; full        ; clk        ; 3.968 ; 3.968 ; Rise       ; clk             ;
; output[*]   ; clk        ; 5.260 ; 5.260 ; Rise       ; clk             ;
;  output[0]  ; clk        ; 4.417 ; 4.417 ; Rise       ; clk             ;
;  output[1]  ; clk        ; 4.290 ; 4.290 ; Rise       ; clk             ;
;  output[2]  ; clk        ; 4.565 ; 4.565 ; Rise       ; clk             ;
;  output[3]  ; clk        ; 4.592 ; 4.592 ; Rise       ; clk             ;
;  output[4]  ; clk        ; 4.533 ; 4.533 ; Rise       ; clk             ;
;  output[5]  ; clk        ; 4.716 ; 4.716 ; Rise       ; clk             ;
;  output[6]  ; clk        ; 4.435 ; 4.435 ; Rise       ; clk             ;
;  output[7]  ; clk        ; 4.489 ; 4.489 ; Rise       ; clk             ;
;  output[8]  ; clk        ; 4.667 ; 4.667 ; Rise       ; clk             ;
;  output[9]  ; clk        ; 4.955 ; 4.955 ; Rise       ; clk             ;
;  output[10] ; clk        ; 4.933 ; 4.933 ; Rise       ; clk             ;
;  output[11] ; clk        ; 4.649 ; 4.649 ; Rise       ; clk             ;
;  output[12] ; clk        ; 4.681 ; 4.681 ; Rise       ; clk             ;
;  output[13] ; clk        ; 4.693 ; 4.693 ; Rise       ; clk             ;
;  output[14] ; clk        ; 5.260 ; 5.260 ; Rise       ; clk             ;
;  output[15] ; clk        ; 4.763 ; 4.763 ; Rise       ; clk             ;
;  output[16] ; clk        ; 4.637 ; 4.637 ; Rise       ; clk             ;
;  output[17] ; clk        ; 4.621 ; 4.621 ; Rise       ; clk             ;
;  output[18] ; clk        ; 4.488 ; 4.488 ; Rise       ; clk             ;
;  output[19] ; clk        ; 4.492 ; 4.492 ; Rise       ; clk             ;
;  output[20] ; clk        ; 4.721 ; 4.721 ; Rise       ; clk             ;
; q[*]        ; clk        ; 6.090 ; 6.090 ; Rise       ; clk             ;
;  q[0]       ; clk        ; 5.834 ; 5.834 ; Rise       ; clk             ;
;  q[1]       ; clk        ; 5.711 ; 5.711 ; Rise       ; clk             ;
;  q[2]       ; clk        ; 5.823 ; 5.823 ; Rise       ; clk             ;
;  q[3]       ; clk        ; 5.919 ; 5.919 ; Rise       ; clk             ;
;  q[4]       ; clk        ; 5.709 ; 5.709 ; Rise       ; clk             ;
;  q[5]       ; clk        ; 5.721 ; 5.721 ; Rise       ; clk             ;
;  q[6]       ; clk        ; 5.946 ; 5.946 ; Rise       ; clk             ;
;  q[7]       ; clk        ; 5.817 ; 5.817 ; Rise       ; clk             ;
;  q[8]       ; clk        ; 5.927 ; 5.927 ; Rise       ; clk             ;
;  q[9]       ; clk        ; 5.940 ; 5.940 ; Rise       ; clk             ;
;  q[10]      ; clk        ; 5.841 ; 5.841 ; Rise       ; clk             ;
;  q[11]      ; clk        ; 6.090 ; 6.090 ; Rise       ; clk             ;
;  q[12]      ; clk        ; 5.942 ; 5.942 ; Rise       ; clk             ;
;  q[13]      ; clk        ; 5.902 ; 5.902 ; Rise       ; clk             ;
;  q[14]      ; clk        ; 5.987 ; 5.987 ; Rise       ; clk             ;
;  q[15]      ; clk        ; 5.885 ; 5.885 ; Rise       ; clk             ;
;  q[16]      ; clk        ; 5.929 ; 5.929 ; Rise       ; clk             ;
;  q[17]      ; clk        ; 5.777 ; 5.777 ; Rise       ; clk             ;
;  q[18]      ; clk        ; 5.916 ; 5.916 ; Rise       ; clk             ;
;  q[19]      ; clk        ; 6.027 ; 6.027 ; Rise       ; clk             ;
;  q[20]      ; clk        ; 5.941 ; 5.941 ; Rise       ; clk             ;
; usedw[*]    ; clk        ; 3.891 ; 3.891 ; Rise       ; clk             ;
;  usedw[0]   ; clk        ; 3.824 ; 3.824 ; Rise       ; clk             ;
;  usedw[1]   ; clk        ; 3.891 ; 3.891 ; Rise       ; clk             ;
; wr_req      ; clk        ; 3.888 ; 3.888 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; done        ; clk        ; 4.160 ; 4.160 ; Rise       ; clk             ;
; empty       ; clk        ; 3.936 ; 3.936 ; Rise       ; clk             ;
; full        ; clk        ; 3.968 ; 3.968 ; Rise       ; clk             ;
; output[*]   ; clk        ; 4.066 ; 4.066 ; Rise       ; clk             ;
;  output[0]  ; clk        ; 4.345 ; 4.345 ; Rise       ; clk             ;
;  output[1]  ; clk        ; 4.066 ; 4.066 ; Rise       ; clk             ;
;  output[2]  ; clk        ; 4.336 ; 4.336 ; Rise       ; clk             ;
;  output[3]  ; clk        ; 4.244 ; 4.244 ; Rise       ; clk             ;
;  output[4]  ; clk        ; 4.201 ; 4.201 ; Rise       ; clk             ;
;  output[5]  ; clk        ; 4.421 ; 4.421 ; Rise       ; clk             ;
;  output[6]  ; clk        ; 4.075 ; 4.075 ; Rise       ; clk             ;
;  output[7]  ; clk        ; 4.165 ; 4.165 ; Rise       ; clk             ;
;  output[8]  ; clk        ; 4.369 ; 4.369 ; Rise       ; clk             ;
;  output[9]  ; clk        ; 4.480 ; 4.480 ; Rise       ; clk             ;
;  output[10] ; clk        ; 4.519 ; 4.519 ; Rise       ; clk             ;
;  output[11] ; clk        ; 4.325 ; 4.325 ; Rise       ; clk             ;
;  output[12] ; clk        ; 4.325 ; 4.325 ; Rise       ; clk             ;
;  output[13] ; clk        ; 4.267 ; 4.267 ; Rise       ; clk             ;
;  output[14] ; clk        ; 4.825 ; 4.825 ; Rise       ; clk             ;
;  output[15] ; clk        ; 4.335 ; 4.335 ; Rise       ; clk             ;
;  output[16] ; clk        ; 4.345 ; 4.345 ; Rise       ; clk             ;
;  output[17] ; clk        ; 4.334 ; 4.334 ; Rise       ; clk             ;
;  output[18] ; clk        ; 4.154 ; 4.154 ; Rise       ; clk             ;
;  output[19] ; clk        ; 4.134 ; 4.134 ; Rise       ; clk             ;
;  output[20] ; clk        ; 4.523 ; 4.523 ; Rise       ; clk             ;
; q[*]        ; clk        ; 5.709 ; 5.709 ; Rise       ; clk             ;
;  q[0]       ; clk        ; 5.834 ; 5.834 ; Rise       ; clk             ;
;  q[1]       ; clk        ; 5.711 ; 5.711 ; Rise       ; clk             ;
;  q[2]       ; clk        ; 5.823 ; 5.823 ; Rise       ; clk             ;
;  q[3]       ; clk        ; 5.919 ; 5.919 ; Rise       ; clk             ;
;  q[4]       ; clk        ; 5.709 ; 5.709 ; Rise       ; clk             ;
;  q[5]       ; clk        ; 5.721 ; 5.721 ; Rise       ; clk             ;
;  q[6]       ; clk        ; 5.946 ; 5.946 ; Rise       ; clk             ;
;  q[7]       ; clk        ; 5.817 ; 5.817 ; Rise       ; clk             ;
;  q[8]       ; clk        ; 5.927 ; 5.927 ; Rise       ; clk             ;
;  q[9]       ; clk        ; 5.940 ; 5.940 ; Rise       ; clk             ;
;  q[10]      ; clk        ; 5.841 ; 5.841 ; Rise       ; clk             ;
;  q[11]      ; clk        ; 6.090 ; 6.090 ; Rise       ; clk             ;
;  q[12]      ; clk        ; 5.942 ; 5.942 ; Rise       ; clk             ;
;  q[13]      ; clk        ; 5.902 ; 5.902 ; Rise       ; clk             ;
;  q[14]      ; clk        ; 5.987 ; 5.987 ; Rise       ; clk             ;
;  q[15]      ; clk        ; 5.885 ; 5.885 ; Rise       ; clk             ;
;  q[16]      ; clk        ; 5.929 ; 5.929 ; Rise       ; clk             ;
;  q[17]      ; clk        ; 5.777 ; 5.777 ; Rise       ; clk             ;
;  q[18]      ; clk        ; 5.916 ; 5.916 ; Rise       ; clk             ;
;  q[19]      ; clk        ; 6.027 ; 6.027 ; Rise       ; clk             ;
;  q[20]      ; clk        ; 5.941 ; 5.941 ; Rise       ; clk             ;
; usedw[*]    ; clk        ; 3.824 ; 3.824 ; Rise       ; clk             ;
;  usedw[0]   ; clk        ; 3.824 ; 3.824 ; Rise       ; clk             ;
;  usedw[1]   ; clk        ; 3.891 ; 3.891 ; Rise       ; clk             ;
; wr_req      ; clk        ; 3.888 ; 3.888 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                               ;
+----------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                                              ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                   ; -7.845   ; -2.687 ; N/A      ; N/A     ; -2.064              ;
;  AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; -2.569   ; 0.893  ; N/A      ; N/A     ; 0.500               ;
;  clk                                                                                               ; -7.845   ; -2.687 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS                                                                                    ; -465.648 ; -6.11  ; 0.0      ; 0.0     ; -351.231            ;
;  AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; -25.176  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk                                                                                               ; -440.472 ; -6.110 ; N/A      ; N/A     ; -351.231            ;
+----------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; U[*]      ; clk        ; 0.118  ; 0.118  ; Rise       ; clk             ;
;  U[0]     ; clk        ; 0.118  ; 0.118  ; Rise       ; clk             ;
;  U[1]     ; clk        ; -0.273 ; -0.273 ; Rise       ; clk             ;
; V[*]      ; clk        ; 0.818  ; 0.818  ; Rise       ; clk             ;
;  V[0]     ; clk        ; 0.073  ; 0.073  ; Rise       ; clk             ;
;  V[1]     ; clk        ; -0.125 ; -0.125 ; Rise       ; clk             ;
;  V[2]     ; clk        ; -0.120 ; -0.120 ; Rise       ; clk             ;
;  V[3]     ; clk        ; 0.818  ; 0.818  ; Rise       ; clk             ;
;  V[4]     ; clk        ; 0.700  ; 0.700  ; Rise       ; clk             ;
; lp        ; clk        ; 4.479  ; 4.479  ; Rise       ; clk             ;
; start     ; clk        ; 0.174  ; 0.174  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; U[*]      ; clk        ; 0.800  ; 0.800  ; Rise       ; clk             ;
;  U[0]     ; clk        ; 0.560  ; 0.560  ; Rise       ; clk             ;
;  U[1]     ; clk        ; 0.800  ; 0.800  ; Rise       ; clk             ;
; V[*]      ; clk        ; 0.749  ; 0.749  ; Rise       ; clk             ;
;  V[0]     ; clk        ; 0.675  ; 0.675  ; Rise       ; clk             ;
;  V[1]     ; clk        ; 0.749  ; 0.749  ; Rise       ; clk             ;
;  V[2]     ; clk        ; 0.745  ; 0.745  ; Rise       ; clk             ;
;  V[3]     ; clk        ; 0.266  ; 0.266  ; Rise       ; clk             ;
;  V[4]     ; clk        ; 0.292  ; 0.292  ; Rise       ; clk             ;
; lp        ; clk        ; -1.817 ; -1.817 ; Rise       ; clk             ;
; start     ; clk        ; 0.535  ; 0.535  ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; done        ; clk        ; 8.009  ; 8.009  ; Rise       ; clk             ;
; empty       ; clk        ; 7.430  ; 7.430  ; Rise       ; clk             ;
; full        ; clk        ; 7.484  ; 7.484  ; Rise       ; clk             ;
; output[*]   ; clk        ; 10.915 ; 10.915 ; Rise       ; clk             ;
;  output[0]  ; clk        ; 8.575  ; 8.575  ; Rise       ; clk             ;
;  output[1]  ; clk        ; 8.296  ; 8.296  ; Rise       ; clk             ;
;  output[2]  ; clk        ; 9.068  ; 9.068  ; Rise       ; clk             ;
;  output[3]  ; clk        ; 9.127  ; 9.127  ; Rise       ; clk             ;
;  output[4]  ; clk        ; 9.085  ; 9.085  ; Rise       ; clk             ;
;  output[5]  ; clk        ; 9.499  ; 9.499  ; Rise       ; clk             ;
;  output[6]  ; clk        ; 8.695  ; 8.695  ; Rise       ; clk             ;
;  output[7]  ; clk        ; 8.896  ; 8.896  ; Rise       ; clk             ;
;  output[8]  ; clk        ; 9.441  ; 9.441  ; Rise       ; clk             ;
;  output[9]  ; clk        ; 10.239 ; 10.239 ; Rise       ; clk             ;
;  output[10] ; clk        ; 10.100 ; 10.100 ; Rise       ; clk             ;
;  output[11] ; clk        ; 9.399  ; 9.399  ; Rise       ; clk             ;
;  output[12] ; clk        ; 9.384  ; 9.384  ; Rise       ; clk             ;
;  output[13] ; clk        ; 9.410  ; 9.410  ; Rise       ; clk             ;
;  output[14] ; clk        ; 10.915 ; 10.915 ; Rise       ; clk             ;
;  output[15] ; clk        ; 9.651  ; 9.651  ; Rise       ; clk             ;
;  output[16] ; clk        ; 9.264  ; 9.264  ; Rise       ; clk             ;
;  output[17] ; clk        ; 9.193  ; 9.193  ; Rise       ; clk             ;
;  output[18] ; clk        ; 8.886  ; 8.886  ; Rise       ; clk             ;
;  output[19] ; clk        ; 8.891  ; 8.891  ; Rise       ; clk             ;
;  output[20] ; clk        ; 9.376  ; 9.376  ; Rise       ; clk             ;
; q[*]        ; clk        ; 11.391 ; 11.391 ; Rise       ; clk             ;
;  q[0]       ; clk        ; 10.589 ; 10.589 ; Rise       ; clk             ;
;  q[1]       ; clk        ; 10.285 ; 10.285 ; Rise       ; clk             ;
;  q[2]       ; clk        ; 10.572 ; 10.572 ; Rise       ; clk             ;
;  q[3]       ; clk        ; 10.837 ; 10.837 ; Rise       ; clk             ;
;  q[4]       ; clk        ; 10.283 ; 10.283 ; Rise       ; clk             ;
;  q[5]       ; clk        ; 10.296 ; 10.296 ; Rise       ; clk             ;
;  q[6]       ; clk        ; 10.885 ; 10.885 ; Rise       ; clk             ;
;  q[7]       ; clk        ; 10.560 ; 10.560 ; Rise       ; clk             ;
;  q[8]       ; clk        ; 10.853 ; 10.853 ; Rise       ; clk             ;
;  q[9]       ; clk        ; 10.857 ; 10.857 ; Rise       ; clk             ;
;  q[10]      ; clk        ; 10.585 ; 10.585 ; Rise       ; clk             ;
;  q[11]      ; clk        ; 11.391 ; 11.391 ; Rise       ; clk             ;
;  q[12]      ; clk        ; 11.038 ; 11.038 ; Rise       ; clk             ;
;  q[13]      ; clk        ; 10.980 ; 10.980 ; Rise       ; clk             ;
;  q[14]      ; clk        ; 11.110 ; 11.110 ; Rise       ; clk             ;
;  q[15]      ; clk        ; 10.799 ; 10.799 ; Rise       ; clk             ;
;  q[16]      ; clk        ; 11.025 ; 11.025 ; Rise       ; clk             ;
;  q[17]      ; clk        ; 10.647 ; 10.647 ; Rise       ; clk             ;
;  q[18]      ; clk        ; 10.845 ; 10.845 ; Rise       ; clk             ;
;  q[19]      ; clk        ; 11.310 ; 11.310 ; Rise       ; clk             ;
;  q[20]      ; clk        ; 11.058 ; 11.058 ; Rise       ; clk             ;
; usedw[*]    ; clk        ; 7.204  ; 7.204  ; Rise       ; clk             ;
;  usedw[0]   ; clk        ; 6.968  ; 6.968  ; Rise       ; clk             ;
;  usedw[1]   ; clk        ; 7.204  ; 7.204  ; Rise       ; clk             ;
; wr_req      ; clk        ; 7.198  ; 7.198  ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; done        ; clk        ; 4.160 ; 4.160 ; Rise       ; clk             ;
; empty       ; clk        ; 3.936 ; 3.936 ; Rise       ; clk             ;
; full        ; clk        ; 3.968 ; 3.968 ; Rise       ; clk             ;
; output[*]   ; clk        ; 4.066 ; 4.066 ; Rise       ; clk             ;
;  output[0]  ; clk        ; 4.345 ; 4.345 ; Rise       ; clk             ;
;  output[1]  ; clk        ; 4.066 ; 4.066 ; Rise       ; clk             ;
;  output[2]  ; clk        ; 4.336 ; 4.336 ; Rise       ; clk             ;
;  output[3]  ; clk        ; 4.244 ; 4.244 ; Rise       ; clk             ;
;  output[4]  ; clk        ; 4.201 ; 4.201 ; Rise       ; clk             ;
;  output[5]  ; clk        ; 4.421 ; 4.421 ; Rise       ; clk             ;
;  output[6]  ; clk        ; 4.075 ; 4.075 ; Rise       ; clk             ;
;  output[7]  ; clk        ; 4.165 ; 4.165 ; Rise       ; clk             ;
;  output[8]  ; clk        ; 4.369 ; 4.369 ; Rise       ; clk             ;
;  output[9]  ; clk        ; 4.480 ; 4.480 ; Rise       ; clk             ;
;  output[10] ; clk        ; 4.519 ; 4.519 ; Rise       ; clk             ;
;  output[11] ; clk        ; 4.325 ; 4.325 ; Rise       ; clk             ;
;  output[12] ; clk        ; 4.325 ; 4.325 ; Rise       ; clk             ;
;  output[13] ; clk        ; 4.267 ; 4.267 ; Rise       ; clk             ;
;  output[14] ; clk        ; 4.825 ; 4.825 ; Rise       ; clk             ;
;  output[15] ; clk        ; 4.335 ; 4.335 ; Rise       ; clk             ;
;  output[16] ; clk        ; 4.345 ; 4.345 ; Rise       ; clk             ;
;  output[17] ; clk        ; 4.334 ; 4.334 ; Rise       ; clk             ;
;  output[18] ; clk        ; 4.154 ; 4.154 ; Rise       ; clk             ;
;  output[19] ; clk        ; 4.134 ; 4.134 ; Rise       ; clk             ;
;  output[20] ; clk        ; 4.523 ; 4.523 ; Rise       ; clk             ;
; q[*]        ; clk        ; 5.709 ; 5.709 ; Rise       ; clk             ;
;  q[0]       ; clk        ; 5.834 ; 5.834 ; Rise       ; clk             ;
;  q[1]       ; clk        ; 5.711 ; 5.711 ; Rise       ; clk             ;
;  q[2]       ; clk        ; 5.823 ; 5.823 ; Rise       ; clk             ;
;  q[3]       ; clk        ; 5.919 ; 5.919 ; Rise       ; clk             ;
;  q[4]       ; clk        ; 5.709 ; 5.709 ; Rise       ; clk             ;
;  q[5]       ; clk        ; 5.721 ; 5.721 ; Rise       ; clk             ;
;  q[6]       ; clk        ; 5.946 ; 5.946 ; Rise       ; clk             ;
;  q[7]       ; clk        ; 5.817 ; 5.817 ; Rise       ; clk             ;
;  q[8]       ; clk        ; 5.927 ; 5.927 ; Rise       ; clk             ;
;  q[9]       ; clk        ; 5.940 ; 5.940 ; Rise       ; clk             ;
;  q[10]      ; clk        ; 5.841 ; 5.841 ; Rise       ; clk             ;
;  q[11]      ; clk        ; 6.090 ; 6.090 ; Rise       ; clk             ;
;  q[12]      ; clk        ; 5.942 ; 5.942 ; Rise       ; clk             ;
;  q[13]      ; clk        ; 5.902 ; 5.902 ; Rise       ; clk             ;
;  q[14]      ; clk        ; 5.987 ; 5.987 ; Rise       ; clk             ;
;  q[15]      ; clk        ; 5.885 ; 5.885 ; Rise       ; clk             ;
;  q[16]      ; clk        ; 5.929 ; 5.929 ; Rise       ; clk             ;
;  q[17]      ; clk        ; 5.777 ; 5.777 ; Rise       ; clk             ;
;  q[18]      ; clk        ; 5.916 ; 5.916 ; Rise       ; clk             ;
;  q[19]      ; clk        ; 6.027 ; 6.027 ; Rise       ; clk             ;
;  q[20]      ; clk        ; 5.941 ; 5.941 ; Rise       ; clk             ;
; usedw[*]    ; clk        ; 3.824 ; 3.824 ; Rise       ; clk             ;
;  usedw[0]   ; clk        ; 3.824 ; 3.824 ; Rise       ; clk             ;
;  usedw[1]   ; clk        ; 3.891 ; 3.891 ; Rise       ; clk             ;
; wr_req      ; clk        ; 3.888 ; 3.888 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                               ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 29       ; 0        ; 0        ; 0        ;
; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk                                                                                               ; 515      ; 3        ; 0        ; 0        ;
; clk                                                                                               ; clk                                                                                               ; 2237     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                               ; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; 29       ; 0        ; 0        ; 0        ;
; AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] ; clk                                                                                               ; 515      ; 3        ; 0        ; 0        ;
; clk                                                                                               ; clk                                                                                               ; 2237     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 100   ; 100  ;
; Unconstrained Output Ports      ; 48    ; 48   ;
; Unconstrained Output Port Paths ; 162   ; 162  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu May 04 13:54:52 2023
Info: Command: quartus_sta AW -c AW
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AW.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.845
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.845      -440.472 clk 
    Info (332119):    -2.569       -25.176 AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] 
Info (332146): Worst-case hold slack is -2.687
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.687        -6.110 clk 
    Info (332119):     1.765         0.000 AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -351.231 clk 
    Info (332119):     0.500         0.000 AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -88.591 clk 
    Info (332119):    -0.528        -4.729 AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] 
Info (332146): Worst-case hold slack is -1.716
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.716        -4.517 clk 
    Info (332119):     0.893         0.000 AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -282.926 clk 
    Info (332119):     0.500         0.000 AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 306 megabytes
    Info: Processing ended: Thu May 04 13:54:53 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


