// Seed: 2614143370
module module_0 (
    input  tri1  id_0,
    output uwire id_1,
    output tri1  id_2
);
  wire id_4;
  ;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wor id_0,
    output logic id_1,
    inout tri0 id_2,
    output uwire id_3,
    output wand id_4,
    output tri id_5,
    output supply0 id_6
);
  final begin : LABEL_0
    id_1 <= id_2 == id_2;
  end
  module_0 modCall_1 (
      id_2,
      id_5,
      id_6
  );
endmodule
module module_2 (
    output wire id_0,
    input tri1 id_1,
    output tri id_2,
    input supply1 id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri id_6,
    input wand id_7,
    input supply0 id_8
);
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
