INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2024.1/vcxx/libexec//clang++"
   Compiling apatb_convolucion2D_hw_wrapped.cpp
   Compiling apatb_convolucion2D_hw_wrapped_util.cpp
   Compiling convolucion_accel.cpp_pre.cpp.tb.cpp
   Compiling convolution_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_convolucion2D_hw_wrapped_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Prueba superada: No se encontraron errores.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 4099
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_convolucion2D_hw_wrapped_top glbl -Oenable_linking_all_libraries -prj convolucion2D_hw_wrapped.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s convolucion2D_hw_wrapped 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_kernel_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_kernel_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_convolucion2D_hw_wrapped_Pipeline_VITIS_LOOP_60_7_VITIS_LOOP_61_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_convolucion2D_hw_wrapped_Pipeline_VITIS_LOOP_60_7_VITIS_LOOP_61_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_convolucion2D_hw_Pipeline_VITIS_LOOP_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_convolucion2D_hw_Pipeline_VITIS_LOOP_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_mul_8s_8s_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_mul_8s_8s_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_mac_muladd_8s_8s_8ns_8_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_mac_muladd_8s_8s_8ns_8_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_salida_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_salida_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_sparsemux_63_7_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_sparsemux_63_7_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_convolucion2D_hw_wrapped_Pipeline_VITIS_LOOP_46_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_convolucion2D_hw_wrapped_Pipeline_VITIS_LOOP_46_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_CONTROL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_CONTROL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/AESL_axi_s_out_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_convolucion2D_hw_wrapped_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/AESL_axi_s_in_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_sparsemux_7_2_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_sparsemux_7_2_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_sparsemux_65_7_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_sparsemux_65_7_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_convolucion2D_hw_wrapped_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_convolucion2D_hw_wrapped_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_convolucion2D_hw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_convolucion2D_hw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/AESL_axi_slave_CONTROL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CONTROL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_mul_8ns_10ns_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_mul_8ns_10ns_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_urem_8ns_3ns_2_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_urem_8ns_3ns_2_12_1_divider
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_urem_8ns_3ns_2_12_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_matriz_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_matriz_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_mul_7ns_9ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_mul_7ns_9ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolucion2D_hw_wrapped_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_matriz_...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_kernel_...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_salida_...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_urem_8n...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_urem_8n...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_mul_8ns...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_flow_co...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_convolu...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_convolu...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_mul_7ns...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_sparsem...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_mul_8s_...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_mac_mul...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_mac_mul...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_convolu...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_convolu...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_sparsem...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_sparsem...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_convolu...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_CONTROL...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_regslic...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_regslic...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_regslic...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped_regslic...
Compiling module xil_defaultlib.convolucion2D_hw_wrapped
Compiling module xil_defaultlib.fifo(DEPTH=4099,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=4099,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=4099,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=4099,WIDTH=5)
Compiling module xil_defaultlib.AESL_axi_s_in_stream
Compiling module xil_defaultlib.fifo(DEPTH=4032,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=4032,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=4032,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=4032,WIDTH=5)
Compiling module xil_defaultlib.AESL_axi_s_out_stream
Compiling module xil_defaultlib.AESL_axi_slave_CONTROL_BUS
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_convolucion2D_hw_wrapped_t...
Compiling module work.glbl
Built simulation snapshot convolucion2D_hw_wrapped

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Nov 15 21:00:37 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/convolucion2D_hw_wrapped/xsim_script.tcl
# xsim {convolucion2D_hw_wrapped} -autoloadwcfg -tclbatch {convolucion2D_hw_wrapped.tcl}
Time resolution is 1 ps
source convolucion2D_hw_wrapped.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "83285000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 83345 ns : File "/tools/Xilinx/Vitis_HLS/SSEE_Lab1/solution1/sim/verilog/convolucion2D_hw_wrapped.autotb.v" Line 448
## quit
INFO: [Common 17-206] Exiting xsim at Fri Nov 15 21:00:42 2024...
WARNING: [SIM 212-201] RTL produces unknown value 'x' or 'X' on some port, possible cause: There are uninitialized variables in the design.
Prueba superada: No se encontraron errores.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 4099
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
