*******************************************************

Circuit Description:

	Inputs:
		1
		2
		3
		6
		7
	Outputs:
		22
		23
	Gates:
		(10) = NAND(1, 3_0)
		(11) = NAND(3_1, 6)
		(16) = NAND(2_0, 11_0)
		(24) = AND(2_1, 11_1)
		(25) = XOR(16, 24)
		(19) = NAND(11_2, 7)
		(22) = NAND(10, 25_0)
		(23) = NAND(25_1, 19)
		(3_0, 3_1) = fanout(3)
		(2_0, 2_1) = fanout(2)
		(11_0, 11_1, 11_2) = fanout(11)
		(25_0, 25_1) = fanout(25)
*******************************************************

Testability:

Line Name      CC0   CC1   CO
-----------------------------
1              1     1     8
2              1     1     9
3              1     1     8
6              1     1     10
7              1     1     9
3_0            1     1     8
3_1            1     1     10
2_0            1     1     9
2_1            1     1     9
10             3     2     6
11             3     2     8
11_0           3     2     8
11_1           3     2     8
11_2           3     2     8
16             4     2     6
24             2     4     6
19             4     2     6
25             7     5     3
25_0           7     5     3
25_1           7     5     3
22             8     4     0
23             8     5     0
*******************************************************

Top 10% Hardest Lines to Test:

S0: 6, 3_1
S1: 6, 3_1
