library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity CounterWithDisplay is
    Port (
        CLK : in STD_LOGIC;
        RST : in STD_LOGIC;
        EN : in STD_LOGIC;
        UpDown : in STD_LOGIC;
        SEG : out STD_LOGIC_VECTOR (6 downto 0) -- 7-segment display output
    );
end CounterWithDisplay;

architecture Behavioral of CounterWithDisplay is
    signal Q : STD_LOGIC_VECTOR (3 downto 0); -- Counter output

    component UpDownCounter is
        Port (
            CLK : in STD_LOGIC;
            RST : in STD_LOGIC;
            EN : in STD_LOGIC;
            UpDown : in STD_LOGIC;
            Q : out STD_LOGIC_VECTOR (3 downto 0)
        );
    end component;

    component SevenSegmentDecoder is
        Port (
            BCD : in STD_LOGIC_VECTOR (3 downto 0);
            SEG : out STD_LOGIC_VECTOR (6 downto 0)
        );
    end component;

begin
    -- Instantiate the Up/Down counter
    uut_counter: UpDownCounter Port Map (
        CLK => CLK,
        RST => RST,
        EN => EN,
        UpDown => UpDown,
        Q => Q
    );

    -- Instantiate the 7-segment display decoder
    uut_decoder: SevenSegmentDecoder Port Map (
        BCD => Q,
        SEG => SEG
    );
end Behavioral;
