

================================================================
== Vivado HLS Report for 'sobel'
================================================================
* Date:           Tue Jun 13 19:07:51 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Sobel_Kernel_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  5767641|  6828505|  5767642|  6828506|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+-------------------+-----------+-----------+-----------------+----------+
        |                        |      Latency      |     Iteration     |  Initiation Interval  |       Trip      |          |
        |        Loop Name       |   min   |   max   |      Latency      |  achieved |   target  |      Count      | Pipelined|
        +------------------------+---------+---------+-------------------+-----------+-----------+-----------------+----------+
        |- Loop 1                |  5767640|  6828504| 1441910 ~ 1707126 |          -|          -|                4|    no    |
        | + memcpy..in_pointer   |   133121|   133121|                  3|          1|          1|           133120|    yes   |
        | + main_comp_L          |   523305|   523305|                 46|          4|          1|           130816|    yes   |
        | + memcpy.out_pointer.  |        0|   262144|                  3|          1|          1|    0 ~ 262143   |    yes   |
        | + memcpy..in_pointer   |   133121|   133121|                  3|          1|          1|           133120|    yes   |
        | + main_comp_L          |   523305|   523305|                 46|          4|          1|           130816|    yes   |
        | + memcpy.out_pointer.  |   129025|   132097|                  3|          1|          1| 129024 ~ 132096 |    yes   |
        +------------------------+---------+---------+-------------------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|   2745|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      0|    3452|   4393|
|Memory           |      256|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    594|
|Register         |        -|      -|    1239|     38|
+-----------------+---------+-------+--------+-------+
|Total            |      260|      4|    4691|   7770|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       92|      1|       4|     14|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+------+------+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------+-------------------------+---------+-------+------+------+
    |sobel_CONTROL_BUS_s_axi_U  |sobel_CONTROL_BUS_s_axi  |        0|      0|   112|   168|
    |sobel_INPUT_r_m_axi_U      |sobel_INPUT_r_m_axi      |        2|      0|   548|   700|
    |sobel_OUTPUT_r_m_axi_U     |sobel_OUTPUT_r_m_axi     |        2|      0|   548|   700|
    |sobel_dsqrt_64ns_cud_U2    |sobel_dsqrt_64ns_cud     |        0|      0|  1832|  2180|
    |sobel_sitodp_32s_bkb_U1    |sobel_sitodp_32s_bkb     |        0|      0|   412|   645|
    +---------------------------+-------------------------+---------+-------+------+------+
    |Total                      |                         |        4|      0|  3452|  4393|
    +---------------------------+-------------------------+---------+-------+------+------+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |sobel_mac_muladd_eOg_U4  |sobel_mac_muladd_eOg  | i0 + i1 * i1 |
    |sobel_mac_muladd_eOg_U6  |sobel_mac_muladd_eOg  | i0 + i1 * i1 |
    |sobel_mul_mul_11sdEe_U3  |sobel_mul_mul_11sdEe  |    i0 * i0   |
    |sobel_mul_mul_11sdEe_U5  |sobel_mul_mul_11sdEe  |    i0 * i0   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------------+-----------------+---------+---+----+--------+-----+------+-------------+
    |    Memory   |      Module     | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +-------------+-----------------+---------+---+----+--------+-----+------+-------------+
    |image_in_U   |sobel_image_in   |      128|  0|   0|  133120|    8|     1|      1064960|
    |image_out_U  |sobel_image_out  |      128|  0|   0|  132096|    8|     1|      1056768|
    +-------------+-----------------+---------+---+----+--------+-----+------+-------------+
    |Total        |                 |      256|  0|   0|  265216|   16|     2|      2121728|
    +-------------+-----------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |conv1_1_1_fu_1665_p2             |     +    |      0|  0|   11|          11|          11|
    |conv1_1_fu_953_p2                |     +    |      0|  0|   11|          11|          11|
    |conv1_3_1_fu_1706_p2             |     +    |      0|  0|    4|          11|          11|
    |conv1_3_fu_994_p2                |     +    |      0|  0|    4|          11|          11|
    |conv2_1_1_fu_1671_p2             |     +    |      0|  0|    9|           9|           9|
    |conv2_1_fu_959_p2                |     +    |      0|  0|    9|           9|           9|
    |conv2_4_1_fu_1726_p2             |     +    |      0|  0|   11|          11|          11|
    |conv2_4_fu_1014_p2               |     +    |      0|  0|   11|          11|          11|
    |i_1_1_dup_fu_1415_p2             |     +    |      0|  0|    8|           1|           8|
    |i_1_dup_fu_703_p2                |     +    |      0|  0|    8|           1|           8|
    |in_pointer2_sum7_fu_1357_p2      |     +    |      0|  0|   33|          33|          33|
    |in_pointer2_sum_fu_645_p2        |     +    |      0|  0|   33|          33|          33|
    |indvar_flatten_next8_fu_1395_p2  |     +    |      0|  0|   17|          17|           1|
    |indvar_flatten_next_fu_683_p2    |     +    |      0|  0|   17|          17|           1|
    |indvar_next1_1_fu_2019_p2        |     +    |      0|  0|   18|          18|           1|
    |indvar_next1_fu_1324_p2          |     +    |      0|  0|   32|          32|           1|
    |indvar_next_1_fu_1378_p2         |     +    |      0|  0|   18|          18|           1|
    |indvar_next_fu_666_p2            |     +    |      0|  0|   18|          18|           1|
    |j_1_1_fu_1481_p2                 |     +    |      0|  0|   10|          10|           1|
    |j_1_fu_769_p2                    |     +    |      0|  0|   10|          10|           1|
    |k_1_1_fu_2036_p2                 |     +    |      0|  0|    4|           4|           2|
    |out_pointer4_sum9_fu_1971_p2     |     +    |      0|  0|   34|          34|          34|
    |out_pointer4_sum_fu_1282_p2      |     +    |      0|  0|   33|          33|          33|
    |sh_assign_2_fu_1785_p2           |     +    |      0|  0|   12|          11|          12|
    |sh_assign_fu_1073_p2             |     +    |      0|  0|   12|          11|          12|
    |tmp13_fu_1544_p2                 |     +    |      0|  0|   12|          12|          12|
    |tmp14_fu_1580_p2                 |     +    |      0|  0|   11|          11|          11|
    |tmp15_fu_1451_p2                 |     +    |      0|  0|   10|           2|          10|
    |tmp3_fu_832_p2                   |     +    |      0|  0|   12|          12|          12|
    |tmp6_fu_868_p2                   |     +    |      0|  0|   11|          11|          11|
    |tmp7_fu_739_p2                   |     +    |      0|  0|   10|           2|          10|
    |tmp_10_fu_878_p2                 |     +    |      0|  0|   18|          18|          18|
    |tmp_12_1_fu_1554_p2              |     +    |      0|  0|   18|          18|          18|
    |tmp_14_fu_758_p2                 |     +    |      0|  0|   19|          19|          19|
    |tmp_15_1_fu_1590_p2              |     +    |      0|  0|   18|          18|          18|
    |tmp_16_fu_792_p2                 |     +    |      0|  0|   19|          19|          19|
    |tmp_19_fu_892_p2                 |     +    |      0|  0|   18|          18|          18|
    |tmp_21_fu_819_p2                 |     +    |      0|  0|   18|          18|          18|
    |tmp_22_1_fu_1470_p2              |     +    |      0|  0|   19|          19|          19|
    |tmp_23_fu_855_p2                 |     +    |      0|  0|   18|          18|          18|
    |tmp_25_1_fu_1504_p2              |     +    |      0|  0|   19|          19|          19|
    |tmp_29_1_fu_1604_p2              |     +    |      0|  0|   18|          18|          18|
    |tmp_32_fu_1330_p2                |     +    |      0|  0|   32|          32|          32|
    |tmp_33_1_fu_1531_p2              |     +    |      0|  0|   18|          18|          18|
    |tmp_37_1_fu_1567_p2              |     +    |      0|  0|   18|          18|          18|
    |tmp_51_1_fu_2025_p2              |     +    |      0|  0|   18|          18|          11|
    |tmp_8_fu_842_p2                  |     +    |      0|  0|   18|          18|          18|
    |conv1_2_1_fu_1701_p2             |     -    |      0|  0|    4|          11|          11|
    |conv1_2_fu_989_p2                |     -    |      0|  0|    4|          11|          11|
    |conv1_fu_943_p2                  |     -    |      0|  0|    9|           9|           9|
    |conv1_s_fu_1655_p2               |     -    |      0|  0|    9|           9|           9|
    |conv2_2_1_fu_1681_p2             |     -    |      0|  0|    4|          10|          10|
    |conv2_2_fu_969_p2                |     -    |      0|  0|    4|          10|          10|
    |conv2_3_1_fu_1687_p2             |     -    |      0|  0|    4|          10|          10|
    |conv2_3_fu_975_p2                |     -    |      0|  0|    4|          10|          10|
    |p_Val2_7_i_i1_fu_1871_p2         |     -    |      0|  0|   32|           1|          32|
    |p_Val2_7_i_i_fu_1159_p2          |     -    |      0|  0|   32|           1|          32|
    |tmp1_fu_802_p2                   |     -    |      0|  0|    9|           9|           9|
    |tmp8_1_fu_1622_p2                |     -    |      0|  0|    9|           9|           9|
    |tmp8_fu_910_p2                   |     -    |      0|  0|    9|           9|           9|
    |tmp_43_fu_1514_p2                |     -    |      0|  0|    9|           9|           9|
    |tmp_i_i1_23_fu_1799_p2           |     -    |      0|  0|   11|          10|          11|
    |tmp_i_i_11_fu_1087_p2            |     -    |      0|  0|   11|          10|          11|
    |or_cond_fu_1228_p2               |    and   |      0|  0|    1|           1|           1|
    |exitcond2_fu_623_p2              |   icmp   |      0|  0|    2|           4|           5|
    |exitcond3_1_fu_1372_p2           |   icmp   |      0|  0|    7|          18|          18|
    |exitcond3_fu_660_p2              |   icmp   |      0|  0|    7|          18|          18|
    |exitcond4_1_fu_2014_p2           |   icmp   |      0|  0|    7|          19|          19|
    |exitcond4_fu_1319_p2             |   icmp   |      0|  0|   11|          32|          32|
    |exitcond_flatten9_fu_1389_p2     |   icmp   |      0|  0|    6|          17|          10|
    |exitcond_flatten_fu_677_p2       |   icmp   |      0|  0|    6|          17|          10|
    |exitcond_fu_689_p2               |   icmp   |      0|  0|    4|          10|           2|
    |exitcond_s_fu_1401_p2            |   icmp   |      0|  0|    4|          10|           2|
    |icmp1_fu_1892_p2                 |   icmp   |      0|  0|    9|          24|           1|
    |icmp_fu_1180_p2                  |   icmp   |      0|  0|    9|          24|           1|
    |tmp_10_1_fu_1939_p2              |   icmp   |      0|  0|    2|           3|           2|
    |tmp_5_fu_1216_p2                 |   icmp   |      0|  0|    2|           4|           1|
    |tmp_6_1_fu_1925_p2               |   icmp   |      0|  0|    2|           3|           2|
    |tmp_6_fu_1222_p2                 |   icmp   |      0|  0|    2|           4|           3|
    |tmp_s_fu_1243_p2                 |   icmp   |      0|  0|    2|           4|           1|
    |tmp_55_i_i1_fu_1829_p2           |   lshr   |      0|  0|  157|          53|          53|
    |tmp_55_i_i_fu_1117_p2            |   lshr   |      0|  0|  157|          53|          53|
    |k_1_s_fu_1340_p2                 |    or    |      0|  0|    5|           3|           1|
    |target_off_1_1_fu_1930_p2        |    or    |      0|  0|   26|          20|          11|
    |target_off_1_fu_1234_p2          |    or    |      0|  0|   26|          20|          11|
    |tmp_3_fu_1265_p2                 |    or    |      0|  0|    1|           1|           1|
    |tmp_8_1_cast_mid2_v_fu_1437_p2   |    or    |      0|  0|   23|          18|           1|
    |tmp_8_cast_mid2_v_fu_725_p2      |    or    |      0|  0|   23|          18|           1|
    |tmp_9_1_cast_mid2_v_fu_1487_p2   |    or    |      0|  0|   23|          18|          10|
    |tmp_9_cast_mid2_v_fu_775_p2      |    or    |      0|  0|   23|          18|          10|
    |j_mid2_17_fu_1407_p3             |  select  |      0|  0|   10|           1|           1|
    |j_mid2_fu_695_p3                 |  select  |      0|  0|   10|           1|           1|
    |offset_3_fu_1271_p3              |  select  |      0|  0|   19|           1|          18|
    |p_Val2_11_fu_1876_p3             |  select  |      0|  0|   32|           1|          32|
    |p_Val2_3_fu_1151_p3              |  select  |      0|  0|   32|           1|          32|
    |p_Val2_5_fu_1164_p3              |  select  |      0|  0|   32|           1|          32|
    |p_Val2_9_fu_1863_p3              |  select  |      0|  0|   32|           1|          32|
    |p_offset_1_cast1_fu_1959_p3      |  select  |      0|  0|   18|           1|          18|
    |p_offset_1_cast_fu_1998_p3       |  select  |      0|  0|   18|           1|          18|
    |p_offset_1_fu_1991_p3            |  select  |      0|  0|   18|           1|          18|
    |p_source_off_fu_1297_p3          |  select  |      0|  0|   12|           1|          12|
    |p_target_off_1_fu_1944_p3        |  select  |      0|  0|   32|           1|          20|
    |p_target_off_fu_1249_p3          |  select  |      0|  0|   32|           1|           1|
    |sh_assign_1_fu_1097_p3           |  select  |      0|  0|   12|           1|          12|
    |sh_assign_3_fu_1809_p3           |  select  |      0|  0|   12|           1|          12|
    |source_off_3_fu_1304_p3          |  select  |      0|  0|   12|           1|          11|
    |target_off_3_1_fu_1951_p3        |  select  |      0|  0|   32|           1|          32|
    |target_off_3_fu_1257_p3          |  select  |      0|  0|   32|           1|          32|
    |tmp_24_mid2_v_v_fu_709_p3        |  select  |      0|  0|    8|           1|           8|
    |tmp_7_1_mid2_v_v_fu_1421_p3      |  select  |      0|  0|    8|           1|           8|
    |tmp_57_i_i1_fu_1835_p2           |    shl   |      0|  0|  429|         136|         136|
    |tmp_57_i_i_fu_1123_p2            |    shl   |      0|  0|  429|         136|         136|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0| 2745|        1605|        1736|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |INPUT_r_ARADDR                   |  32|          3|   32|         96|
    |INPUT_r_blk_n_AR                 |   1|          2|    1|          2|
    |INPUT_r_blk_n_R                  |   1|          2|    1|          2|
    |OUTPUT_r_AWADDR                  |  32|          3|   32|         96|
    |OUTPUT_r_AWLEN                   |  32|          3|   32|         96|
    |OUTPUT_r_blk_n_AW                |   1|          2|    1|          2|
    |OUTPUT_r_blk_n_B                 |   1|          2|    1|          2|
    |OUTPUT_r_blk_n_W                 |   1|          2|    1|          2|
    |ap_NS_fsm                        |  72|         41|    1|         41|
    |ap_enable_reg_pp0_iter2          |   1|          2|    1|          2|
    |ap_enable_reg_pp1_iter11         |   1|          2|    1|          2|
    |ap_enable_reg_pp2_iter2          |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter2          |   1|          2|    1|          2|
    |ap_enable_reg_pp4_iter11         |   1|          2|    1|          2|
    |ap_enable_reg_pp5_iter2          |   1|          2|    1|          2|
    |ap_sig_ioackin_INPUT_r_ARREADY   |   1|          2|    1|          2|
    |ap_sig_ioackin_OUTPUT_r_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_OUTPUT_r_WREADY   |   1|          2|    1|          2|
    |grp_fu_566_p0                    |  32|          3|   32|         96|
    |i_phi_fu_481_p4                  |   8|          2|    8|         16|
    |i_reg_477                        |   8|          2|    8|         16|
    |i_s_phi_fu_537_p4                |   8|          2|    8|         16|
    |i_s_reg_533                      |   8|          2|    8|         16|
    |image_in_address0                |  36|         10|   18|        180|
    |image_in_address1                |  36|         10|   18|        180|
    |image_out_address0               |  18|          7|   18|        126|
    |image_out_d0                     |   8|          4|    8|         32|
    |indvar1_1_reg_555                |  18|          2|   18|         36|
    |indvar1_reg_499                  |  32|          2|   32|         64|
    |indvar_1_phi_fu_514_p4           |  18|          2|   18|         36|
    |indvar_1_reg_510                 |  18|          2|   18|         36|
    |indvar_flatten7_phi_fu_526_p4    |  17|          2|   17|         34|
    |indvar_flatten7_reg_522          |  17|          2|   17|         34|
    |indvar_flatten_phi_fu_470_p4     |  17|          2|   17|         34|
    |indvar_flatten_reg_466           |  17|          2|   17|         34|
    |indvar_phi_fu_458_p4             |  18|          2|   18|         36|
    |indvar_reg_454                   |  18|          2|   18|         36|
    |j_phi_fu_492_p4                  |  10|          2|   10|         20|
    |j_reg_488                        |  10|          2|   10|         20|
    |j_s_phi_fu_548_p4                |  10|          2|   10|         20|
    |j_s_reg_544                      |  10|          2|   10|         20|
    |k_reg_442                        |   4|          2|    4|          8|
    |reg_580                          |   8|          2|    8|         16|
    |reg_585                          |   8|          2|    8|         16|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 594|        154|  487|       1535|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |INPUT_addr_1_reg_2333                           |  32|   0|   32|          0|
    |INPUT_addr_reg_2114                             |  32|   0|   32|          0|
    |OUTPUT_addr_1_reg_2503                          |  32|   0|   32|          0|
    |OUTPUT_addr_reg_2293                            |  32|   0|   32|          0|
    |ap_CS_fsm                                       |  40|   0|   40|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter10                        |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter11                        |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter5                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter6                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter7                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter8                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter9                         |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                         |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond3_reg_2120    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_indvar_reg_454        |  18|   0|   18|          0|
    |ap_pipeline_reg_pp2_iter1_exitcond4_reg_2308    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp3_iter1_exitcond3_1_reg_2339  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp3_iter1_indvar_1_reg_510      |  18|   0|   18|          0|
    |ap_pipeline_reg_pp5_iter1_exitcond4_1_reg_2513  |   1|   0|    1|          0|
    |ap_reg_ioackin_INPUT_r_ARREADY                  |   1|   0|    1|          0|
    |ap_reg_ioackin_OUTPUT_r_AWREADY                 |   1|   0|    1|          0|
    |ap_reg_ioackin_OUTPUT_r_WREADY                  |   1|   0|    1|          0|
    |conv1_1_1_reg_2448                              |  11|   0|   11|          0|
    |conv1_1_reg_2229                                |  11|   0|   11|          0|
    |conv1_3_1_reg_2458                              |  11|   0|   11|          0|
    |conv1_3_reg_2239                                |  11|   0|   11|          0|
    |conv2_3_1_reg_2453                              |  10|   0|   10|          0|
    |conv2_3_reg_2234                                |  10|   0|   10|          0|
    |exitcond3_1_reg_2339                            |   1|   0|    1|          0|
    |exitcond3_reg_2120                              |   1|   0|    1|          0|
    |exitcond4_1_reg_2513                            |   1|   0|    1|          0|
    |exitcond4_reg_2308                              |   1|   0|    1|          0|
    |exitcond_flatten9_reg_2348                      |   1|   0|    1|          0|
    |exitcond_flatten_reg_2129                       |   1|   0|    1|          0|
    |i_reg_477                                       |   8|   0|    8|          0|
    |i_s_reg_533                                     |   8|   0|    8|          0|
    |indvar1_1_reg_555                               |  18|   0|   18|          0|
    |indvar1_reg_499                                 |  32|   0|   32|          0|
    |indvar_1_reg_510                                |  18|   0|   18|          0|
    |indvar_flatten7_reg_522                         |  17|   0|   17|          0|
    |indvar_flatten_next8_reg_2352                   |  17|   0|   17|          0|
    |indvar_flatten_next_reg_2133                    |  17|   0|   17|          0|
    |indvar_flatten_reg_466                          |  17|   0|   17|          0|
    |indvar_next_1_reg_2343                          |  18|   0|   18|          0|
    |indvar_next_reg_2124                            |  18|   0|   18|          0|
    |indvar_reg_454                                  |  18|   0|   18|          0|
    |j_1_1_reg_2398                                  |  10|   0|   10|          0|
    |j_1_reg_2179                                    |  10|   0|   10|          0|
    |j_cast1_18_reg_2383                             |  10|   0|   19|          9|
    |j_cast1_reg_2164                                |  10|   0|   19|          9|
    |j_mid2_17_reg_2357                              |  10|   0|   10|          0|
    |j_mid2_reg_2138                                 |  10|   0|   10|          0|
    |j_reg_488                                       |  10|   0|   10|          0|
    |j_s_reg_544                                     |  10|   0|   10|          0|
    |k_1_1_reg_2527                                  |   4|   0|    4|          0|
    |k_1_s_reg_2322                                  |   2|   0|    3|          1|
    |k_reg_442                                       |   4|   0|    4|          0|
    |offset_3_cast_reg_2303                          |   8|   0|   32|         24|
    |offset_3_reg_2288                               |   8|   0|   19|         11|
    |offset_cast_reg_2096                            |   8|   0|   19|         11|
    |offset_fu_212                                   |   8|   0|   18|         10|
    |or_cond_reg_2273                                |   1|   0|    1|          0|
    |p_1_reg_2468                                    |  22|   0|   22|          0|
    |p_Result_2_reg_2478                             |   1|   0|    1|          0|
    |p_Result_s_reg_2259                             |   1|   0|    1|          0|
    |p_Val2_3_reg_2264                               |  32|   0|   32|          0|
    |p_Val2_9_reg_2483                               |  32|   0|   32|          0|
    |p_offset_1_cast1_reg_2498                       |   8|   0|   32|         24|
    |p_offset_1_cast_reg_2508                        |   8|   0|   19|         11|
    |p_reg_2249                                      |  22|   0|   22|          0|
    |reg_574                                         |   8|   0|    8|          0|
    |reg_580                                         |   8|   0|    8|          0|
    |reg_585                                         |   8|   0|    8|          0|
    |reg_590                                         |  64|   0|   64|          0|
    |reg_595                                         |  64|   0|   64|          0|
    |reg_599                                         |   8|   0|    8|          0|
    |source_off_3_cast_reg_2298                      |   1|   0|   32|         31|
    |target_off_3_reg_2278                           |  32|   0|   32|          0|
    |target_off_fu_216                               |  32|   0|   32|          0|
    |tmp1_reg_2189                                   |   9|   0|    9|          0|
    |tmp21_reg_2413                                  |  10|   0|   11|          1|
    |tmp4_reg_2194                                   |  10|   0|   11|          1|
    |tmp8_1_reg_2443                                 |   9|   0|    9|          0|
    |tmp8_reg_2224                                   |   9|   0|    9|          0|
    |tmp_1_1_reg_2328                                |   2|   0|   20|         18|
    |tmp_1_reg_2109                                  |   3|   0|   20|         17|
    |tmp_24_mid2_reg_2154                            |   8|   0|   18|         10|
    |tmp_24_mid2_v_v_reg_2147                        |   8|   0|    8|          0|
    |tmp_27_reg_2244                                 |  22|   0|   22|          0|
    |tmp_2_reg_2104                                  |   3|   0|    3|          0|
    |tmp_3_reg_2283                                  |   1|   0|    1|          0|
    |tmp_41_1_reg_2463                               |  22|   0|   22|          0|
    |tmp_43_reg_2408                                 |   9|   0|    9|          0|
    |tmp_6_1_reg_2492                                |   1|   0|    1|          0|
    |tmp_7_1_mid2_reg_2373                           |   8|   0|   18|         10|
    |tmp_7_1_mid2_v_v_reg_2366                       |   8|   0|    8|          0|
    |tmp_7_cast1_reg_2080                            |  34|   0|   34|          0|
    |tmp_7_cast_reg_2085                             |  33|   0|   33|          0|
    |tmp_8_cast_reg_2090                             |  33|   0|   33|          0|
    |exitcond_flatten9_reg_2348                      |   0|   1|    1|          0|
    |exitcond_flatten_reg_2129                       |   0|   1|    1|          0|
    |j_mid2_17_reg_2357                              |   0|  10|   10|          0|
    |j_mid2_reg_2138                                 |   0|  10|   10|          0|
    |tmp_24_mid2_v_v_reg_2147                        |   0|   8|    8|          0|
    |tmp_7_1_mid2_v_v_reg_2366                       |   0|   8|    8|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |1239|  38| 1475|        198|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWADDR   |  in |    5|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARADDR   |  in |    5|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |     sobel    | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |     sobel    | return value |
|interrupt                  | out |    1| ap_ctrl_hs |     sobel    | return value |
|m_axi_INPUT_r_AWVALID      | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWREADY      |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWADDR       | out |   32|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWID         | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWLEN        | out |    8|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWSIZE       | out |    3|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWBURST      | out |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWLOCK       | out |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWCACHE      | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWPROT       | out |    3|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWQOS        | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWREGION     | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWUSER       | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WVALID       | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WREADY       |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WDATA        | out |   32|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WSTRB        | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WLAST        | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WID          | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WUSER        | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARVALID      | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARREADY      |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARADDR       | out |   32|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARID         | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARLEN        | out |    8|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARSIZE       | out |    3|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARBURST      | out |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARLOCK       | out |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARCACHE      | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARPROT       | out |    3|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARQOS        | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARREGION     | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARUSER       | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RVALID       |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RREADY       | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RDATA        |  in |   32|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RLAST        |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RID          |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RUSER        |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RRESP        |  in |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_BVALID       |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_BREADY       | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_BRESP        |  in |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_BID          |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_BUSER        |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWVALID     | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWREADY     |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWADDR      | out |   32|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWID        | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWLEN       | out |    8|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWSIZE      | out |    3|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWBURST     | out |    2|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWLOCK      | out |    2|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWCACHE     | out |    4|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWPROT      | out |    3|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWQOS       | out |    4|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWREGION    | out |    4|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWUSER      | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_WVALID      | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_WREADY      |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_WDATA       | out |   32|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_WSTRB       | out |    4|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_WLAST       | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_WID         | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_WUSER       | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARVALID     | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARREADY     |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARADDR      | out |   32|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARID        | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARLEN       | out |    8|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARSIZE      | out |    3|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARBURST     | out |    2|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARLOCK      | out |    2|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARCACHE     | out |    4|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARPROT      | out |    3|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARQOS       | out |    4|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARREGION    | out |    4|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARUSER      | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_RVALID      |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_RREADY      | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_RDATA       |  in |   32|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_RLAST       |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_RID         |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_RUSER       |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_RRESP       |  in |    2|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_BVALID      |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_BREADY      | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_BRESP       |  in |    2|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_BID         |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_BUSER       |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 4, depth = 46
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 4, depth = 46
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 132
* Pipeline: 6
  Pipeline-0: II = 1, D = 3, States = { 10 11 12 }
  Pipeline-1: II = 4, D = 46, States = { 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 }
  Pipeline-2: II = 1, D = 3, States = { 62 63 64 }
  Pipeline-3: II = 1, D = 3, States = { 73 74 75 }
  Pipeline-4: II = 4, D = 46, States = { 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 }
  Pipeline-5: II = 1, D = 3, States = { 125 126 127 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	13  / (exitcond3)
	11  / (!exitcond3)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
	14  / true
14 --> 
	60  / (exitcond_flatten)
	15  / (!exitcond_flatten)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	14  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	65  / (exitcond4)
	63  / (!exitcond4)
63 --> 
	64  / true
64 --> 
	62  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	76  / (exitcond3_1)
	74  / (!exitcond3_1)
74 --> 
	75  / true
75 --> 
	73  / true
76 --> 
	77  / true
77 --> 
	123  / (exitcond_flatten9)
	78  / (!exitcond_flatten9)
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	77  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	128  / (exitcond4_1)
	126  / (!exitcond4_1)
126 --> 
	127  / true
127 --> 
	125  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: offset (5)  [1/1] 0.00ns
:0  %offset = alloca i18

ST_1: target_off (6)  [1/1] 0.00ns
:1  %target_off = alloca i32

ST_1: out_pointer_read (7)  [1/1] 1.00ns
:2  %out_pointer_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_pointer)

ST_1: in_pointer_read (8)  [1/1] 1.00ns
:3  %in_pointer_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_pointer)

ST_1: tmp_7_cast1 (9)  [1/1] 0.00ns
:4  %tmp_7_cast1 = sext i32 %out_pointer_read to i34

ST_1: tmp_7_cast (10)  [1/1] 0.00ns
:5  %tmp_7_cast = sext i32 %out_pointer_read to i33

ST_1: tmp_8_cast (11)  [1/1] 0.00ns
:6  %tmp_8_cast = sext i32 %in_pointer_read to i33

ST_1: StgValue_140 (12)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUTPUT_r), !map !353

ST_1: StgValue_141 (13)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %INPUT_r), !map !357

ST_1: StgValue_142 (14)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @sobel_str) nounwind

ST_1: image_in (15)  [1/1] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:15
:10  %image_in = alloca [133120 x i8], align 16

ST_1: image_out (16)  [1/1] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:16
:11  %image_out = alloca [132096 x i8], align 16

ST_1: StgValue_145 (17)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:8
:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_146 (18)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:9
:13  call void (...)* @_ssdm_op_SpecInterface(i8* %INPUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_147 (19)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:9
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %in_pointer, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_148 (20)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:10
:15  call void (...)* @_ssdm_op_SpecInterface(i8* %OUTPUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_149 (21)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:10
:16  call void (...)* @_ssdm_op_SpecInterface(i32 %out_pointer, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle2, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_150 (22)  [1/1] 1.57ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:24
:17  br label %1


 <State 2>: 3.25ns
ST_2: k (24)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:24
:0  %k = phi i4 [ 0, %0 ], [ %k_1_1, %burst.wr.end.1 ]

ST_2: offset_load (25)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:24
:1  %offset_load = load i18* %offset

ST_2: offset_cast (26)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:24
:2  %offset_cast = zext i18 %offset_load to i19

ST_2: exitcond2 (27)  [1/1] 1.88ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:24
:3  %exitcond2 = icmp eq i4 %k, -8

ST_2: StgValue_155 (28)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:24
:4  br i1 %exitcond2, label %9, label %5

ST_2: tmp_2 (30)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:24
:0  %tmp_2 = trunc i4 %k to i3

ST_2: tmp_1 (33)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
:3  %tmp_1 = call i20 @_ssdm_op_BitConcatenate.i20.i3.i17(i3 %tmp_2, i17 0)

ST_2: tmp_2_cast (34)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
:4  %tmp_2_cast = zext i20 %tmp_1 to i33

ST_2: in_pointer2_sum (35)  [1/1] 2.44ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
:5  %in_pointer2_sum = add i33 %tmp_8_cast, %tmp_2_cast

ST_2: in_pointer2_sum_cast (36)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
:6  %in_pointer2_sum_cast = sext i33 %in_pointer2_sum to i64

ST_2: INPUT_addr (37)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
:7  %INPUT_addr = getelementptr inbounds i8* %INPUT_r, i64 %in_pointer2_sum_cast

ST_2: StgValue_162 (455)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:78
:0  ret void


 <State 3>: 8.75ns
ST_3: INPUT_addr_rd_req (38)  [7/7] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
:8  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 133120)


 <State 4>: 8.75ns
ST_4: INPUT_addr_rd_req (38)  [6/7] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
:8  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 133120)


 <State 5>: 8.75ns
ST_5: INPUT_addr_rd_req (38)  [5/7] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
:8  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 133120)


 <State 6>: 8.75ns
ST_6: INPUT_addr_rd_req (38)  [4/7] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
:8  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 133120)


 <State 7>: 8.75ns
ST_7: INPUT_addr_rd_req (38)  [3/7] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
:8  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 133120)


 <State 8>: 8.75ns
ST_8: INPUT_addr_rd_req (38)  [2/7] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
:8  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 133120)


 <State 9>: 8.75ns
ST_9: empty_13 (31)  [1/1] 0.00ns
:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_9: tmp (32)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:24
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

ST_9: INPUT_addr_rd_req (38)  [1/7] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
:8  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 133120)

ST_9: StgValue_172 (39)  [1/1] 1.57ns
:9  br label %burst.rd.header.0


 <State 10>: 2.31ns
ST_10: indvar (41)  [1/1] 0.00ns
burst.rd.header.0:0  %indvar = phi i18 [ 0, %5 ], [ %indvar_next, %burst.rd.body.0 ]

ST_10: exitcond3 (42)  [1/1] 2.31ns
burst.rd.header.0:1  %exitcond3 = icmp eq i18 %indvar, -129024

ST_10: indvar_next (43)  [1/1] 2.08ns
burst.rd.header.0:2  %indvar_next = add i18 %indvar, 1

ST_10: StgValue_176 (44)  [1/1] 0.00ns
burst.rd.header.0:3  br i1 %exitcond3, label %burst.rd.end.0.preheader.preheader, label %burst.rd.body.0


 <State 11>: 8.75ns
ST_11: INPUT_addr_read (50)  [1/1] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.rd.body.0:4  %INPUT_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_addr)


 <State 12>: 2.71ns
ST_12: empty_14 (46)  [1/1] 0.00ns
burst.rd.body.0:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 133120, i64 133120, i64 133120) nounwind

ST_12: burstread_rbegin (47)  [1/1] 0.00ns
burst.rd.body.0:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

ST_12: StgValue_180 (48)  [1/1] 0.00ns
burst.rd.body.0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)

ST_12: StgValue_181 (49)  [1/1] 0.00ns
burst.rd.body.0:3  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memcpy_OC_OC_in_poi)

ST_12: tmp_4 (51)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.rd.body.0:5  %tmp_4 = zext i18 %indvar to i64

ST_12: image_in_addr (52)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.rd.body.0:6  %image_in_addr = getelementptr [133120 x i8]* %image_in, i64 0, i64 %tmp_4

ST_12: StgValue_184 (53)  [1/1] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.rd.body.0:7  store i8 %INPUT_addr_read, i8* %image_in_addr, align 1

ST_12: burstread_rend_0 (54)  [1/1] 0.00ns
burst.rd.body.0:8  %burstread_rend_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

ST_12: StgValue_186 (55)  [1/1] 0.00ns
burst.rd.body.0:9  br label %burst.rd.header.0


 <State 13>: 1.57ns
ST_13: StgValue_187 (57)  [1/1] 1.57ns
burst.rd.end.0.preheader.preheader:0  br label %burst.rd.end.0.preheader


 <State 14>: 8.23ns
ST_14: indvar_flatten (59)  [1/1] 0.00ns
burst.rd.end.0.preheader:0  %indvar_flatten = phi i17 [ %indvar_flatten_next, %2 ], [ 0, %burst.rd.end.0.preheader.preheader ]

ST_14: i (60)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.0.preheader:1  %i = phi i8 [ %tmp_24_mid2_v_v, %2 ], [ 1, %burst.rd.end.0.preheader.preheader ]

ST_14: j (61)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
burst.rd.end.0.preheader:2  %j = phi i10 [ %j_1, %2 ], [ 1, %burst.rd.end.0.preheader.preheader ]

ST_14: exitcond_flatten (62)  [1/1] 2.30ns
burst.rd.end.0.preheader:3  %exitcond_flatten = icmp eq i17 %indvar_flatten, -256

ST_14: indvar_flatten_next (63)  [1/1] 2.08ns
burst.rd.end.0.preheader:4  %indvar_flatten_next = add i17 %indvar_flatten, 1

ST_14: StgValue_193 (64)  [1/1] 0.00ns
burst.rd.end.0.preheader:5  br i1 %exitcond_flatten, label %_ifconv, label %burst.rd.end.0

ST_14: exitcond (68)  [1/1] 2.07ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
burst.rd.end.0:2  %exitcond = icmp eq i10 %j, -1

ST_14: j_mid2 (69)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
burst.rd.end.0:3  %j_mid2 = select i1 %exitcond, i10 1, i10 %j

ST_14: i_1_dup (70)  [1/1] 1.72ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:29
burst.rd.end.0:4  %i_1_dup = add i8 1, %i

ST_14: tmp_24_mid2_v_v (71)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.0:5  %tmp_24_mid2_v_v = select i1 %exitcond, i8 %i_1_dup, i8 %i

ST_14: tmp_24_mid2 (72)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.0:6  %tmp_24_mid2 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_24_mid2_v_v, i10 0)

ST_14: tmp_8_cast_mid2_v (73)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39 (grouped into LUT with out node tmp_14)
burst.rd.end.0:7  %tmp_8_cast_mid2_v = or i18 %tmp_24_mid2, 1

ST_14: tmp_8_cast_mid2 (74)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39 (grouped into LUT with out node tmp_14)
burst.rd.end.0:8  %tmp_8_cast_mid2 = zext i18 %tmp_8_cast_mid2_v to i19

ST_14: j_cast1 (77)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
burst.rd.end.0:11  %j_cast1 = zext i10 %j_mid2 to i19

ST_14: tmp_7 (80)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
burst.rd.end.0:14  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

ST_14: tmp7 (96)  [1/1] 1.84ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.0:30  %tmp7 = add i10 -1, %j_mid2

ST_14: tmp_12 (97)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.0:31  %tmp_12 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_24_mid2_v_v, i10 %tmp7)

ST_14: tmp_13 (98)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.0:32  %tmp_13 = zext i18 %tmp_12 to i64

ST_14: image_in_addr_3 (99)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.0:33  %image_in_addr_3 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_13

ST_14: image_in_load_2 (100)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.0:34  %image_in_load_2 = load i8* %image_in_addr_3, align 1

ST_14: tmp_14 (102)  [1/1] 2.08ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39 (out node of the LUT)
burst.rd.end.0:36  %tmp_14 = add i19 %j_cast1, %tmp_8_cast_mid2

ST_14: tmp_15 (103)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39
burst.rd.end.0:37  %tmp_15 = zext i19 %tmp_14 to i64

ST_14: image_in_addr_4 (104)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39
burst.rd.end.0:38  %image_in_addr_4 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_15

ST_14: image_in_load_3 (105)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39
burst.rd.end.0:39  %image_in_load_3 = load i8* %image_in_addr_4, align 1

ST_14: empty_12 (198)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:58
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_7) nounwind

ST_14: j_1 (199)  [1/1] 1.84ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
:1  %j_1 = add i10 %j_mid2, 1

ST_14: StgValue_214 (200)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
:2  br label %burst.rd.end.0.preheader


 <State 15>: 4.79ns
ST_15: tmp_9_cast_mid2_v (75)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40 (grouped into LUT with out node tmp_16)
burst.rd.end.0:9  %tmp_9_cast_mid2_v = or i18 %tmp_24_mid2, 1023

ST_15: tmp_9_cast_mid2 (76)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40 (grouped into LUT with out node tmp_16)
burst.rd.end.0:10  %tmp_9_cast_mid2 = zext i18 %tmp_9_cast_mid2_v to i19

ST_15: image_in_load_2 (100)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.0:34  %image_in_load_2 = load i8* %image_in_addr_3, align 1

ST_15: tmp_21_cast (101)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39
burst.rd.end.0:35  %tmp_21_cast = zext i8 %image_in_load_2 to i9

ST_15: image_in_load_3 (105)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39
burst.rd.end.0:39  %image_in_load_3 = load i8* %image_in_addr_4, align 1

ST_15: tmp_24_cast (106)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.0:40  %tmp_24_cast = zext i8 %image_in_load_3 to i9

ST_15: tmp_16 (107)  [1/1] 2.08ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40 (out node of the LUT)
burst.rd.end.0:41  %tmp_16 = add i19 %j_cast1, %tmp_9_cast_mid2

ST_15: tmp_17 (108)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.0:42  %tmp_17 = zext i19 %tmp_16 to i64

ST_15: image_in_addr_5 (109)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.0:43  %image_in_addr_5 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_17

ST_15: image_in_load_4 (110)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.0:44  %image_in_load_4 = load i8* %image_in_addr_5, align 1

ST_15: tmp1 (113)  [1/1] 1.72ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.0:47  %tmp1 = sub i9 %tmp_24_cast, %tmp_21_cast

ST_15: tmp4 (129)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:45
burst.rd.end.0:63  %tmp4 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 true, i10 %j_mid2)

ST_15: tmp11_cast (130)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:45
burst.rd.end.0:64  %tmp11_cast = sext i11 %tmp4 to i18

ST_15: tmp_21 (131)  [1/1] 2.08ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:45
burst.rd.end.0:65  %tmp_21 = add i18 %tmp_24_mid2, %tmp11_cast

ST_15: tmp_22 (132)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:45
burst.rd.end.0:66  %tmp_22 = zext i18 %tmp_21 to i64

ST_15: image_in_addr_7 (133)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:45
burst.rd.end.0:67  %image_in_addr_7 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_22

ST_15: image_in_load_6 (134)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:45
burst.rd.end.0:68  %image_in_load_6 = load i8* %image_in_addr_7, align 1


 <State 16>: 6.63ns
ST_16: j_cast2 (78)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
burst.rd.end.0:12  %j_cast2 = zext i10 %j_mid2 to i12

ST_16: tmp3 (82)  [1/1] 1.84ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.0:16  %tmp3 = add i12 -1025, %j_cast2

ST_16: tmp3_cast (83)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.0:17  %tmp3_cast = sext i12 %tmp3 to i18

ST_16: tmp_8 (84)  [1/1] 2.08ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.0:18  %tmp_8 = add i18 %tmp_24_mid2, %tmp3_cast

ST_16: tmp_9 (85)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.0:19  %tmp_9 = zext i18 %tmp_8 to i64

ST_16: image_in_addr_1 (86)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.0:20  %image_in_addr_1 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_9

ST_16: image_in_load (87)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.0:21  %image_in_load = load i8* %image_in_addr_1, align 1

ST_16: image_in_load_4 (110)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.0:44  %image_in_load_4 = load i8* %image_in_addr_5, align 1

ST_16: image_in_load_6 (134)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:45
burst.rd.end.0:68  %image_in_load_6 = load i8* %image_in_addr_7, align 1

ST_16: tmp12_cast (136)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.0:70  %tmp12_cast = zext i11 %tmp4 to i18

ST_16: tmp_23 (137)  [1/1] 2.08ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.0:71  %tmp_23 = add i18 %tmp_24_mid2, %tmp12_cast

ST_16: tmp_24 (138)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.0:72  %tmp_24 = zext i18 %tmp_23 to i64

ST_16: image_in_addr_8 (139)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.0:73  %image_in_addr_8 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_24

ST_16: image_in_load_7 (140)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.0:74  %image_in_load_7 = load i8* %image_in_addr_8, align 1


 <State 17>: 6.63ns
ST_17: j_cast (79)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
burst.rd.end.0:13  %j_cast = zext i10 %j_mid2 to i11

ST_17: image_in_load (87)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.0:21  %image_in_load = load i8* %image_in_addr_1, align 1

ST_17: tmp6 (89)  [1/1] 1.84ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:37
burst.rd.end.0:23  %tmp6 = add i11 -1023, %j_cast

ST_17: tmp6_cast (90)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:37
burst.rd.end.0:24  %tmp6_cast = sext i11 %tmp6 to i18

ST_17: tmp_10 (91)  [1/1] 2.08ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:37
burst.rd.end.0:25  %tmp_10 = add i18 %tmp_24_mid2, %tmp6_cast

ST_17: tmp_11 (92)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:37
burst.rd.end.0:26  %tmp_11 = zext i18 %tmp_10 to i64

ST_17: image_in_addr_2 (93)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:37
burst.rd.end.0:27  %image_in_addr_2 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_11

ST_17: image_in_load_1 (94)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:37
burst.rd.end.0:28  %image_in_load_1 = load i8* %image_in_addr_2, align 1

ST_17: tmp10_cast (116)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:41
burst.rd.end.0:50  %tmp10_cast = zext i11 %tmp6 to i18

ST_17: tmp_19 (117)  [1/1] 2.08ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:41
burst.rd.end.0:51  %tmp_19 = add i18 %tmp_24_mid2, %tmp10_cast

ST_17: tmp_20 (118)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:41
burst.rd.end.0:52  %tmp_20 = zext i18 %tmp_19 to i64

ST_17: image_in_addr_6 (119)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:41
burst.rd.end.0:53  %image_in_addr_6 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_20

ST_17: image_in_load_5 (120)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:41
burst.rd.end.0:54  %image_in_load_5 = load i8* %image_in_addr_6, align 1

ST_17: tmp_35_cast (135)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.0:69  %tmp_35_cast = zext i8 %image_in_load_6 to i9

ST_17: image_in_load_7 (140)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.0:74  %image_in_load_7 = load i8* %image_in_addr_8, align 1

ST_17: tmp_39_cast (141)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.0:75  %tmp_39_cast = zext i8 %image_in_load_7 to i9

ST_17: tmp8 (142)  [1/1] 1.72ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.0:76  %tmp8 = sub i9 %tmp_35_cast, %tmp_39_cast


 <State 18>: 7.17ns
ST_18: conv2_cast (88)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:37
burst.rd.end.0:22  %conv2_cast = zext i8 %image_in_load to i9

ST_18: image_in_load_1 (94)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:37
burst.rd.end.0:28  %image_in_load_1 = load i8* %image_in_addr_2, align 1

ST_18: tmp_17_cast (95)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.0:29  %tmp_17_cast = zext i8 %image_in_load_1 to i9

ST_18: tmp_27_cast (112)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.0:46  %tmp_27_cast = zext i8 %image_in_load_4 to i10

ST_18: tmp_18 (114)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.0:48  %tmp_18 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp1, i1 false)

ST_18: tmp4_cast (115)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:41
burst.rd.end.0:49  %tmp4_cast = sext i10 %tmp_18 to i11

ST_18: image_in_load_5 (120)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:41
burst.rd.end.0:54  %image_in_load_5 = load i8* %image_in_addr_6, align 1

ST_18: tmp_31_cast (122)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.0:56  %tmp_31_cast = zext i8 %image_in_load_5 to i10

ST_18: conv1 (123)  [1/1] 1.72ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.0:57  %conv1 = sub i9 %tmp_17_cast, %conv2_cast

ST_18: conv1_cast_cast (124)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39
burst.rd.end.0:58  %conv1_cast_cast = sext i9 %conv1 to i11

ST_18: conv1_1 (125)  [1/1] 1.84ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39
burst.rd.end.0:59  %conv1_1 = add i11 %conv1_cast_cast, %tmp4_cast

ST_18: conv2_1 (145)  [1/1] 1.72ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:46
burst.rd.end.0:79  %conv2_1 = add i9 %tmp_17_cast, %conv2_cast

ST_18: conv2_1_cast (146)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:46
burst.rd.end.0:80  %conv2_1_cast = zext i9 %conv2_1 to i10

ST_18: conv2_2 (147)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:47
burst.rd.end.0:81  %conv2_2 = sub i10 %conv2_1_cast, %tmp_27_cast

ST_18: conv2_3 (148)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.0:82  %conv2_3 = sub i10 %conv2_2, %tmp_31_cast


 <State 19>: 8.22ns
ST_19: tmp_25_cast (111)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.0:45  %tmp_25_cast = zext i8 %image_in_load_4 to i11

ST_19: tmp_30_cast (121)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.0:55  %tmp_30_cast = zext i8 %image_in_load_5 to i11

ST_19: conv1_2 (126)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.0:60  %conv1_2 = sub i11 %conv1_1, %tmp_25_cast

ST_19: conv1_3 (127)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:41
burst.rd.end.0:61  %conv1_3 = add i11 %tmp_30_cast, %conv1_2

ST_19: tmp_25 (143)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.0:77  %tmp_25 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp8, i1 false)

ST_19: tmp9_cast (144)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:46
burst.rd.end.0:78  %tmp9_cast = sext i10 %tmp_25 to i11

ST_19: conv2_3_cast_cast (149)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:49
burst.rd.end.0:83  %conv2_3_cast_cast = sext i10 %conv2_3 to i11

ST_19: conv2_4 (150)  [1/1] 1.84ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:49
burst.rd.end.0:84  %conv2_4 = add i11 %conv2_3_cast_cast, %tmp9_cast

ST_19: conv2_4_cast (151)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:49
burst.rd.end.0:85  %conv2_4_cast = sext i11 %conv2_4 to i22

ST_19: tmp_27 (153)  [1/1] 6.38ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:51
burst.rd.end.0:87  %tmp_27 = mul i22 %conv2_4_cast, %conv2_4_cast


 <State 20>: 6.38ns
ST_20: conv1_3_cast_cast (128)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:45
burst.rd.end.0:62  %conv1_3_cast_cast = sext i11 %conv1_3 to i22

ST_20: tmp_26 (152)  [1/1] 3.36ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:51
burst.rd.end.0:86  %tmp_26 = mul i22 %conv1_3_cast_cast, %conv1_3_cast_cast

ST_20: p (154)  [1/1] 3.02ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:51
burst.rd.end.0:88  %p = add i22 %tmp_27, %tmp_26


 <State 21>: 6.28ns
ST_21: tmp_29 (155)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:89  %tmp_29 = sext i22 %p to i32

ST_21: tmp_30 (156)  [6/6] 6.28ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:90  %tmp_30 = sitofp i32 %tmp_29 to double


 <State 22>: 6.28ns
ST_22: tmp_30 (156)  [5/6] 6.28ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:90  %tmp_30 = sitofp i32 %tmp_29 to double


 <State 23>: 6.28ns
ST_23: tmp_30 (156)  [4/6] 6.28ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:90  %tmp_30 = sitofp i32 %tmp_29 to double


 <State 24>: 6.28ns
ST_24: tmp_30 (156)  [3/6] 6.28ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:90  %tmp_30 = sitofp i32 %tmp_29 to double


 <State 25>: 6.28ns
ST_25: tmp_30 (156)  [2/6] 6.28ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:90  %tmp_30 = sitofp i32 %tmp_29 to double


 <State 26>: 6.28ns
ST_26: tmp_30 (156)  [1/6] 6.28ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:90  %tmp_30 = sitofp i32 %tmp_29 to double


 <State 27>: 8.62ns
ST_27: x_assign (157)  [31/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 28>: 8.62ns
ST_28: x_assign (157)  [30/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 29>: 8.62ns
ST_29: x_assign (157)  [29/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 30>: 8.62ns
ST_30: x_assign (157)  [28/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 31>: 8.62ns
ST_31: x_assign (157)  [27/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 32>: 8.62ns
ST_32: x_assign (157)  [26/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 33>: 8.62ns
ST_33: x_assign (157)  [25/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 34>: 8.62ns
ST_34: x_assign (157)  [24/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 35>: 8.62ns
ST_35: x_assign (157)  [23/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 36>: 8.62ns
ST_36: x_assign (157)  [22/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 37>: 8.62ns
ST_37: x_assign (157)  [21/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 38>: 8.62ns
ST_38: x_assign (157)  [20/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 39>: 8.62ns
ST_39: x_assign (157)  [19/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 40>: 8.62ns
ST_40: x_assign (157)  [18/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 41>: 8.62ns
ST_41: x_assign (157)  [17/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 42>: 8.62ns
ST_42: x_assign (157)  [16/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 43>: 8.62ns
ST_43: x_assign (157)  [15/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 44>: 8.62ns
ST_44: x_assign (157)  [14/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 45>: 8.62ns
ST_45: x_assign (157)  [13/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 46>: 8.62ns
ST_46: x_assign (157)  [12/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 47>: 8.62ns
ST_47: x_assign (157)  [11/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 48>: 8.62ns
ST_48: x_assign (157)  [10/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 49>: 8.62ns
ST_49: x_assign (157)  [9/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 50>: 8.62ns
ST_50: x_assign (157)  [8/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 51>: 8.62ns
ST_51: x_assign (157)  [7/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 52>: 8.62ns
ST_52: x_assign (157)  [6/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 53>: 8.62ns
ST_53: x_assign (157)  [5/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 54>: 8.62ns
ST_54: x_assign (157)  [4/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 55>: 8.62ns
ST_55: x_assign (157)  [3/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 56>: 8.62ns
ST_56: x_assign (157)  [2/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 57>: 8.62ns
ST_57: x_assign (157)  [1/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:91  %x_assign = call double @llvm.sqrt.f64(double %tmp_30)


 <State 58>: 6.77ns
ST_58: p_Val2_s (158)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:469->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:366->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:92  %p_Val2_s = bitcast double %x_assign to i64

ST_58: p_Result_s (159)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:366->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:93  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

ST_58: loc_V (160)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:471->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:366->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:94  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

ST_58: loc_V_1 (161)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:472->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:366->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:95  %loc_V_1 = trunc i64 %p_Val2_s to i52

ST_58: p_Result_1 (162)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:516->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:368->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:96  %p_Result_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind

ST_58: tmp_i_i (163)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:368->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (grouped into LUT with out node p_Val2_3)
burst.rd.end.0:97  %tmp_i_i = zext i53 %p_Result_1 to i136

ST_58: tmp_i_i_i_cast (164)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:496->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:98  %tmp_i_i_i_cast = zext i11 %loc_V to i12

ST_58: sh_assign (165)  [1/1] 1.84ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:496->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:99  %sh_assign = add i12 -1023, %tmp_i_i_i_cast

ST_58: isNeg (166)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:100  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

ST_58: tmp_i_i_11 (167)  [1/1] 1.84ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:101  %tmp_i_i_11 = sub i11 1023, %loc_V

ST_58: tmp_i_i_cast (168)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:102  %tmp_i_i_cast = sext i11 %tmp_i_i_11 to i12

ST_58: sh_assign_1 (169)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:103  %sh_assign_1 = select i1 %isNeg, i12 %tmp_i_i_cast, i12 %sh_assign

ST_58: sh_assign_1_cast (170)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:104  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32

ST_58: tmp_54_i_i (171)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (grouped into LUT with out node p_Val2_3)
burst.rd.end.0:105  %tmp_54_i_i = zext i32 %sh_assign_1_cast to i136

ST_58: tmp_54_i_i_cast (172)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (grouped into LUT with out node p_Val2_3)
burst.rd.end.0:106  %tmp_54_i_i_cast = zext i32 %sh_assign_1_cast to i53

ST_58: tmp_55_i_i (173)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (grouped into LUT with out node p_Val2_3)
burst.rd.end.0:107  %tmp_55_i_i = lshr i53 %p_Result_1, %tmp_54_i_i_cast

ST_58: tmp_57_i_i (174)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (grouped into LUT with out node p_Val2_3)
burst.rd.end.0:108  %tmp_57_i_i = shl i136 %tmp_i_i, %tmp_54_i_i

ST_58: tmp_36 (175)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:374->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (grouped into LUT with out node p_Val2_3)
burst.rd.end.0:109  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_55_i_i, i32 52)

ST_58: tmp_31 (176)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:374->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (grouped into LUT with out node p_Val2_3)
burst.rd.end.0:110  %tmp_31 = zext i1 %tmp_36 to i32

ST_58: tmp_33 (177)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:374->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (grouped into LUT with out node p_Val2_3)
burst.rd.end.0:111  %tmp_33 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %tmp_57_i_i, i32 52, i32 83)

ST_58: p_Val2_3 (178)  [1/1] 3.56ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (out node of the LUT)
burst.rd.end.0:112  %p_Val2_3 = select i1 %isNeg, i32 %tmp_31, i32 %tmp_33


 <State 59>: 6.52ns
ST_59: StgValue_350 (66)  [1/1] 0.00ns
burst.rd.end.0:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @main_comp_L_str)

ST_59: empty_10 (67)  [1/1] 0.00ns
burst.rd.end.0:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 130816, i64 130816, i64 130816) nounwind

ST_59: StgValue_352 (81)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:31
burst.rd.end.0:15  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_59: p_Val2_7_i_i (179)  [1/1] 2.44ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:383->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:113  %p_Val2_7_i_i = sub i32 0, %p_Val2_3

ST_59: p_Val2_5 (180)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:383->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.0:114  %p_Val2_5 = select i1 %p_Result_s, i32 %p_Val2_7_i_i, i32 %p_Val2_3

ST_59: tmp_37 (181)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:54
burst.rd.end.0:115  %tmp_37 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_5, i32 8, i32 31)

ST_59: icmp (182)  [1/1] 2.40ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:54
burst.rd.end.0:116  %icmp = icmp sgt i24 %tmp_37, 0

ST_59: StgValue_357 (183)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:54
burst.rd.end.0:117  br i1 %icmp, label %3, label %4

ST_59: tmp_39 (185)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:57
:0  %tmp_39 = trunc i32 %p_Val2_5 to i8

ST_59: tmp_40 (186)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:57
:1  %tmp_40 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_24_mid2_v_v, i10 %j_mid2)

ST_59: tmp_41 (187)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:57
:2  %tmp_41 = zext i18 %tmp_40 to i64

ST_59: image_out_addr_1 (188)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:57
:3  %image_out_addr_1 = getelementptr inbounds [132096 x i8]* %image_out, i64 0, i64 %tmp_41

ST_59: StgValue_362 (189)  [1/1] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:57
:4  store i8 %tmp_39, i8* %image_out_addr_1, align 1

ST_59: StgValue_363 (190)  [1/1] 0.00ns
:5  br label %2

ST_59: tmp_34 (192)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:55
:0  %tmp_34 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_24_mid2_v_v, i10 %j_mid2)

ST_59: tmp_38 (193)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:55
:1  %tmp_38 = zext i18 %tmp_34 to i64

ST_59: image_out_addr (194)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:55
:2  %image_out_addr = getelementptr inbounds [132096 x i8]* %image_out, i64 0, i64 %tmp_38

ST_59: StgValue_367 (195)  [1/1] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:55
:3  store i8 -1, i8* %image_out_addr, align 1

ST_59: StgValue_368 (196)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:55
:4  br label %2


 <State 60>: 7.06ns
ST_60: target_off_load (202)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:66
_ifconv:0  %target_off_load = load i32* %target_off

ST_60: tmp_5 (203)  [1/1] 1.88ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
_ifconv:1  %tmp_5 = icmp ne i4 %k, 0

ST_60: tmp_6 (204)  [1/1] 1.88ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
_ifconv:2  %tmp_6 = icmp ult i4 %k, 7

ST_60: or_cond (205)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
_ifconv:3  %or_cond = and i1 %tmp_5, %tmp_6

ST_60: target_off_1 (206)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:62 (grouped into LUT with out node target_off_3)
_ifconv:4  %target_off_1 = or i20 %tmp_1, 1024

ST_60: target_off_1_cast (207)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:62 (grouped into LUT with out node target_off_3)
_ifconv:5  %target_off_1_cast = zext i20 %target_off_1 to i32

ST_60: tmp_s (208)  [1/1] 1.88ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:66
_ifconv:6  %tmp_s = icmp eq i4 %k, 0

ST_60: p_target_off (209)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:66 (grouped into LUT with out node target_off_3)
_ifconv:7  %p_target_off = select i1 %tmp_s, i32 0, i32 %target_off_load

ST_60: target_off_3 (210)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61 (out node of the LUT)
_ifconv:8  %target_off_3 = select i1 %or_cond, i32 %target_off_1_cast, i32 %p_target_off

ST_60: tmp_3 (212)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
_ifconv:10  %tmp_3 = or i1 %or_cond, %tmp_s

ST_60: offset_3 (215)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
_ifconv:13  %offset_3 = select i1 %tmp_3, i19 132096, i19 %offset_cast

ST_60: tmp_18_cast (217)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
_ifconv:15  %tmp_18_cast = sext i32 %target_off_3 to i33

ST_60: out_pointer4_sum (218)  [1/1] 2.44ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
_ifconv:16  %out_pointer4_sum = add i33 %tmp_18_cast, %tmp_7_cast

ST_60: out_pointer4_sum_cas (219)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
_ifconv:17  %out_pointer4_sum_cas = sext i33 %out_pointer4_sum to i64

ST_60: OUTPUT_addr (220)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
_ifconv:18  %OUTPUT_addr = getelementptr inbounds i8* %OUTPUT_r, i64 %out_pointer4_sum_cas


 <State 61>: 8.75ns
ST_61: p_source_off (211)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61 (grouped into LUT with out node source_off_3)
_ifconv:9  %p_source_off = select i1 %or_cond, i11 -1024, i11 0

ST_61: source_off_3 (213)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61 (out node of the LUT)
_ifconv:11  %source_off_3 = select i1 %tmp_3, i11 %p_source_off, i11 -1024

ST_61: source_off_3_cast (214)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
_ifconv:12  %source_off_3_cast = zext i11 %source_off_3 to i32

ST_61: offset_3_cast (216)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
_ifconv:14  %offset_3_cast = zext i19 %offset_3 to i32

ST_61: OUTPUT_addr_wr_req (221)  [1/1] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
_ifconv:19  %OUTPUT_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_addr, i32 %offset_3_cast)

ST_61: StgValue_389 (222)  [1/1] 1.57ns
_ifconv:20  br label %burst.wr.header.0


 <State 62>: 5.15ns
ST_62: indvar1 (224)  [1/1] 0.00ns
burst.wr.header.0:0  %indvar1 = phi i32 [ 0, %_ifconv ], [ %indvar_next1, %burst.wr.body.0 ]

ST_62: exitcond4 (225)  [1/1] 2.52ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
burst.wr.header.0:1  %exitcond4 = icmp eq i32 %indvar1, %offset_3_cast

ST_62: indvar_next1 (226)  [1/1] 2.44ns
burst.wr.header.0:2  %indvar_next1 = add i32 %indvar1, 1

ST_62: empty_9 (227)  [1/1] 0.00ns
burst.wr.header.0:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 262143, i64 0)

ST_62: StgValue_394 (228)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
burst.wr.header.0:4  br i1 %exitcond4, label %burst.wr.end.0, label %burst.wr.body.0

ST_62: tmp_32 (233)  [1/1] 2.44ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
burst.wr.body.0:3  %tmp_32 = add i32 %source_off_3_cast, %indvar1

ST_62: tmp_35 (234)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.body.0:4  %tmp_35 = zext i32 %tmp_32 to i64

ST_62: image_out_addr_2 (235)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.body.0:5  %image_out_addr_2 = getelementptr [132096 x i8]* %image_out, i64 0, i64 %tmp_35

ST_62: image_out_load (236)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.body.0:6  %image_out_load = load i8* %image_out_addr_2, align 1


 <State 63>: 2.71ns
ST_63: image_out_load (236)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.body.0:6  %image_out_load = load i8* %image_out_addr_2, align 1


 <State 64>: 8.75ns
ST_64: burstwrite_rbegin (230)  [1/1] 0.00ns
burst.wr.body.0:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

ST_64: StgValue_401 (231)  [1/1] 0.00ns
burst.wr.body.0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29)

ST_64: StgValue_402 (232)  [1/1] 0.00ns
burst.wr.body.0:2  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memcpy_OC_out_pointe)

ST_64: StgValue_403 (237)  [1/1] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.body.0:7  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_addr, i8 %image_out_load, i1 true)

ST_64: burstwrite_rend_0 (238)  [1/1] 0.00ns
burst.wr.body.0:8  %burstwrite_rend_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind

ST_64: StgValue_405 (239)  [1/1] 0.00ns
burst.wr.body.0:9  br label %burst.wr.header.0


 <State 65>: 2.44ns
ST_65: k_1_s (243)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:24
burst.wr.end.0:2  %k_1_s = or i3 %tmp_2, 1

ST_65: tmp_1_1 (245)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.wr.end.0:4  %tmp_1_1 = call i20 @_ssdm_op_BitConcatenate.i20.i3.i17(i3 %k_1_s, i17 0)

ST_65: tmp_2_1_cast (246)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.wr.end.0:5  %tmp_2_1_cast = zext i20 %tmp_1_1 to i33

ST_65: in_pointer2_sum7 (247)  [1/1] 2.44ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.wr.end.0:6  %in_pointer2_sum7 = add i33 %tmp_2_1_cast, %tmp_8_cast

ST_65: in_pointer2_sum7_cas (248)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.wr.end.0:7  %in_pointer2_sum7_cas = sext i33 %in_pointer2_sum7 to i64

ST_65: INPUT_addr_1 (249)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.wr.end.0:8  %INPUT_addr_1 = getelementptr inbounds i8* %INPUT_r, i64 %in_pointer2_sum7_cas


 <State 66>: 8.75ns
ST_66: OUTPUT_addr_wr_resp (241)  [5/5] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.end.0:0  %OUTPUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

ST_66: INPUT_addr_2_rd_req (250)  [7/7] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.wr.end.0:9  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 133120)


 <State 67>: 8.75ns
ST_67: OUTPUT_addr_wr_resp (241)  [4/5] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.end.0:0  %OUTPUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

ST_67: INPUT_addr_2_rd_req (250)  [6/7] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.wr.end.0:9  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 133120)


 <State 68>: 8.75ns
ST_68: OUTPUT_addr_wr_resp (241)  [3/5] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.end.0:0  %OUTPUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

ST_68: INPUT_addr_2_rd_req (250)  [5/7] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.wr.end.0:9  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 133120)


 <State 69>: 8.75ns
ST_69: OUTPUT_addr_wr_resp (241)  [2/5] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.end.0:0  %OUTPUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

ST_69: INPUT_addr_2_rd_req (250)  [4/7] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.wr.end.0:9  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 133120)


 <State 70>: 8.75ns
ST_70: OUTPUT_addr_wr_resp (241)  [1/5] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.end.0:0  %OUTPUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

ST_70: INPUT_addr_2_rd_req (250)  [3/7] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.wr.end.0:9  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 133120)


 <State 71>: 8.75ns
ST_71: INPUT_addr_2_rd_req (250)  [2/7] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.wr.end.0:9  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 133120)


 <State 72>: 8.75ns
ST_72: empty (242)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:77
burst.wr.end.0:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp) nounwind

ST_72: tmp_28 (244)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:24
burst.wr.end.0:3  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

ST_72: INPUT_addr_2_rd_req (250)  [1/7] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.wr.end.0:9  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 133120)

ST_72: StgValue_426 (251)  [1/1] 1.57ns
burst.wr.end.0:10  br label %burst.rd.header.1


 <State 73>: 2.31ns
ST_73: indvar_1 (253)  [1/1] 0.00ns
burst.rd.header.1:0  %indvar_1 = phi i18 [ 0, %burst.wr.end.0 ], [ %indvar_next_1, %burst.rd.body.1 ]

ST_73: exitcond3_1 (254)  [1/1] 2.31ns
burst.rd.header.1:1  %exitcond3_1 = icmp eq i18 %indvar_1, -129024

ST_73: indvar_next_1 (255)  [1/1] 2.08ns
burst.rd.header.1:2  %indvar_next_1 = add i18 %indvar_1, 1

ST_73: StgValue_430 (256)  [1/1] 0.00ns
burst.rd.header.1:3  br i1 %exitcond3_1, label %burst.rd.end.1.preheader.preheader, label %burst.rd.body.1


 <State 74>: 8.75ns
ST_74: INPUT_addr_1_read (262)  [1/1] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.rd.body.1:4  %INPUT_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_addr_1)


 <State 75>: 2.71ns
ST_75: empty_25 (258)  [1/1] 0.00ns
burst.rd.body.1:0  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 133120, i64 133120, i64 133120) nounwind

ST_75: burstread_rbegin_1 (259)  [1/1] 0.00ns
burst.rd.body.1:1  %burstread_rbegin_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

ST_75: StgValue_434 (260)  [1/1] 0.00ns
burst.rd.body.1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)

ST_75: StgValue_435 (261)  [1/1] 0.00ns
burst.rd.body.1:3  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memcpy_OC_OC_in_poi)

ST_75: tmp_4_1 (263)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.rd.body.1:5  %tmp_4_1 = zext i18 %indvar_1 to i64

ST_75: image_in_addr_9 (264)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.rd.body.1:6  %image_in_addr_9 = getelementptr [133120 x i8]* %image_in, i64 0, i64 %tmp_4_1

ST_75: StgValue_438 (265)  [1/1] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:27
burst.rd.body.1:7  store i8 %INPUT_addr_1_read, i8* %image_in_addr_9, align 1

ST_75: burstread_rend_1 (266)  [1/1] 0.00ns
burst.rd.body.1:8  %burstread_rend_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin_1) nounwind

ST_75: StgValue_440 (267)  [1/1] 0.00ns
burst.rd.body.1:9  br label %burst.rd.header.1


 <State 76>: 1.57ns
ST_76: StgValue_441 (269)  [1/1] 1.57ns
burst.rd.end.1.preheader.preheader:0  br label %burst.rd.end.1.preheader


 <State 77>: 8.23ns
ST_77: indvar_flatten7 (271)  [1/1] 0.00ns
burst.rd.end.1.preheader:0  %indvar_flatten7 = phi i17 [ %indvar_flatten_next8, %6 ], [ 0, %burst.rd.end.1.preheader.preheader ]

ST_77: i_s (272)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.1.preheader:1  %i_s = phi i8 [ %tmp_7_1_mid2_v_v, %6 ], [ 1, %burst.rd.end.1.preheader.preheader ]

ST_77: j_s (273)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
burst.rd.end.1.preheader:2  %j_s = phi i10 [ %j_1_1, %6 ], [ 1, %burst.rd.end.1.preheader.preheader ]

ST_77: exitcond_flatten9 (274)  [1/1] 2.30ns
burst.rd.end.1.preheader:3  %exitcond_flatten9 = icmp eq i17 %indvar_flatten7, -256

ST_77: indvar_flatten_next8 (275)  [1/1] 2.08ns
burst.rd.end.1.preheader:4  %indvar_flatten_next8 = add i17 %indvar_flatten7, 1

ST_77: StgValue_447 (276)  [1/1] 0.00ns
burst.rd.end.1.preheader:5  br i1 %exitcond_flatten9, label %_ifconv1, label %burst.rd.end.1

ST_77: exitcond_s (280)  [1/1] 2.07ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
burst.rd.end.1:2  %exitcond_s = icmp eq i10 %j_s, -1

ST_77: j_mid2_17 (281)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
burst.rd.end.1:3  %j_mid2_17 = select i1 %exitcond_s, i10 1, i10 %j_s

ST_77: i_1_1_dup (282)  [1/1] 1.72ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:29
burst.rd.end.1:4  %i_1_1_dup = add i8 1, %i_s

ST_77: tmp_7_1_mid2_v_v (283)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.1:5  %tmp_7_1_mid2_v_v = select i1 %exitcond_s, i8 %i_1_1_dup, i8 %i_s

ST_77: tmp_7_1_mid2 (284)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.1:6  %tmp_7_1_mid2 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_7_1_mid2_v_v, i10 0)

ST_77: tmp_8_1_cast_mid2_v (285)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39 (grouped into LUT with out node tmp_22_1)
burst.rd.end.1:7  %tmp_8_1_cast_mid2_v = or i18 %tmp_7_1_mid2, 1

ST_77: tmp_8_1_cast_mid2 (286)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39 (grouped into LUT with out node tmp_22_1)
burst.rd.end.1:8  %tmp_8_1_cast_mid2 = zext i18 %tmp_8_1_cast_mid2_v to i19

ST_77: j_cast1_18 (289)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
burst.rd.end.1:11  %j_cast1_18 = zext i10 %j_mid2_17 to i19

ST_77: tmp_42 (292)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
burst.rd.end.1:14  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

ST_77: tmp15 (308)  [1/1] 1.84ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.1:30  %tmp15 = add i10 -1, %j_mid2_17

ST_77: tmp_19_1 (309)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.1:31  %tmp_19_1 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_7_1_mid2_v_v, i10 %tmp15)

ST_77: tmp_20_1 (310)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.1:32  %tmp_20_1 = zext i18 %tmp_19_1 to i64

ST_77: image_in_addr_12 (311)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.1:33  %image_in_addr_12 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_20_1

ST_77: image_in_load_10 (312)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.1:34  %image_in_load_10 = load i8* %image_in_addr_12, align 1

ST_77: tmp_22_1 (314)  [1/1] 2.08ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39 (out node of the LUT)
burst.rd.end.1:36  %tmp_22_1 = add i19 %j_cast1_18, %tmp_8_1_cast_mid2

ST_77: tmp_23_1 (315)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39
burst.rd.end.1:37  %tmp_23_1 = zext i19 %tmp_22_1 to i64

ST_77: image_in_addr_13 (316)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39
burst.rd.end.1:38  %image_in_addr_13 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_23_1

ST_77: image_in_load_11 (317)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39
burst.rd.end.1:39  %image_in_load_11 = load i8* %image_in_addr_13, align 1

ST_77: empty_24 (410)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:58
:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_42) nounwind

ST_77: j_1_1 (411)  [1/1] 1.84ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
:1  %j_1_1 = add i10 %j_mid2_17, 1

ST_77: StgValue_468 (412)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
:2  br label %burst.rd.end.1.preheader


 <State 78>: 4.79ns
ST_78: tmp_9_1_cast_mid2_v (287)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40 (grouped into LUT with out node tmp_25_1)
burst.rd.end.1:9  %tmp_9_1_cast_mid2_v = or i18 %tmp_7_1_mid2, 1023

ST_78: tmp_9_1_cast_mid2 (288)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40 (grouped into LUT with out node tmp_25_1)
burst.rd.end.1:10  %tmp_9_1_cast_mid2 = zext i18 %tmp_9_1_cast_mid2_v to i19

ST_78: image_in_load_10 (312)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.1:34  %image_in_load_10 = load i8* %image_in_addr_12, align 1

ST_78: tmp_21_1_cast (313)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39
burst.rd.end.1:35  %tmp_21_1_cast = zext i8 %image_in_load_10 to i9

ST_78: image_in_load_11 (317)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39
burst.rd.end.1:39  %image_in_load_11 = load i8* %image_in_addr_13, align 1

ST_78: tmp_24_1_cast (318)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.1:40  %tmp_24_1_cast = zext i8 %image_in_load_11 to i9

ST_78: tmp_25_1 (319)  [1/1] 2.08ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40 (out node of the LUT)
burst.rd.end.1:41  %tmp_25_1 = add i19 %j_cast1_18, %tmp_9_1_cast_mid2

ST_78: tmp_26_1 (320)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.1:42  %tmp_26_1 = zext i19 %tmp_25_1 to i64

ST_78: image_in_addr_14 (321)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.1:43  %image_in_addr_14 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_26_1

ST_78: image_in_load_12 (322)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.1:44  %image_in_load_12 = load i8* %image_in_addr_14, align 1

ST_78: tmp_43 (325)  [1/1] 1.72ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.1:47  %tmp_43 = sub i9 %tmp_24_1_cast, %tmp_21_1_cast

ST_78: tmp21 (341)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:45
burst.rd.end.1:63  %tmp21 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 true, i10 %j_mid2_17)

ST_78: tmp17_cast (342)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:45
burst.rd.end.1:64  %tmp17_cast = sext i11 %tmp21 to i18

ST_78: tmp_33_1 (343)  [1/1] 2.08ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:45
burst.rd.end.1:65  %tmp_33_1 = add i18 %tmp_7_1_mid2, %tmp17_cast

ST_78: tmp_34_1 (344)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:45
burst.rd.end.1:66  %tmp_34_1 = zext i18 %tmp_33_1 to i64

ST_78: image_in_addr_16 (345)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:45
burst.rd.end.1:67  %image_in_addr_16 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_34_1

ST_78: image_in_load_14 (346)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:45
burst.rd.end.1:68  %image_in_load_14 = load i8* %image_in_addr_16, align 1


 <State 79>: 6.63ns
ST_79: j_cast2_19 (290)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
burst.rd.end.1:12  %j_cast2_19 = zext i10 %j_mid2_17 to i12

ST_79: tmp13 (294)  [1/1] 1.84ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.1:16  %tmp13 = add i12 -1025, %j_cast2_19

ST_79: tmp13_cast (295)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.1:17  %tmp13_cast = sext i12 %tmp13 to i18

ST_79: tmp_12_1 (296)  [1/1] 2.08ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.1:18  %tmp_12_1 = add i18 %tmp_7_1_mid2, %tmp13_cast

ST_79: tmp_13_1 (297)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.1:19  %tmp_13_1 = zext i18 %tmp_12_1 to i64

ST_79: image_in_addr_10 (298)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.1:20  %image_in_addr_10 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_13_1

ST_79: image_in_load_8 (299)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.1:21  %image_in_load_8 = load i8* %image_in_addr_10, align 1

ST_79: image_in_load_12 (322)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.1:44  %image_in_load_12 = load i8* %image_in_addr_14, align 1

ST_79: image_in_load_14 (346)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:45
burst.rd.end.1:68  %image_in_load_14 = load i8* %image_in_addr_16, align 1

ST_79: tmp18_cast (348)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.1:70  %tmp18_cast = zext i11 %tmp21 to i18

ST_79: tmp_37_1 (349)  [1/1] 2.08ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.1:71  %tmp_37_1 = add i18 %tmp_7_1_mid2, %tmp18_cast

ST_79: tmp_38_1 (350)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.1:72  %tmp_38_1 = zext i18 %tmp_37_1 to i64

ST_79: image_in_addr_17 (351)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.1:73  %image_in_addr_17 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_38_1

ST_79: image_in_load_15 (352)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.1:74  %image_in_load_15 = load i8* %image_in_addr_17, align 1


 <State 80>: 6.63ns
ST_80: j_cast_20 (291)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:30
burst.rd.end.1:13  %j_cast_20 = zext i10 %j_mid2_17 to i11

ST_80: image_in_load_8 (299)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:36
burst.rd.end.1:21  %image_in_load_8 = load i8* %image_in_addr_10, align 1

ST_80: tmp14 (301)  [1/1] 1.84ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:37
burst.rd.end.1:23  %tmp14 = add i11 -1023, %j_cast_20

ST_80: tmp14_cast (302)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:37
burst.rd.end.1:24  %tmp14_cast = sext i11 %tmp14 to i18

ST_80: tmp_15_1 (303)  [1/1] 2.08ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:37
burst.rd.end.1:25  %tmp_15_1 = add i18 %tmp_7_1_mid2, %tmp14_cast

ST_80: tmp_16_1 (304)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:37
burst.rd.end.1:26  %tmp_16_1 = zext i18 %tmp_15_1 to i64

ST_80: image_in_addr_11 (305)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:37
burst.rd.end.1:27  %image_in_addr_11 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_16_1

ST_80: image_in_load_9 (306)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:37
burst.rd.end.1:28  %image_in_load_9 = load i8* %image_in_addr_11, align 1

ST_80: tmp16_cast (328)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:41
burst.rd.end.1:50  %tmp16_cast = zext i11 %tmp14 to i18

ST_80: tmp_29_1 (329)  [1/1] 2.08ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:41
burst.rd.end.1:51  %tmp_29_1 = add i18 %tmp_7_1_mid2, %tmp16_cast

ST_80: tmp_30_1 (330)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:41
burst.rd.end.1:52  %tmp_30_1 = zext i18 %tmp_29_1 to i64

ST_80: image_in_addr_15 (331)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:41
burst.rd.end.1:53  %image_in_addr_15 = getelementptr inbounds [133120 x i8]* %image_in, i64 0, i64 %tmp_30_1

ST_80: image_in_load_13 (332)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:41
burst.rd.end.1:54  %image_in_load_13 = load i8* %image_in_addr_15, align 1

ST_80: tmp_35_1_cast (347)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.1:69  %tmp_35_1_cast = zext i8 %image_in_load_14 to i9

ST_80: image_in_load_15 (352)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.1:74  %image_in_load_15 = load i8* %image_in_addr_17, align 1

ST_80: tmp_39_1_cast (353)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.1:75  %tmp_39_1_cast = zext i8 %image_in_load_15 to i9

ST_80: tmp8_1 (354)  [1/1] 1.72ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.1:76  %tmp8_1 = sub i9 %tmp_35_1_cast, %tmp_39_1_cast


 <State 81>: 7.17ns
ST_81: conv2_cast_21 (300)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:37
burst.rd.end.1:22  %conv2_cast_21 = zext i8 %image_in_load_8 to i9

ST_81: image_in_load_9 (306)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:37
burst.rd.end.1:28  %image_in_load_9 = load i8* %image_in_addr_11, align 1

ST_81: tmp_17_1_cast (307)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.1:29  %tmp_17_1_cast = zext i8 %image_in_load_9 to i9

ST_81: tmp_27_1_cast (324)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.1:46  %tmp_27_1_cast = zext i8 %image_in_load_12 to i10

ST_81: tmp_44 (326)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.1:48  %tmp_44 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_43, i1 false)

ST_81: tmp4_1_cast (327)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:41
burst.rd.end.1:49  %tmp4_1_cast = sext i10 %tmp_44 to i11

ST_81: image_in_load_13 (332)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:41
burst.rd.end.1:54  %image_in_load_13 = load i8* %image_in_addr_15, align 1

ST_81: tmp_31_1_cast (334)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.1:56  %tmp_31_1_cast = zext i8 %image_in_load_13 to i10

ST_81: conv1_s (335)  [1/1] 1.72ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.1:57  %conv1_s = sub i9 %tmp_17_1_cast, %conv2_cast_21

ST_81: conv1_cast_cast_22 (336)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39
burst.rd.end.1:58  %conv1_cast_cast_22 = sext i9 %conv1_s to i11

ST_81: conv1_1_1 (337)  [1/1] 1.84ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:39
burst.rd.end.1:59  %conv1_1_1 = add i11 %conv1_cast_cast_22, %tmp4_1_cast

ST_81: conv2_1_1 (357)  [1/1] 1.72ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:46
burst.rd.end.1:79  %conv2_1_1 = add i9 %tmp_17_1_cast, %conv2_cast_21

ST_81: conv2_1_1_cast (358)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:46
burst.rd.end.1:80  %conv2_1_1_cast = zext i9 %conv2_1_1 to i10

ST_81: conv2_2_1 (359)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:47
burst.rd.end.1:81  %conv2_2_1 = sub i10 %conv2_1_1_cast, %tmp_27_1_cast

ST_81: conv2_3_1 (360)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.1:82  %conv2_3_1 = sub i10 %conv2_2_1, %tmp_31_1_cast


 <State 82>: 8.22ns
ST_82: tmp_27_1_cast1 (323)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.1:45  %tmp_27_1_cast1 = zext i8 %image_in_load_12 to i11

ST_82: tmp_31_1_cast1 (333)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:38
burst.rd.end.1:55  %tmp_31_1_cast1 = zext i8 %image_in_load_13 to i11

ST_82: conv1_2_1 (338)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:40
burst.rd.end.1:60  %conv1_2_1 = sub i11 %conv1_1_1, %tmp_27_1_cast1

ST_82: conv1_3_1 (339)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:41
burst.rd.end.1:61  %conv1_3_1 = add i11 %tmp_31_1_cast1, %conv1_2_1

ST_82: tmp_45 (355)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:48
burst.rd.end.1:77  %tmp_45 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp8_1, i1 false)

ST_82: tmp9_1_cast (356)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:46
burst.rd.end.1:78  %tmp9_1_cast = sext i10 %tmp_45 to i11

ST_82: conv2_3_1_cast_cast (361)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:49
burst.rd.end.1:83  %conv2_3_1_cast_cast = sext i10 %conv2_3_1 to i11

ST_82: conv2_4_1 (362)  [1/1] 1.84ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:49
burst.rd.end.1:84  %conv2_4_1 = add i11 %conv2_3_1_cast_cast, %tmp9_1_cast

ST_82: conv2_4_1_cast (363)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:49
burst.rd.end.1:85  %conv2_4_1_cast = sext i11 %conv2_4_1 to i22

ST_82: tmp_41_1 (365)  [1/1] 6.38ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:51
burst.rd.end.1:87  %tmp_41_1 = mul i22 %conv2_4_1_cast, %conv2_4_1_cast


 <State 83>: 6.38ns
ST_83: conv1_3_1_cast_cast (340)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:45
burst.rd.end.1:62  %conv1_3_1_cast_cast = sext i11 %conv1_3_1 to i22

ST_83: tmp_40_1 (364)  [1/1] 3.36ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:51
burst.rd.end.1:86  %tmp_40_1 = mul i22 %conv1_3_1_cast_cast, %conv1_3_1_cast_cast

ST_83: p_1 (366)  [1/1] 3.02ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:51
burst.rd.end.1:88  %p_1 = add i22 %tmp_41_1, %tmp_40_1


 <State 84>: 6.28ns
ST_84: tmp_42_s (367)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:89  %tmp_42_s = sext i22 %p_1 to i32

ST_84: tmp_42_1 (368)  [6/6] 6.28ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:90  %tmp_42_1 = sitofp i32 %tmp_42_s to double


 <State 85>: 6.28ns
ST_85: tmp_42_1 (368)  [5/6] 6.28ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:90  %tmp_42_1 = sitofp i32 %tmp_42_s to double


 <State 86>: 6.28ns
ST_86: tmp_42_1 (368)  [4/6] 6.28ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:90  %tmp_42_1 = sitofp i32 %tmp_42_s to double


 <State 87>: 6.28ns
ST_87: tmp_42_1 (368)  [3/6] 6.28ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:90  %tmp_42_1 = sitofp i32 %tmp_42_s to double


 <State 88>: 6.28ns
ST_88: tmp_42_1 (368)  [2/6] 6.28ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:90  %tmp_42_1 = sitofp i32 %tmp_42_s to double


 <State 89>: 6.28ns
ST_89: tmp_42_1 (368)  [1/6] 6.28ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:90  %tmp_42_1 = sitofp i32 %tmp_42_s to double


 <State 90>: 8.62ns
ST_90: x_assign_1 (369)  [31/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 91>: 8.62ns
ST_91: x_assign_1 (369)  [30/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 92>: 8.62ns
ST_92: x_assign_1 (369)  [29/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 93>: 8.62ns
ST_93: x_assign_1 (369)  [28/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 94>: 8.62ns
ST_94: x_assign_1 (369)  [27/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 95>: 8.62ns
ST_95: x_assign_1 (369)  [26/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 96>: 8.62ns
ST_96: x_assign_1 (369)  [25/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 97>: 8.62ns
ST_97: x_assign_1 (369)  [24/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 98>: 8.62ns
ST_98: x_assign_1 (369)  [23/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 99>: 8.62ns
ST_99: x_assign_1 (369)  [22/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 100>: 8.62ns
ST_100: x_assign_1 (369)  [21/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 101>: 8.62ns
ST_101: x_assign_1 (369)  [20/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 102>: 8.62ns
ST_102: x_assign_1 (369)  [19/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 103>: 8.62ns
ST_103: x_assign_1 (369)  [18/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 104>: 8.62ns
ST_104: x_assign_1 (369)  [17/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 105>: 8.62ns
ST_105: x_assign_1 (369)  [16/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 106>: 8.62ns
ST_106: x_assign_1 (369)  [15/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 107>: 8.62ns
ST_107: x_assign_1 (369)  [14/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 108>: 8.62ns
ST_108: x_assign_1 (369)  [13/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 109>: 8.62ns
ST_109: x_assign_1 (369)  [12/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 110>: 8.62ns
ST_110: x_assign_1 (369)  [11/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 111>: 8.62ns
ST_111: x_assign_1 (369)  [10/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 112>: 8.62ns
ST_112: x_assign_1 (369)  [9/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 113>: 8.62ns
ST_113: x_assign_1 (369)  [8/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 114>: 8.62ns
ST_114: x_assign_1 (369)  [7/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 115>: 8.62ns
ST_115: x_assign_1 (369)  [6/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 116>: 8.62ns
ST_116: x_assign_1 (369)  [5/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 117>: 8.62ns
ST_117: x_assign_1 (369)  [4/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 118>: 8.62ns
ST_118: x_assign_1 (369)  [3/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 119>: 8.62ns
ST_119: x_assign_1 (369)  [2/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 120>: 8.62ns
ST_120: x_assign_1 (369)  [1/31] 8.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:91  %x_assign_1 = call double @llvm.sqrt.f64(double %tmp_42_1)


 <State 121>: 6.77ns
ST_121: p_Val2_6 (370)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:469->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:366->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:92  %p_Val2_6 = bitcast double %x_assign_1 to i64

ST_121: p_Result_2 (371)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:470->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:366->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:93  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_6, i32 63)

ST_121: loc_V_2 (372)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:471->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:366->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:94  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_6, i32 52, i32 62) nounwind

ST_121: loc_V_3 (373)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:472->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:366->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:95  %loc_V_3 = trunc i64 %p_Val2_6 to i52

ST_121: p_Result_3 (374)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:516->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:368->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:96  %p_Result_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_3) nounwind

ST_121: tmp_i_i1 (375)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:368->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (grouped into LUT with out node p_Val2_9)
burst.rd.end.1:97  %tmp_i_i1 = zext i53 %p_Result_3 to i136

ST_121: tmp_i_i_i1_cast (376)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:496->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:98  %tmp_i_i_i1_cast = zext i11 %loc_V_2 to i12

ST_121: sh_assign_2 (377)  [1/1] 1.84ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:496->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:99  %sh_assign_2 = add i12 -1023, %tmp_i_i_i1_cast

ST_121: isNeg_1 (378)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:100  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_2, i32 11)

ST_121: tmp_i_i1_23 (379)  [1/1] 1.84ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:101  %tmp_i_i1_23 = sub i11 1023, %loc_V_2

ST_121: tmp_i_i1_cast (380)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:102  %tmp_i_i1_cast = sext i11 %tmp_i_i1_23 to i12

ST_121: sh_assign_3 (381)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:103  %sh_assign_3 = select i1 %isNeg_1, i12 %tmp_i_i1_cast, i12 %sh_assign_2

ST_121: sh_assign_3_cast (382)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:104  %sh_assign_3_cast = sext i12 %sh_assign_3 to i32

ST_121: tmp_54_i_i1 (383)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (grouped into LUT with out node p_Val2_9)
burst.rd.end.1:105  %tmp_54_i_i1 = zext i32 %sh_assign_3_cast to i136

ST_121: tmp_54_i_i1_cast (384)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (grouped into LUT with out node p_Val2_9)
burst.rd.end.1:106  %tmp_54_i_i1_cast = zext i32 %sh_assign_3_cast to i53

ST_121: tmp_55_i_i1 (385)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (grouped into LUT with out node p_Val2_9)
burst.rd.end.1:107  %tmp_55_i_i1 = lshr i53 %p_Result_3, %tmp_54_i_i1_cast

ST_121: tmp_57_i_i1 (386)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (grouped into LUT with out node p_Val2_9)
burst.rd.end.1:108  %tmp_57_i_i1 = shl i136 %tmp_i_i1, %tmp_54_i_i1

ST_121: tmp_49 (387)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:374->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (grouped into LUT with out node p_Val2_9)
burst.rd.end.1:109  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_55_i_i1, i32 52)

ST_121: tmp_46 (388)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:374->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (grouped into LUT with out node p_Val2_9)
burst.rd.end.1:110  %tmp_46 = zext i1 %tmp_49 to i32

ST_121: tmp_47 (389)  [1/1] 0.00ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:374->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (grouped into LUT with out node p_Val2_9)
burst.rd.end.1:111  %tmp_47 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %tmp_57_i_i1, i32 52, i32 83)

ST_121: p_Val2_9 (390)  [1/1] 3.56ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52 (out node of the LUT)
burst.rd.end.1:112  %p_Val2_9 = select i1 %isNeg_1, i32 %tmp_46, i32 %tmp_47


 <State 122>: 6.52ns
ST_122: StgValue_604 (278)  [1/1] 0.00ns
burst.rd.end.1:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @main_comp_L_str)

ST_122: empty_16 (279)  [1/1] 0.00ns
burst.rd.end.1:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 130816, i64 130816, i64 130816) nounwind

ST_122: StgValue_606 (293)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:31
burst.rd.end.1:15  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_122: p_Val2_7_i_i1 (391)  [1/1] 2.44ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:383->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:113  %p_Val2_7_i_i1 = sub i32 0, %p_Val2_9

ST_122: p_Val2_11 (392)  [1/1] 1.37ns  loc: /wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:383->/wrk/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->Sobel_Kernel_HLS/solution1/sobel.cpp:52
burst.rd.end.1:114  %p_Val2_11 = select i1 %p_Result_2, i32 %p_Val2_7_i_i1, i32 %p_Val2_9

ST_122: tmp_50 (393)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:54
burst.rd.end.1:115  %tmp_50 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_11, i32 8, i32 31)

ST_122: icmp1 (394)  [1/1] 2.40ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:54
burst.rd.end.1:116  %icmp1 = icmp sgt i24 %tmp_50, 0

ST_122: StgValue_611 (395)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:54
burst.rd.end.1:117  br i1 %icmp1, label %7, label %8

ST_122: tmp_51 (397)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:57
:0  %tmp_51 = trunc i32 %p_Val2_11 to i8

ST_122: tmp_49_1 (398)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:57
:1  %tmp_49_1 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_7_1_mid2_v_v, i10 %j_mid2_17)

ST_122: tmp_50_1 (399)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:57
:2  %tmp_50_1 = zext i18 %tmp_49_1 to i64

ST_122: image_out_addr_4 (400)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:57
:3  %image_out_addr_4 = getelementptr inbounds [132096 x i8]* %image_out, i64 0, i64 %tmp_50_1

ST_122: StgValue_616 (401)  [1/1] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:57
:4  store i8 %tmp_51, i8* %image_out_addr_4, align 1

ST_122: StgValue_617 (402)  [1/1] 0.00ns
:5  br label %6

ST_122: tmp_46_1 (404)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:55
:0  %tmp_46_1 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_7_1_mid2_v_v, i10 %j_mid2_17)

ST_122: tmp_47_1 (405)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:55
:1  %tmp_47_1 = zext i18 %tmp_46_1 to i64

ST_122: image_out_addr_3 (406)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:55
:2  %image_out_addr_3 = getelementptr inbounds [132096 x i8]* %image_out, i64 0, i64 %tmp_47_1

ST_122: StgValue_621 (407)  [1/1] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:55
:3  store i8 -1, i8* %image_out_addr_3, align 1

ST_122: StgValue_622 (408)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:55
:4  br label %6


 <State 123>: 5.43ns
ST_123: tmp_6_1 (414)  [1/1] 1.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
_ifconv1:0  %tmp_6_1 = icmp ne i3 %k_1_s, -1

ST_123: target_off_1_1 (415)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:62 (grouped into LUT with out node target_off_3_1)
_ifconv1:1  %target_off_1_1 = or i20 %tmp_1_1, 1024

ST_123: target_off_1_1_cast (416)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:62 (grouped into LUT with out node target_off_3_1)
_ifconv1:2  %target_off_1_1_cast = zext i20 %target_off_1_1 to i32

ST_123: tmp_10_1 (417)  [1/1] 1.62ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:71
_ifconv1:3  %tmp_10_1 = icmp eq i3 %k_1_s, -1

ST_123: p_target_off_1 (418)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:71 (grouped into LUT with out node target_off_3_1)
_ifconv1:4  %p_target_off_1 = select i1 %tmp_10_1, i32 918528, i32 %target_off_3

ST_123: target_off_3_1 (419)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61 (out node of the LUT)
_ifconv1:5  %target_off_3_1 = select i1 %tmp_6_1, i32 %target_off_1_1_cast, i32 %p_target_off_1

ST_123: p_offset_1_cast1 (421)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
_ifconv1:7  %p_offset_1_cast1 = select i1 %tmp_6_1, i32 132096, i32 129024

ST_123: tmp_45_1_cast (423)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
_ifconv1:9  %tmp_45_1_cast = zext i32 %target_off_3_1 to i34

ST_123: out_pointer4_sum9 (424)  [1/1] 2.44ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
_ifconv1:10  %out_pointer4_sum9 = add i34 %tmp_45_1_cast, %tmp_7_cast1

ST_123: out_pointer4_sum9_ca (425)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
_ifconv1:11  %out_pointer4_sum9_ca = sext i34 %out_pointer4_sum9 to i64

ST_123: OUTPUT_addr_1 (426)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
_ifconv1:12  %OUTPUT_addr_1 = getelementptr inbounds i8* %OUTPUT_r, i64 %out_pointer4_sum9_ca

ST_123: StgValue_634 (428)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
_ifconv1:14  store i32 %target_off_3_1, i32* %target_off


 <State 124>: 8.75ns
ST_124: p_offset_1 (420)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
_ifconv1:6  %p_offset_1 = select i1 %tmp_6_1, i18 -130048, i18 129024

ST_124: p_offset_1_cast (422)  [1/1] 1.37ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
_ifconv1:8  %p_offset_1_cast = select i1 %tmp_6_1, i19 132096, i19 129024

ST_124: OUTPUT_addr_2_wr_req (427)  [1/1] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
_ifconv1:13  %OUTPUT_addr_2_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_addr_1, i32 %p_offset_1_cast1)

ST_124: StgValue_638 (429)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
_ifconv1:15  store i18 %p_offset_1, i18* %offset

ST_124: StgValue_639 (430)  [1/1] 1.57ns
_ifconv1:16  br label %burst.wr.header.1


 <State 125>: 4.79ns
ST_125: indvar1_1 (432)  [1/1] 0.00ns
burst.wr.header.1:0  %indvar1_1 = phi i18 [ 0, %_ifconv1 ], [ %indvar_next1_1, %burst.wr.body.1 ]

ST_125: indvar1_1_cast (433)  [1/1] 0.00ns
burst.wr.header.1:1  %indvar1_1_cast = zext i18 %indvar1_1 to i19

ST_125: exitcond4_1 (434)  [1/1] 2.33ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
burst.wr.header.1:2  %exitcond4_1 = icmp eq i19 %indvar1_1_cast, %p_offset_1_cast

ST_125: indvar_next1_1 (435)  [1/1] 2.08ns
burst.wr.header.1:3  %indvar_next1_1 = add i18 %indvar1_1, 1

ST_125: StgValue_644 (436)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:61
burst.wr.header.1:4  br i1 %exitcond4_1, label %burst.wr.end.1, label %burst.wr.body.1

ST_125: tmp_51_1 (442)  [1/1] 2.08ns
burst.wr.body.1:4  %tmp_51_1 = add i18 %indvar1_1, 1024

ST_125: tmp_52_1 (443)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.body.1:5  %tmp_52_1 = zext i18 %tmp_51_1 to i64

ST_125: image_out_addr_5 (444)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.body.1:6  %image_out_addr_5 = getelementptr [132096 x i8]* %image_out, i64 0, i64 %tmp_52_1

ST_125: image_out_load_1 (445)  [2/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.body.1:7  %image_out_load_1 = load i8* %image_out_addr_5, align 1


 <State 126>: 2.71ns
ST_126: image_out_load_1 (445)  [1/2] 2.71ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.body.1:7  %image_out_load_1 = load i8* %image_out_addr_5, align 1


 <State 127>: 8.75ns
ST_127: empty_26 (438)  [1/1] 0.00ns
burst.wr.body.1:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 129024, i64 132096, i64 0) nounwind

ST_127: burstwrite_rbegin_1 (439)  [1/1] 0.00ns
burst.wr.body.1:1  %burstwrite_rbegin_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

ST_127: StgValue_652 (440)  [1/1] 0.00ns
burst.wr.body.1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29)

ST_127: StgValue_653 (441)  [1/1] 0.00ns
burst.wr.body.1:3  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memcpy_OC_out_pointe)

ST_127: StgValue_654 (446)  [1/1] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.body.1:8  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_addr_1, i8 %image_out_load_1, i1 true)

ST_127: burstwrite_rend_1 (447)  [1/1] 0.00ns
burst.wr.body.1:9  %burstwrite_rend_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin_1) nounwind

ST_127: StgValue_656 (448)  [1/1] 0.00ns
burst.wr.body.1:10  br label %burst.wr.header.1


 <State 128>: 8.75ns
ST_128: OUTPUT_addr_2_wr_res (450)  [5/5] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.end.1:0  %OUTPUT_addr_2_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)

ST_128: k_1_1 (452)  [1/1] 0.80ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:24
burst.wr.end.1:2  %k_1_1 = add i4 %k, 2


 <State 129>: 8.75ns
ST_129: OUTPUT_addr_2_wr_res (450)  [4/5] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.end.1:0  %OUTPUT_addr_2_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)


 <State 130>: 8.75ns
ST_130: OUTPUT_addr_2_wr_res (450)  [3/5] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.end.1:0  %OUTPUT_addr_2_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)


 <State 131>: 8.75ns
ST_131: OUTPUT_addr_2_wr_res (450)  [2/5] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.end.1:0  %OUTPUT_addr_2_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)


 <State 132>: 8.75ns
ST_132: OUTPUT_addr_2_wr_res (450)  [1/5] 8.75ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:76
burst.wr.end.1:0  %OUTPUT_addr_2_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)

ST_132: empty_15 (451)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:77
burst.wr.end.1:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_28) nounwind

ST_132: StgValue_664 (453)  [1/1] 0.00ns  loc: Sobel_Kernel_HLS/solution1/sobel.cpp:24
burst.wr.end.1:3  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ OUTPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_pointer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_pointer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
offset               (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
target_off           (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
out_pointer_read     (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
in_pointer_read      (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_cast1          (sext             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_7_cast           (sext             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_8_cast           (sext             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_140         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_141         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_142         (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in             (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
image_out            (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_145         (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_146         (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_147         (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_148         (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_149         (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_150         (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
k                    (phi              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000]
offset_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
offset_cast          (zext             ) [ 0001111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2            (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_155         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                (trunc            ) [ 0001111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                (bitconcatenate   ) [ 0001111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
in_pointer2_sum      (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
in_pointer2_sum_cast (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_addr           (getelementptr    ) [ 0001111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_162         (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_13             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                  (specregionbegin  ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000]
INPUT_addr_rd_req    (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_172         (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar               (phi              ) [ 0000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3            (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_next          (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_176         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_addr_read      (read             ) [ 0000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_14             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin     (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_180         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_181         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_184         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend_0     (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_186         (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_187         (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_flatten       (phi              ) [ 0000000000000011111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
i                    (phi              ) [ 0000000000000011111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
j                    (phi              ) [ 0000000000000011111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond_flatten     (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_flatten_next  (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_193         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_mid2               (select           ) [ 0000000000000011111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000]
i_1_dup              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24_mid2_v_v      (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_24_mid2          (bitconcatenate   ) [ 0000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8_cast_mid2_v    (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8_cast_mid2      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_cast1              (zext             ) [ 0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp7                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_3      (getelementptr    ) [ 0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_4      (getelementptr    ) [ 0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_12             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_1                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_214         (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_9_cast_mid2_v    (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9_cast_mid2      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_load_2      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_load_3      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_5      (getelementptr    ) [ 0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1                 (sub              ) [ 0000000000000010111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp4                 (bitconcatenate   ) [ 0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp11_cast           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_7      (getelementptr    ) [ 0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_cast2              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp3                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp3_cast            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_1      (getelementptr    ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_load_4      (load             ) [ 0000000000000011011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_load_6      (load             ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp12_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_8      (getelementptr    ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_cast               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_load        (load             ) [ 0000000000000010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp6                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp6_cast            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_2      (getelementptr    ) [ 0000000000000010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp10_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_6      (getelementptr    ) [ 0000000000000010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_35_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_load_7      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_39_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp8                 (sub              ) [ 0000000000000011001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_load_1      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp4_cast            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_load_5      (load             ) [ 0000000000000001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1                (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_cast_cast      (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_1              (add              ) [ 0000000000000001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_1              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_1_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_2              (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_3              (sub              ) [ 0000000000000001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_2              (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_3              (add              ) [ 0000000000000000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp9_cast            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_3_cast_cast    (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_4              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_4_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27               (mul              ) [ 0000000000000000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_3_cast_cast    (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26               (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p                    (add              ) [ 0000000000000000010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29               (sext             ) [ 0000000000000011110000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30               (sitodp           ) [ 0000000000000011110000000001111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign             (dsqrt            ) [ 0000000000000010000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s             (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s           (bitselect        ) [ 0000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V                (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_1              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_1           (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_cast       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_11           (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_1          (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_1_cast     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_54_i_i           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_54_i_i_cast      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_55_i_i           (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_57_i_i           (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_36               (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_3             (select           ) [ 0000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_350         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_10             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_352         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_7_i_i         (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_5             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_357         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_39               (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_40               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_41               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_out_addr_1     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_362         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_363         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_out_addr       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_367         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_368         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
target_off_load      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_cond              (and              ) [ 0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
target_off_1         (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
target_off_1_cast    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_target_off         (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
target_off_3         (select           ) [ 0000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111000000000]
tmp_3                (or               ) [ 0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
offset_3             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18_cast          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_pointer4_sum     (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_pointer4_sum_cas (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000]
p_source_off         (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
source_off_3         (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
source_off_3_cast    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000]
offset_3_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_addr_wr_req   (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_389         (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar1              (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
exitcond4            (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_next1         (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_9              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_394         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_35               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_out_addr_2     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000]
image_out_load       (load             ) [ 0000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rbegin    (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_401         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_402         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_403         (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rend_0    (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_405         (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
k_1_s                (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111000000000]
tmp_1_1              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111000000000]
tmp_2_1_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
in_pointer2_sum7     (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
in_pointer2_sum7_cas (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_addr_1         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000000000000000000]
OUTPUT_addr_wr_resp  (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28               (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111]
INPUT_addr_2_rd_req  (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_426         (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_1             (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000]
exitcond3_1          (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_next_1        (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_430         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
INPUT_addr_1_read    (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000]
empty_25             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin_1   (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_434         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_435         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_1              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_9      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_438         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend_1     (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_440         (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_441         (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_flatten7      (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111110000000000]
i_s                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111110000000000]
j_s                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111110000000000]
exitcond_flatten9    (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_flatten_next8 (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_447         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond_s           (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_mid2_17            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111110000000000]
i_1_1_dup            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_1_mid2_v_v     (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_7_1_mid2         (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000]
tmp_8_1_cast_mid2_v  (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8_1_cast_mid2    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_cast1_18           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
tmp_42               (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp15                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19_1             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20_1             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_12     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
tmp_22_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23_1             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_13     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
empty_24             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_1_1                (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_468         (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_9_1_cast_mid2_v  (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9_1_cast_mid2    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_load_10     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21_1_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_load_11     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24_1_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26_1             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_14     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
tmp_43               (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010111000000000000000000000000000000000000000000000000000]
tmp21                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
tmp17_cast           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34_1             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_16     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
j_cast2_19           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp13                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp13_cast           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13_1             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_10     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
image_in_load_12     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011011100000000000000000000000000000000000000000000000000]
image_in_load_14     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
tmp18_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38_1             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_17     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
j_cast_20            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_load_8      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000]
tmp14                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp14_cast           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16_1             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_11     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000]
tmp16_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30_1             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_addr_15     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000]
tmp_35_1_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_load_15     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_39_1_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp8_1               (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011001100000000000000000000000000000000000000000000000000]
conv2_cast_21        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_load_9      (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17_1_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27_1_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_44               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp4_1_cast          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_in_load_13     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000]
tmp_31_1_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_s              (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_cast_cast_22   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_1_1            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000]
conv2_1_1            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_1_1_cast       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_2_1            (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_3_1            (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000]
tmp_27_1_cast1       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31_1_cast1       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_2_1            (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_3_1            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000]
tmp_45               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp9_1_cast          (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_3_1_cast_cast  (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_4_1            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_4_1_cast       (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_41_1             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000]
conv1_3_1_cast_cast  (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_40_1             (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000]
tmp_42_s             (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011110000111110000000000000000000000000000000000000000000]
tmp_42_1             (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000011110000000001111111111111111111111111111111000000000000]
x_assign_1           (dsqrt            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000100000000000]
p_Val2_6             (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_2           (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000]
loc_V_2              (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_3              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_3           (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i1             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i1_cast      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_2          (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_1              (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i1_23          (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i1_cast        (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_3          (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_3_cast     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_54_i_i1          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_54_i_i1_cast     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_55_i_i1          (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_57_i_i1          (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_49               (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_46               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_47               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_9             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000]
StgValue_604         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_16             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_606         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_7_i_i1        (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_11            (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_50               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp1                (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_611         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_51               (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_49_1             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_50_1             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_out_addr_4     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_616         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_617         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_46_1             (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_47_1             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_out_addr_3     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_621         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_622         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
target_off_1_1       (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
target_off_1_1_cast  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10_1             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_target_off_1       (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
target_off_3_1       (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_offset_1_cast1     (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
tmp_45_1_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_pointer4_sum9    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_pointer4_sum9_ca (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
OUTPUT_addr_1        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111]
StgValue_634         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_offset_1           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_offset_1_cast      (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000]
OUTPUT_addr_2_wr_req (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_638         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_639         (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar1_1            (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
indvar1_1_cast       (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond4_1          (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_next1_1       (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_644         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_51_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_52_1             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_out_addr_5     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000]
image_out_load_1     (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000]
empty_26             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rbegin_1  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_652         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_653         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_654         (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rend_1    (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_656         (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
k_1_1                (add              ) [ 0110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
OUTPUT_addr_2_wr_res (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_15             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_664         (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OUTPUT_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_pointer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_pointer"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_pointer">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pointer"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i3.i17"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_OC_in_poi"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i53.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_comp_L_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_out_pointe"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1004" name="offset_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="offset/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="target_off_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="target_off/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="image_in_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_in/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="image_out_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_out/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="out_pointer_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_pointer_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="in_pointer_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_pointer_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_readreq_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="1"/>
<pin id="243" dir="0" index="2" bw="19" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="INPUT_addr_rd_req/3 INPUT_addr_2_rd_req/66 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_read_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="9"/>
<pin id="250" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="INPUT_addr_read/11 INPUT_addr_1_read/74 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_writeresp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="1"/>
<pin id="255" dir="0" index="2" bw="19" slack="0"/>
<pin id="258" dir="0" index="4" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUTPUT_addr_wr_req/61 StgValue_403/64 OUTPUT_addr_wr_resp/66 OUTPUT_addr_2_wr_req/124 StgValue_654/127 OUTPUT_addr_2_wr_res/128 "/>
</bind>
</comp>

<comp id="262" class="1004" name="image_in_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="18" slack="0"/>
<pin id="266" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr/12 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="18" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="1"/>
<pin id="286" dir="0" index="3" bw="18" slack="0"/>
<pin id="287" dir="0" index="4" bw="8" slack="1"/>
<pin id="271" dir="1" index="2" bw="8" slack="0"/>
<pin id="288" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_184/12 image_in_load_2/14 image_in_load_3/14 image_in_load_4/15 image_in_load_6/15 image_in_load/16 image_in_load_7/16 image_in_load_1/17 image_in_load_5/17 StgValue_438/75 image_in_load_10/77 image_in_load_11/77 image_in_load_12/78 image_in_load_14/78 image_in_load_8/79 image_in_load_15/79 image_in_load_9/80 image_in_load_13/80 "/>
</bind>
</comp>

<comp id="273" class="1004" name="image_in_addr_3_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="18" slack="0"/>
<pin id="277" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_3/14 "/>
</bind>
</comp>

<comp id="280" class="1004" name="image_in_addr_4_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="19" slack="0"/>
<pin id="284" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_4/14 "/>
</bind>
</comp>

<comp id="290" class="1004" name="image_in_addr_5_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="19" slack="0"/>
<pin id="294" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_5/15 "/>
</bind>
</comp>

<comp id="297" class="1004" name="image_in_addr_7_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="18" slack="0"/>
<pin id="301" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_7/15 "/>
</bind>
</comp>

<comp id="304" class="1004" name="image_in_addr_1_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="18" slack="0"/>
<pin id="308" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_1/16 "/>
</bind>
</comp>

<comp id="311" class="1004" name="image_in_addr_8_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="18" slack="0"/>
<pin id="315" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_8/16 "/>
</bind>
</comp>

<comp id="318" class="1004" name="image_in_addr_2_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="18" slack="0"/>
<pin id="322" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_2/17 "/>
</bind>
</comp>

<comp id="325" class="1004" name="image_in_addr_6_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="18" slack="0"/>
<pin id="329" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_6/17 "/>
</bind>
</comp>

<comp id="332" class="1004" name="image_out_addr_1_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="18" slack="0"/>
<pin id="336" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr_1/59 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="18" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_362/59 StgValue_367/59 image_out_load/62 StgValue_616/122 StgValue_621/122 image_out_load_1/125 "/>
</bind>
</comp>

<comp id="343" class="1004" name="image_out_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="18" slack="0"/>
<pin id="347" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr/59 "/>
</bind>
</comp>

<comp id="351" class="1004" name="image_out_addr_2_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="32" slack="0"/>
<pin id="355" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr_2/62 "/>
</bind>
</comp>

<comp id="358" class="1004" name="image_in_addr_9_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="18" slack="0"/>
<pin id="362" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_9/75 "/>
</bind>
</comp>

<comp id="365" class="1004" name="image_in_addr_12_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="18" slack="0"/>
<pin id="369" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_12/77 "/>
</bind>
</comp>

<comp id="372" class="1004" name="image_in_addr_13_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="19" slack="0"/>
<pin id="376" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_13/77 "/>
</bind>
</comp>

<comp id="379" class="1004" name="image_in_addr_14_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="19" slack="0"/>
<pin id="383" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_14/78 "/>
</bind>
</comp>

<comp id="386" class="1004" name="image_in_addr_16_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="18" slack="0"/>
<pin id="390" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_16/78 "/>
</bind>
</comp>

<comp id="393" class="1004" name="image_in_addr_10_gep_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="18" slack="0"/>
<pin id="397" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_10/79 "/>
</bind>
</comp>

<comp id="400" class="1004" name="image_in_addr_17_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="18" slack="0"/>
<pin id="404" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_17/79 "/>
</bind>
</comp>

<comp id="407" class="1004" name="image_in_addr_11_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="18" slack="0"/>
<pin id="411" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_11/80 "/>
</bind>
</comp>

<comp id="414" class="1004" name="image_in_addr_15_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="18" slack="0"/>
<pin id="418" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_15/80 "/>
</bind>
</comp>

<comp id="421" class="1004" name="image_out_addr_4_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="18" slack="0"/>
<pin id="425" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr_4/122 "/>
</bind>
</comp>

<comp id="428" class="1004" name="image_out_addr_3_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="18" slack="0"/>
<pin id="432" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr_3/122 "/>
</bind>
</comp>

<comp id="435" class="1004" name="image_out_addr_5_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="18" slack="0"/>
<pin id="439" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr_5/125 "/>
</bind>
</comp>

<comp id="442" class="1005" name="k_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="1"/>
<pin id="444" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="k_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="4" slack="1"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="454" class="1005" name="indvar_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="18" slack="1"/>
<pin id="456" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="indvar_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="18" slack="0"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/10 "/>
</bind>
</comp>

<comp id="466" class="1005" name="indvar_flatten_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="17" slack="1"/>
<pin id="468" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="indvar_flatten_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="17" slack="0"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="1" slack="1"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/14 "/>
</bind>
</comp>

<comp id="477" class="1005" name="i_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="1"/>
<pin id="479" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="i_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="1" slack="1"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/14 "/>
</bind>
</comp>

<comp id="488" class="1005" name="j_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="1"/>
<pin id="490" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="492" class="1004" name="j_phi_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="10" slack="0"/>
<pin id="494" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="1" slack="1"/>
<pin id="496" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/14 "/>
</bind>
</comp>

<comp id="499" class="1005" name="indvar1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar1 (phireg) "/>
</bind>
</comp>

<comp id="503" class="1004" name="indvar1_phi_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="32" slack="0"/>
<pin id="507" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar1/62 "/>
</bind>
</comp>

<comp id="510" class="1005" name="indvar_1_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="18" slack="1"/>
<pin id="512" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="indvar_1 (phireg) "/>
</bind>
</comp>

<comp id="514" class="1004" name="indvar_1_phi_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="18" slack="0"/>
<pin id="518" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_1/73 "/>
</bind>
</comp>

<comp id="522" class="1005" name="indvar_flatten7_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="17" slack="1"/>
<pin id="524" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="526" class="1004" name="indvar_flatten7_phi_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="17" slack="0"/>
<pin id="528" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="1" slack="1"/>
<pin id="530" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/77 "/>
</bind>
</comp>

<comp id="533" class="1005" name="i_s_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="1"/>
<pin id="535" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_s (phireg) "/>
</bind>
</comp>

<comp id="537" class="1004" name="i_s_phi_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="1" slack="1"/>
<pin id="541" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_s/77 "/>
</bind>
</comp>

<comp id="544" class="1005" name="j_s_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="1"/>
<pin id="546" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_s (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="j_s_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="10" slack="0"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="1" slack="1"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_s/77 "/>
</bind>
</comp>

<comp id="555" class="1005" name="indvar1_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="18" slack="1"/>
<pin id="557" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="indvar1_1 (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="indvar1_1_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="18" slack="0"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar1_1/125 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="22" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_30/21 tmp_42_1/84 "/>
</bind>
</comp>

<comp id="569" class="1004" name="grp_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="0"/>
<pin id="571" dir="0" index="1" bw="64" slack="1"/>
<pin id="572" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="x_assign/27 x_assign_1/90 "/>
</bind>
</comp>

<comp id="574" class="1005" name="reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="1"/>
<pin id="576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_addr_read INPUT_addr_1_read "/>
</bind>
</comp>

<comp id="580" class="1005" name="reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="2"/>
<pin id="582" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="image_in_load_4 image_in_load_12 "/>
</bind>
</comp>

<comp id="585" class="1005" name="reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="1"/>
<pin id="587" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="image_in_load_6 image_in_load image_in_load_5 image_in_load_14 image_in_load_8 image_in_load_13 "/>
</bind>
</comp>

<comp id="590" class="1005" name="reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="1"/>
<pin id="592" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 tmp_42_1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="1"/>
<pin id="597" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign x_assign_1 "/>
</bind>
</comp>

<comp id="599" class="1005" name="reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="1"/>
<pin id="601" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="image_out_load image_out_load_1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_7_cast1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="1" index="1" bw="34" slack="26"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast1/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_7_cast_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="1" index="1" bw="33" slack="12"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_8_cast_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="offset_load_load_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="18" slack="1"/>
<pin id="618" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="offset_load/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="offset_cast_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="18" slack="0"/>
<pin id="621" dir="1" index="1" bw="19" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="offset_cast/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="exitcond2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="4" slack="0"/>
<pin id="625" dir="0" index="1" bw="4" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="0"/>
<pin id="631" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="20" slack="0"/>
<pin id="635" dir="0" index="1" bw="3" slack="0"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_2_cast_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="20" slack="0"/>
<pin id="643" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="in_pointer2_sum_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="0" index="1" bw="20" slack="0"/>
<pin id="648" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_pointer2_sum/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="in_pointer2_sum_cast_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="33" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in_pointer2_sum_cast/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="INPUT_addr_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_addr/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="exitcond3_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="18" slack="0"/>
<pin id="662" dir="0" index="1" bw="18" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/10 "/>
</bind>
</comp>

<comp id="666" class="1004" name="indvar_next_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="18" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/10 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_4_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="18" slack="2"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="677" class="1004" name="exitcond_flatten_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="17" slack="0"/>
<pin id="679" dir="0" index="1" bw="17" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/14 "/>
</bind>
</comp>

<comp id="683" class="1004" name="indvar_flatten_next_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="17" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/14 "/>
</bind>
</comp>

<comp id="689" class="1004" name="exitcond_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="0"/>
<pin id="691" dir="0" index="1" bw="10" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/14 "/>
</bind>
</comp>

<comp id="695" class="1004" name="j_mid2_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="10" slack="0"/>
<pin id="698" dir="0" index="2" bw="10" slack="0"/>
<pin id="699" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/14 "/>
</bind>
</comp>

<comp id="703" class="1004" name="i_1_dup_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="8" slack="0"/>
<pin id="706" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1_dup/14 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_24_mid2_v_v_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="8" slack="0"/>
<pin id="712" dir="0" index="2" bw="8" slack="0"/>
<pin id="713" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_24_mid2_v_v/14 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_24_mid2_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="18" slack="0"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="0" index="2" bw="1" slack="0"/>
<pin id="721" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24_mid2/14 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_8_cast_mid2_v_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="18" slack="0"/>
<pin id="727" dir="0" index="1" bw="18" slack="0"/>
<pin id="728" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8_cast_mid2_v/14 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_8_cast_mid2_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="18" slack="0"/>
<pin id="733" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast_mid2/14 "/>
</bind>
</comp>

<comp id="735" class="1004" name="j_cast1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="10" slack="0"/>
<pin id="737" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1/14 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp7_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="10" slack="0"/>
<pin id="742" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/14 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_12_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="18" slack="0"/>
<pin id="747" dir="0" index="1" bw="8" slack="0"/>
<pin id="748" dir="0" index="2" bw="10" slack="0"/>
<pin id="749" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/14 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_13_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="18" slack="0"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/14 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_14_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="10" slack="0"/>
<pin id="760" dir="0" index="1" bw="18" slack="0"/>
<pin id="761" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_15_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="19" slack="0"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="769" class="1004" name="j_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="10" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/14 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_9_cast_mid2_v_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="18" slack="1"/>
<pin id="777" dir="0" index="1" bw="18" slack="0"/>
<pin id="778" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9_cast_mid2_v/15 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_9_cast_mid2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="18" slack="0"/>
<pin id="782" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast_mid2/15 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_21_cast_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="0"/>
<pin id="786" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/15 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_24_cast_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/15 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_16_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="10" slack="1"/>
<pin id="794" dir="0" index="1" bw="18" slack="0"/>
<pin id="795" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/15 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_17_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="19" slack="0"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/15 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="0"/>
<pin id="804" dir="0" index="1" bw="8" slack="0"/>
<pin id="805" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp1/15 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp4_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="11" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="0" index="2" bw="10" slack="1"/>
<pin id="812" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/15 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp11_cast_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="11" slack="0"/>
<pin id="817" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_cast/15 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_21_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="18" slack="1"/>
<pin id="821" dir="0" index="1" bw="11" slack="0"/>
<pin id="822" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/15 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_22_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="18" slack="0"/>
<pin id="826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/15 "/>
</bind>
</comp>

<comp id="829" class="1004" name="j_cast2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="10" slack="2"/>
<pin id="831" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2/16 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp3_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="12" slack="0"/>
<pin id="834" dir="0" index="1" bw="10" slack="0"/>
<pin id="835" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/16 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp3_cast_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="12" slack="0"/>
<pin id="840" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/16 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_8_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="18" slack="2"/>
<pin id="844" dir="0" index="1" bw="12" slack="0"/>
<pin id="845" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/16 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_9_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="18" slack="0"/>
<pin id="849" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/16 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp12_cast_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="11" slack="1"/>
<pin id="854" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp12_cast/16 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_23_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="18" slack="2"/>
<pin id="857" dir="0" index="1" bw="11" slack="0"/>
<pin id="858" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/16 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_24_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="18" slack="0"/>
<pin id="862" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/16 "/>
</bind>
</comp>

<comp id="865" class="1004" name="j_cast_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="10" slack="3"/>
<pin id="867" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/17 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp6_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="11" slack="0"/>
<pin id="870" dir="0" index="1" bw="10" slack="0"/>
<pin id="871" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/17 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp6_cast_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="11" slack="0"/>
<pin id="876" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp6_cast/17 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_10_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="18" slack="3"/>
<pin id="880" dir="0" index="1" bw="11" slack="0"/>
<pin id="881" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/17 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_11_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="18" slack="0"/>
<pin id="885" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/17 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp10_cast_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="11" slack="0"/>
<pin id="890" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_cast/17 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp_19_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="18" slack="3"/>
<pin id="894" dir="0" index="1" bw="11" slack="0"/>
<pin id="895" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/17 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_20_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="18" slack="0"/>
<pin id="899" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/17 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_35_cast_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="1"/>
<pin id="904" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast/17 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_39_cast_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast/17 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp8_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="0" index="1" bw="8" slack="0"/>
<pin id="913" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp8/17 "/>
</bind>
</comp>

<comp id="916" class="1004" name="conv2_cast_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="1"/>
<pin id="918" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv2_cast/18 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp_17_cast_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="0"/>
<pin id="922" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/18 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_27_cast_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="2"/>
<pin id="926" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/18 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_18_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="10" slack="0"/>
<pin id="930" dir="0" index="1" bw="9" slack="3"/>
<pin id="931" dir="0" index="2" bw="1" slack="0"/>
<pin id="932" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/18 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp4_cast_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="10" slack="0"/>
<pin id="937" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/18 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_31_cast_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="8" slack="0"/>
<pin id="941" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_cast/18 "/>
</bind>
</comp>

<comp id="943" class="1004" name="conv1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="0"/>
<pin id="945" dir="0" index="1" bw="8" slack="0"/>
<pin id="946" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="conv1/18 "/>
</bind>
</comp>

<comp id="949" class="1004" name="conv1_cast_cast_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="9" slack="0"/>
<pin id="951" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv1_cast_cast/18 "/>
</bind>
</comp>

<comp id="953" class="1004" name="conv1_1_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="9" slack="0"/>
<pin id="955" dir="0" index="1" bw="10" slack="0"/>
<pin id="956" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv1_1/18 "/>
</bind>
</comp>

<comp id="959" class="1004" name="conv2_1_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="0"/>
<pin id="961" dir="0" index="1" bw="8" slack="0"/>
<pin id="962" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv2_1/18 "/>
</bind>
</comp>

<comp id="965" class="1004" name="conv2_1_cast_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="9" slack="0"/>
<pin id="967" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv2_1_cast/18 "/>
</bind>
</comp>

<comp id="969" class="1004" name="conv2_2_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="9" slack="0"/>
<pin id="971" dir="0" index="1" bw="8" slack="0"/>
<pin id="972" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="conv2_2/18 "/>
</bind>
</comp>

<comp id="975" class="1004" name="conv2_3_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="10" slack="0"/>
<pin id="977" dir="0" index="1" bw="8" slack="0"/>
<pin id="978" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="conv2_3/18 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_25_cast_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="3"/>
<pin id="983" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/19 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_30_cast_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="1"/>
<pin id="987" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast/19 "/>
</bind>
</comp>

<comp id="989" class="1004" name="conv1_2_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="11" slack="1"/>
<pin id="991" dir="0" index="1" bw="8" slack="0"/>
<pin id="992" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="conv1_2/19 "/>
</bind>
</comp>

<comp id="994" class="1004" name="conv1_3_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="0"/>
<pin id="996" dir="0" index="1" bw="11" slack="0"/>
<pin id="997" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv1_3/19 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="tmp_25_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="10" slack="0"/>
<pin id="1002" dir="0" index="1" bw="9" slack="2"/>
<pin id="1003" dir="0" index="2" bw="1" slack="0"/>
<pin id="1004" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/19 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp9_cast_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="10" slack="0"/>
<pin id="1009" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp9_cast/19 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="conv2_3_cast_cast_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="10" slack="1"/>
<pin id="1013" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv2_3_cast_cast/19 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="conv2_4_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="10" slack="0"/>
<pin id="1016" dir="0" index="1" bw="10" slack="0"/>
<pin id="1017" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv2_4/19 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="conv2_4_cast_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="11" slack="0"/>
<pin id="1022" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv2_4_cast/19 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="conv1_3_cast_cast_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="11" slack="1"/>
<pin id="1026" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv1_3_cast_cast/20 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_29_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="22" slack="1"/>
<pin id="1029" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29/21 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="p_Val2_s_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="64" slack="1"/>
<pin id="1033" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/58 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="p_Result_s_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="64" slack="0"/>
<pin id="1038" dir="0" index="2" bw="7" slack="0"/>
<pin id="1039" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/58 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="loc_V_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="11" slack="0"/>
<pin id="1045" dir="0" index="1" bw="64" slack="0"/>
<pin id="1046" dir="0" index="2" bw="7" slack="0"/>
<pin id="1047" dir="0" index="3" bw="7" slack="0"/>
<pin id="1048" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/58 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="loc_V_1_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="64" slack="0"/>
<pin id="1055" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/58 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="p_Result_1_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="53" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="0" index="2" bw="52" slack="0"/>
<pin id="1061" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/58 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_i_i_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="53" slack="0"/>
<pin id="1067" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/58 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_i_i_i_cast_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="11" slack="0"/>
<pin id="1071" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast/58 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="sh_assign_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="11" slack="0"/>
<pin id="1075" dir="0" index="1" bw="11" slack="0"/>
<pin id="1076" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/58 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="isNeg_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="0"/>
<pin id="1081" dir="0" index="1" bw="12" slack="0"/>
<pin id="1082" dir="0" index="2" bw="5" slack="0"/>
<pin id="1083" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/58 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_i_i_11_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="11" slack="0"/>
<pin id="1089" dir="0" index="1" bw="11" slack="0"/>
<pin id="1090" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i_11/58 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_i_i_cast_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="11" slack="0"/>
<pin id="1095" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i_cast/58 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="sh_assign_1_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="12" slack="0"/>
<pin id="1100" dir="0" index="2" bw="12" slack="0"/>
<pin id="1101" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/58 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="sh_assign_1_cast_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="12" slack="0"/>
<pin id="1107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/58 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp_54_i_i_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="12" slack="0"/>
<pin id="1111" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_i_i/58 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp_54_i_i_cast_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="12" slack="0"/>
<pin id="1115" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_i_i_cast/58 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="tmp_55_i_i_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="53" slack="0"/>
<pin id="1119" dir="0" index="1" bw="32" slack="0"/>
<pin id="1120" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_55_i_i/58 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="tmp_57_i_i_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="53" slack="0"/>
<pin id="1125" dir="0" index="1" bw="32" slack="0"/>
<pin id="1126" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_57_i_i/58 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="tmp_36_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131" dir="0" index="1" bw="53" slack="0"/>
<pin id="1132" dir="0" index="2" bw="7" slack="0"/>
<pin id="1133" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/58 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="tmp_31_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/58 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="tmp_33_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="0"/>
<pin id="1143" dir="0" index="1" bw="136" slack="0"/>
<pin id="1144" dir="0" index="2" bw="7" slack="0"/>
<pin id="1145" dir="0" index="3" bw="8" slack="0"/>
<pin id="1146" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/58 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="p_Val2_3_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="0"/>
<pin id="1153" dir="0" index="1" bw="32" slack="0"/>
<pin id="1154" dir="0" index="2" bw="32" slack="0"/>
<pin id="1155" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/58 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="p_Val2_7_i_i_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="0"/>
<pin id="1161" dir="0" index="1" bw="32" slack="1"/>
<pin id="1162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_7_i_i/59 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="p_Val2_5_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="1"/>
<pin id="1166" dir="0" index="1" bw="32" slack="0"/>
<pin id="1167" dir="0" index="2" bw="32" slack="1"/>
<pin id="1168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/59 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="tmp_37_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="24" slack="0"/>
<pin id="1172" dir="0" index="1" bw="32" slack="0"/>
<pin id="1173" dir="0" index="2" bw="5" slack="0"/>
<pin id="1174" dir="0" index="3" bw="6" slack="0"/>
<pin id="1175" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/59 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="icmp_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="24" slack="0"/>
<pin id="1182" dir="0" index="1" bw="24" slack="0"/>
<pin id="1183" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/59 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_39_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="0"/>
<pin id="1188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/59 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="tmp_40_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="18" slack="0"/>
<pin id="1193" dir="0" index="1" bw="8" slack="45"/>
<pin id="1194" dir="0" index="2" bw="10" slack="45"/>
<pin id="1195" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/59 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="tmp_41_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="18" slack="0"/>
<pin id="1199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41/59 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="tmp_34_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="18" slack="0"/>
<pin id="1204" dir="0" index="1" bw="8" slack="45"/>
<pin id="1205" dir="0" index="2" bw="10" slack="45"/>
<pin id="1206" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/59 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="tmp_38_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="18" slack="0"/>
<pin id="1210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/59 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="target_off_load_load_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="12"/>
<pin id="1215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="target_off_load/60 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="tmp_5_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="4" slack="11"/>
<pin id="1218" dir="0" index="1" bw="4" slack="0"/>
<pin id="1219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/60 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="tmp_6_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="4" slack="11"/>
<pin id="1224" dir="0" index="1" bw="4" slack="0"/>
<pin id="1225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/60 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="or_cond_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="0"/>
<pin id="1230" dir="0" index="1" bw="1" slack="0"/>
<pin id="1231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/60 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="target_off_1_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="20" slack="11"/>
<pin id="1236" dir="0" index="1" bw="20" slack="0"/>
<pin id="1237" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="target_off_1/60 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="target_off_1_cast_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="20" slack="0"/>
<pin id="1241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="target_off_1_cast/60 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="tmp_s_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="4" slack="11"/>
<pin id="1245" dir="0" index="1" bw="4" slack="0"/>
<pin id="1246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/60 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="p_target_off_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="0"/>
<pin id="1251" dir="0" index="1" bw="32" slack="0"/>
<pin id="1252" dir="0" index="2" bw="32" slack="0"/>
<pin id="1253" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_target_off/60 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="target_off_3_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="0"/>
<pin id="1259" dir="0" index="1" bw="32" slack="0"/>
<pin id="1260" dir="0" index="2" bw="32" slack="0"/>
<pin id="1261" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="target_off_3/60 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="tmp_3_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="0"/>
<pin id="1267" dir="0" index="1" bw="1" slack="0"/>
<pin id="1268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/60 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="offset_3_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="0"/>
<pin id="1273" dir="0" index="1" bw="19" slack="0"/>
<pin id="1274" dir="0" index="2" bw="19" slack="11"/>
<pin id="1275" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="offset_3/60 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="tmp_18_cast_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="32" slack="0"/>
<pin id="1280" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_cast/60 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="out_pointer4_sum_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="0"/>
<pin id="1284" dir="0" index="1" bw="32" slack="12"/>
<pin id="1285" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pointer4_sum/60 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="out_pointer4_sum_cas_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="33" slack="0"/>
<pin id="1289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="out_pointer4_sum_cas/60 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="OUTPUT_addr_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="0"/>
<pin id="1293" dir="0" index="1" bw="32" slack="0"/>
<pin id="1294" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_addr/60 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="p_source_off_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="1"/>
<pin id="1299" dir="0" index="1" bw="11" slack="0"/>
<pin id="1300" dir="0" index="2" bw="11" slack="0"/>
<pin id="1301" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_source_off/61 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="source_off_3_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="1"/>
<pin id="1306" dir="0" index="1" bw="11" slack="0"/>
<pin id="1307" dir="0" index="2" bw="11" slack="0"/>
<pin id="1308" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="source_off_3/61 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="source_off_3_cast_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="11" slack="0"/>
<pin id="1313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="source_off_3_cast/61 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="offset_3_cast_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="19" slack="1"/>
<pin id="1317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="offset_3_cast/61 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="exitcond4_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="0"/>
<pin id="1321" dir="0" index="1" bw="32" slack="1"/>
<pin id="1322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/62 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="indvar_next1_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="32" slack="0"/>
<pin id="1326" dir="0" index="1" bw="1" slack="0"/>
<pin id="1327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next1/62 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="tmp_32_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="11" slack="1"/>
<pin id="1332" dir="0" index="1" bw="32" slack="0"/>
<pin id="1333" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/62 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="tmp_35_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="0"/>
<pin id="1337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35/62 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="k_1_s_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="3" slack="14"/>
<pin id="1342" dir="0" index="1" bw="3" slack="0"/>
<pin id="1343" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="k_1_s/65 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="tmp_1_1_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="20" slack="0"/>
<pin id="1347" dir="0" index="1" bw="3" slack="0"/>
<pin id="1348" dir="0" index="2" bw="1" slack="0"/>
<pin id="1349" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_1/65 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="tmp_2_1_cast_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="20" slack="0"/>
<pin id="1355" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_1_cast/65 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="in_pointer2_sum7_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="20" slack="0"/>
<pin id="1359" dir="0" index="1" bw="32" slack="15"/>
<pin id="1360" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_pointer2_sum7/65 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="in_pointer2_sum7_cas_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="33" slack="0"/>
<pin id="1364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in_pointer2_sum7_cas/65 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="INPUT_addr_1_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="0"/>
<pin id="1368" dir="0" index="1" bw="32" slack="0"/>
<pin id="1369" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_addr_1/65 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="exitcond3_1_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="18" slack="0"/>
<pin id="1374" dir="0" index="1" bw="18" slack="0"/>
<pin id="1375" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_1/73 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="indvar_next_1_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="18" slack="0"/>
<pin id="1380" dir="0" index="1" bw="1" slack="0"/>
<pin id="1381" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next_1/73 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="tmp_4_1_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="18" slack="2"/>
<pin id="1386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_1/75 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="exitcond_flatten9_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="17" slack="0"/>
<pin id="1391" dir="0" index="1" bw="17" slack="0"/>
<pin id="1392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten9/77 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="indvar_flatten_next8_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="17" slack="0"/>
<pin id="1397" dir="0" index="1" bw="1" slack="0"/>
<pin id="1398" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next8/77 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="exitcond_s_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="10" slack="0"/>
<pin id="1403" dir="0" index="1" bw="10" slack="0"/>
<pin id="1404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_s/77 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="j_mid2_17_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="0"/>
<pin id="1409" dir="0" index="1" bw="10" slack="0"/>
<pin id="1410" dir="0" index="2" bw="10" slack="0"/>
<pin id="1411" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2_17/77 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="i_1_1_dup_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="0"/>
<pin id="1417" dir="0" index="1" bw="8" slack="0"/>
<pin id="1418" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1_1_dup/77 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="tmp_7_1_mid2_v_v_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="1" slack="0"/>
<pin id="1423" dir="0" index="1" bw="8" slack="0"/>
<pin id="1424" dir="0" index="2" bw="8" slack="0"/>
<pin id="1425" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_1_mid2_v_v/77 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="tmp_7_1_mid2_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="18" slack="0"/>
<pin id="1431" dir="0" index="1" bw="8" slack="0"/>
<pin id="1432" dir="0" index="2" bw="1" slack="0"/>
<pin id="1433" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_1_mid2/77 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="tmp_8_1_cast_mid2_v_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="18" slack="0"/>
<pin id="1439" dir="0" index="1" bw="18" slack="0"/>
<pin id="1440" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8_1_cast_mid2_v/77 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="tmp_8_1_cast_mid2_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="18" slack="0"/>
<pin id="1445" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_1_cast_mid2/77 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="j_cast1_18_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="10" slack="0"/>
<pin id="1449" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1_18/77 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="tmp15_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="0"/>
<pin id="1453" dir="0" index="1" bw="10" slack="0"/>
<pin id="1454" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp15/77 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="tmp_19_1_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="18" slack="0"/>
<pin id="1459" dir="0" index="1" bw="8" slack="0"/>
<pin id="1460" dir="0" index="2" bw="10" slack="0"/>
<pin id="1461" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19_1/77 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="tmp_20_1_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="18" slack="0"/>
<pin id="1467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_1/77 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="tmp_22_1_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="10" slack="0"/>
<pin id="1472" dir="0" index="1" bw="18" slack="0"/>
<pin id="1473" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22_1/77 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="tmp_23_1_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="19" slack="0"/>
<pin id="1478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_1/77 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="j_1_1_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="10" slack="0"/>
<pin id="1483" dir="0" index="1" bw="1" slack="0"/>
<pin id="1484" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1_1/77 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="tmp_9_1_cast_mid2_v_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="18" slack="1"/>
<pin id="1489" dir="0" index="1" bw="18" slack="0"/>
<pin id="1490" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9_1_cast_mid2_v/78 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="tmp_9_1_cast_mid2_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="18" slack="0"/>
<pin id="1494" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_1_cast_mid2/78 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="tmp_21_1_cast_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="8" slack="0"/>
<pin id="1498" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_1_cast/78 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="tmp_24_1_cast_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="8" slack="0"/>
<pin id="1502" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_1_cast/78 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="tmp_25_1_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="10" slack="1"/>
<pin id="1506" dir="0" index="1" bw="18" slack="0"/>
<pin id="1507" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25_1/78 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="tmp_26_1_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="19" slack="0"/>
<pin id="1511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_1/78 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="tmp_43_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="8" slack="0"/>
<pin id="1516" dir="0" index="1" bw="8" slack="0"/>
<pin id="1517" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_43/78 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="tmp21_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="11" slack="0"/>
<pin id="1522" dir="0" index="1" bw="1" slack="0"/>
<pin id="1523" dir="0" index="2" bw="10" slack="1"/>
<pin id="1524" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp21/78 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="tmp17_cast_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="11" slack="0"/>
<pin id="1529" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp17_cast/78 "/>
</bind>
</comp>

<comp id="1531" class="1004" name="tmp_33_1_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="18" slack="1"/>
<pin id="1533" dir="0" index="1" bw="11" slack="0"/>
<pin id="1534" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_1/78 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="tmp_34_1_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="18" slack="0"/>
<pin id="1538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_1/78 "/>
</bind>
</comp>

<comp id="1541" class="1004" name="j_cast2_19_fu_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="10" slack="2"/>
<pin id="1543" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2_19/79 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="tmp13_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="12" slack="0"/>
<pin id="1546" dir="0" index="1" bw="10" slack="0"/>
<pin id="1547" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp13/79 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="tmp13_cast_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="12" slack="0"/>
<pin id="1552" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp13_cast/79 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="tmp_12_1_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="18" slack="2"/>
<pin id="1556" dir="0" index="1" bw="12" slack="0"/>
<pin id="1557" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12_1/79 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="tmp_13_1_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="18" slack="0"/>
<pin id="1561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_1/79 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="tmp18_cast_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="11" slack="1"/>
<pin id="1566" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp18_cast/79 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="tmp_37_1_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="18" slack="2"/>
<pin id="1569" dir="0" index="1" bw="11" slack="0"/>
<pin id="1570" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37_1/79 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="tmp_38_1_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="18" slack="0"/>
<pin id="1574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_1/79 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="j_cast_20_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="10" slack="3"/>
<pin id="1579" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast_20/80 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="tmp14_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="11" slack="0"/>
<pin id="1582" dir="0" index="1" bw="10" slack="0"/>
<pin id="1583" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp14/80 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="tmp14_cast_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="11" slack="0"/>
<pin id="1588" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp14_cast/80 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="tmp_15_1_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="18" slack="3"/>
<pin id="1592" dir="0" index="1" bw="11" slack="0"/>
<pin id="1593" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15_1/80 "/>
</bind>
</comp>

<comp id="1595" class="1004" name="tmp_16_1_fu_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="18" slack="0"/>
<pin id="1597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_1/80 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="tmp16_cast_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="11" slack="0"/>
<pin id="1602" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp16_cast/80 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="tmp_29_1_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="18" slack="3"/>
<pin id="1606" dir="0" index="1" bw="11" slack="0"/>
<pin id="1607" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29_1/80 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="tmp_30_1_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="18" slack="0"/>
<pin id="1611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_1/80 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="tmp_35_1_cast_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="8" slack="1"/>
<pin id="1616" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_1_cast/80 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="tmp_39_1_cast_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="8" slack="0"/>
<pin id="1620" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_1_cast/80 "/>
</bind>
</comp>

<comp id="1622" class="1004" name="tmp8_1_fu_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="8" slack="0"/>
<pin id="1624" dir="0" index="1" bw="8" slack="0"/>
<pin id="1625" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp8_1/80 "/>
</bind>
</comp>

<comp id="1628" class="1004" name="conv2_cast_21_fu_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="8" slack="1"/>
<pin id="1630" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv2_cast_21/81 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="tmp_17_1_cast_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="8" slack="0"/>
<pin id="1634" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_1_cast/81 "/>
</bind>
</comp>

<comp id="1636" class="1004" name="tmp_27_1_cast_fu_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="8" slack="2"/>
<pin id="1638" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_1_cast/81 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="tmp_44_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="10" slack="0"/>
<pin id="1642" dir="0" index="1" bw="9" slack="3"/>
<pin id="1643" dir="0" index="2" bw="1" slack="0"/>
<pin id="1644" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/81 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="tmp4_1_cast_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="10" slack="0"/>
<pin id="1649" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_1_cast/81 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="tmp_31_1_cast_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="8" slack="0"/>
<pin id="1653" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_1_cast/81 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="conv1_s_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="8" slack="0"/>
<pin id="1657" dir="0" index="1" bw="8" slack="0"/>
<pin id="1658" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="conv1_s/81 "/>
</bind>
</comp>

<comp id="1661" class="1004" name="conv1_cast_cast_22_fu_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="9" slack="0"/>
<pin id="1663" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv1_cast_cast_22/81 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="conv1_1_1_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="9" slack="0"/>
<pin id="1667" dir="0" index="1" bw="10" slack="0"/>
<pin id="1668" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv1_1_1/81 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="conv2_1_1_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="8" slack="0"/>
<pin id="1673" dir="0" index="1" bw="8" slack="0"/>
<pin id="1674" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv2_1_1/81 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="conv2_1_1_cast_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="9" slack="0"/>
<pin id="1679" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv2_1_1_cast/81 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="conv2_2_1_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="9" slack="0"/>
<pin id="1683" dir="0" index="1" bw="8" slack="0"/>
<pin id="1684" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="conv2_2_1/81 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="conv2_3_1_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="10" slack="0"/>
<pin id="1689" dir="0" index="1" bw="8" slack="0"/>
<pin id="1690" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="conv2_3_1/81 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="tmp_27_1_cast1_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="8" slack="3"/>
<pin id="1695" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_1_cast1/82 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="tmp_31_1_cast1_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="8" slack="1"/>
<pin id="1699" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_1_cast1/82 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="conv1_2_1_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="11" slack="1"/>
<pin id="1703" dir="0" index="1" bw="8" slack="0"/>
<pin id="1704" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="conv1_2_1/82 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="conv1_3_1_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="8" slack="0"/>
<pin id="1708" dir="0" index="1" bw="11" slack="0"/>
<pin id="1709" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv1_3_1/82 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="tmp_45_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="10" slack="0"/>
<pin id="1714" dir="0" index="1" bw="9" slack="2"/>
<pin id="1715" dir="0" index="2" bw="1" slack="0"/>
<pin id="1716" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/82 "/>
</bind>
</comp>

<comp id="1719" class="1004" name="tmp9_1_cast_fu_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="10" slack="0"/>
<pin id="1721" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp9_1_cast/82 "/>
</bind>
</comp>

<comp id="1723" class="1004" name="conv2_3_1_cast_cast_fu_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="10" slack="1"/>
<pin id="1725" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv2_3_1_cast_cast/82 "/>
</bind>
</comp>

<comp id="1726" class="1004" name="conv2_4_1_fu_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="10" slack="0"/>
<pin id="1728" dir="0" index="1" bw="10" slack="0"/>
<pin id="1729" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv2_4_1/82 "/>
</bind>
</comp>

<comp id="1732" class="1004" name="conv2_4_1_cast_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="11" slack="0"/>
<pin id="1734" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv2_4_1_cast/82 "/>
</bind>
</comp>

<comp id="1736" class="1004" name="conv1_3_1_cast_cast_fu_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="11" slack="1"/>
<pin id="1738" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv1_3_1_cast_cast/83 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="tmp_42_s_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="22" slack="1"/>
<pin id="1741" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_42_s/84 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="p_Val2_6_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="64" slack="1"/>
<pin id="1745" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_6/121 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="p_Result_2_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="1" slack="0"/>
<pin id="1749" dir="0" index="1" bw="64" slack="0"/>
<pin id="1750" dir="0" index="2" bw="7" slack="0"/>
<pin id="1751" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/121 "/>
</bind>
</comp>

<comp id="1755" class="1004" name="loc_V_2_fu_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="11" slack="0"/>
<pin id="1757" dir="0" index="1" bw="64" slack="0"/>
<pin id="1758" dir="0" index="2" bw="7" slack="0"/>
<pin id="1759" dir="0" index="3" bw="7" slack="0"/>
<pin id="1760" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/121 "/>
</bind>
</comp>

<comp id="1765" class="1004" name="loc_V_3_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="64" slack="0"/>
<pin id="1767" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_3/121 "/>
</bind>
</comp>

<comp id="1769" class="1004" name="p_Result_3_fu_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="53" slack="0"/>
<pin id="1771" dir="0" index="1" bw="1" slack="0"/>
<pin id="1772" dir="0" index="2" bw="52" slack="0"/>
<pin id="1773" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/121 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="tmp_i_i1_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="53" slack="0"/>
<pin id="1779" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i1/121 "/>
</bind>
</comp>

<comp id="1781" class="1004" name="tmp_i_i_i1_cast_fu_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="11" slack="0"/>
<pin id="1783" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i1_cast/121 "/>
</bind>
</comp>

<comp id="1785" class="1004" name="sh_assign_2_fu_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="11" slack="0"/>
<pin id="1787" dir="0" index="1" bw="11" slack="0"/>
<pin id="1788" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_2/121 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="isNeg_1_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="1" slack="0"/>
<pin id="1793" dir="0" index="1" bw="12" slack="0"/>
<pin id="1794" dir="0" index="2" bw="5" slack="0"/>
<pin id="1795" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/121 "/>
</bind>
</comp>

<comp id="1799" class="1004" name="tmp_i_i1_23_fu_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="11" slack="0"/>
<pin id="1801" dir="0" index="1" bw="11" slack="0"/>
<pin id="1802" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i1_23/121 "/>
</bind>
</comp>

<comp id="1805" class="1004" name="tmp_i_i1_cast_fu_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="11" slack="0"/>
<pin id="1807" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i1_cast/121 "/>
</bind>
</comp>

<comp id="1809" class="1004" name="sh_assign_3_fu_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="1" slack="0"/>
<pin id="1811" dir="0" index="1" bw="12" slack="0"/>
<pin id="1812" dir="0" index="2" bw="12" slack="0"/>
<pin id="1813" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_3/121 "/>
</bind>
</comp>

<comp id="1817" class="1004" name="sh_assign_3_cast_fu_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="12" slack="0"/>
<pin id="1819" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_3_cast/121 "/>
</bind>
</comp>

<comp id="1821" class="1004" name="tmp_54_i_i1_fu_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="12" slack="0"/>
<pin id="1823" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_i_i1/121 "/>
</bind>
</comp>

<comp id="1825" class="1004" name="tmp_54_i_i1_cast_fu_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="12" slack="0"/>
<pin id="1827" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_i_i1_cast/121 "/>
</bind>
</comp>

<comp id="1829" class="1004" name="tmp_55_i_i1_fu_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="53" slack="0"/>
<pin id="1831" dir="0" index="1" bw="32" slack="0"/>
<pin id="1832" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_55_i_i1/121 "/>
</bind>
</comp>

<comp id="1835" class="1004" name="tmp_57_i_i1_fu_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="53" slack="0"/>
<pin id="1837" dir="0" index="1" bw="32" slack="0"/>
<pin id="1838" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_57_i_i1/121 "/>
</bind>
</comp>

<comp id="1841" class="1004" name="tmp_49_fu_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="1" slack="0"/>
<pin id="1843" dir="0" index="1" bw="53" slack="0"/>
<pin id="1844" dir="0" index="2" bw="7" slack="0"/>
<pin id="1845" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/121 "/>
</bind>
</comp>

<comp id="1849" class="1004" name="tmp_46_fu_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="1" slack="0"/>
<pin id="1851" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/121 "/>
</bind>
</comp>

<comp id="1853" class="1004" name="tmp_47_fu_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="32" slack="0"/>
<pin id="1855" dir="0" index="1" bw="136" slack="0"/>
<pin id="1856" dir="0" index="2" bw="7" slack="0"/>
<pin id="1857" dir="0" index="3" bw="8" slack="0"/>
<pin id="1858" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/121 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="p_Val2_9_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="1" slack="0"/>
<pin id="1865" dir="0" index="1" bw="32" slack="0"/>
<pin id="1866" dir="0" index="2" bw="32" slack="0"/>
<pin id="1867" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9/121 "/>
</bind>
</comp>

<comp id="1871" class="1004" name="p_Val2_7_i_i1_fu_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="1" slack="0"/>
<pin id="1873" dir="0" index="1" bw="32" slack="1"/>
<pin id="1874" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_7_i_i1/122 "/>
</bind>
</comp>

<comp id="1876" class="1004" name="p_Val2_11_fu_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="1" slack="1"/>
<pin id="1878" dir="0" index="1" bw="32" slack="0"/>
<pin id="1879" dir="0" index="2" bw="32" slack="1"/>
<pin id="1880" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_11/122 "/>
</bind>
</comp>

<comp id="1882" class="1004" name="tmp_50_fu_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="24" slack="0"/>
<pin id="1884" dir="0" index="1" bw="32" slack="0"/>
<pin id="1885" dir="0" index="2" bw="5" slack="0"/>
<pin id="1886" dir="0" index="3" bw="6" slack="0"/>
<pin id="1887" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50/122 "/>
</bind>
</comp>

<comp id="1892" class="1004" name="icmp1_fu_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="24" slack="0"/>
<pin id="1894" dir="0" index="1" bw="24" slack="0"/>
<pin id="1895" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/122 "/>
</bind>
</comp>

<comp id="1898" class="1004" name="tmp_51_fu_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="32" slack="0"/>
<pin id="1900" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/122 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="tmp_49_1_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="18" slack="0"/>
<pin id="1905" dir="0" index="1" bw="8" slack="45"/>
<pin id="1906" dir="0" index="2" bw="10" slack="45"/>
<pin id="1907" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49_1/122 "/>
</bind>
</comp>

<comp id="1909" class="1004" name="tmp_50_1_fu_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="18" slack="0"/>
<pin id="1911" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_1/122 "/>
</bind>
</comp>

<comp id="1914" class="1004" name="tmp_46_1_fu_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="18" slack="0"/>
<pin id="1916" dir="0" index="1" bw="8" slack="45"/>
<pin id="1917" dir="0" index="2" bw="10" slack="45"/>
<pin id="1918" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46_1/122 "/>
</bind>
</comp>

<comp id="1920" class="1004" name="tmp_47_1_fu_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="18" slack="0"/>
<pin id="1922" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47_1/122 "/>
</bind>
</comp>

<comp id="1925" class="1004" name="tmp_6_1_fu_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="3" slack="11"/>
<pin id="1927" dir="0" index="1" bw="3" slack="0"/>
<pin id="1928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_1/123 "/>
</bind>
</comp>

<comp id="1930" class="1004" name="target_off_1_1_fu_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="20" slack="11"/>
<pin id="1932" dir="0" index="1" bw="20" slack="0"/>
<pin id="1933" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="target_off_1_1/123 "/>
</bind>
</comp>

<comp id="1935" class="1004" name="target_off_1_1_cast_fu_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="20" slack="0"/>
<pin id="1937" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="target_off_1_1_cast/123 "/>
</bind>
</comp>

<comp id="1939" class="1004" name="tmp_10_1_fu_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="3" slack="11"/>
<pin id="1941" dir="0" index="1" bw="3" slack="0"/>
<pin id="1942" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_1/123 "/>
</bind>
</comp>

<comp id="1944" class="1004" name="p_target_off_1_fu_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="1" slack="0"/>
<pin id="1946" dir="0" index="1" bw="32" slack="0"/>
<pin id="1947" dir="0" index="2" bw="32" slack="14"/>
<pin id="1948" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_target_off_1/123 "/>
</bind>
</comp>

<comp id="1951" class="1004" name="target_off_3_1_fu_1951">
<pin_list>
<pin id="1952" dir="0" index="0" bw="1" slack="0"/>
<pin id="1953" dir="0" index="1" bw="32" slack="0"/>
<pin id="1954" dir="0" index="2" bw="32" slack="0"/>
<pin id="1955" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="target_off_3_1/123 "/>
</bind>
</comp>

<comp id="1959" class="1004" name="p_offset_1_cast1_fu_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="1" slack="0"/>
<pin id="1961" dir="0" index="1" bw="32" slack="0"/>
<pin id="1962" dir="0" index="2" bw="32" slack="0"/>
<pin id="1963" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_offset_1_cast1/123 "/>
</bind>
</comp>

<comp id="1967" class="1004" name="tmp_45_1_cast_fu_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="32" slack="0"/>
<pin id="1969" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45_1_cast/123 "/>
</bind>
</comp>

<comp id="1971" class="1004" name="out_pointer4_sum9_fu_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="32" slack="0"/>
<pin id="1973" dir="0" index="1" bw="32" slack="26"/>
<pin id="1974" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pointer4_sum9/123 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="out_pointer4_sum9_ca_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="34" slack="0"/>
<pin id="1978" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="out_pointer4_sum9_ca/123 "/>
</bind>
</comp>

<comp id="1980" class="1004" name="OUTPUT_addr_1_fu_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="32" slack="0"/>
<pin id="1982" dir="0" index="1" bw="32" slack="0"/>
<pin id="1983" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_addr_1/123 "/>
</bind>
</comp>

<comp id="1986" class="1004" name="StgValue_634_store_fu_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="32" slack="0"/>
<pin id="1988" dir="0" index="1" bw="32" slack="26"/>
<pin id="1989" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_634/123 "/>
</bind>
</comp>

<comp id="1991" class="1004" name="p_offset_1_fu_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="1" slack="1"/>
<pin id="1993" dir="0" index="1" bw="18" slack="0"/>
<pin id="1994" dir="0" index="2" bw="18" slack="0"/>
<pin id="1995" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_offset_1/124 "/>
</bind>
</comp>

<comp id="1998" class="1004" name="p_offset_1_cast_fu_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="1" slack="1"/>
<pin id="2000" dir="0" index="1" bw="19" slack="0"/>
<pin id="2001" dir="0" index="2" bw="19" slack="0"/>
<pin id="2002" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_offset_1_cast/124 "/>
</bind>
</comp>

<comp id="2005" class="1004" name="StgValue_638_store_fu_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="18" slack="0"/>
<pin id="2007" dir="0" index="1" bw="18" slack="27"/>
<pin id="2008" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_638/124 "/>
</bind>
</comp>

<comp id="2010" class="1004" name="indvar1_1_cast_fu_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="18" slack="0"/>
<pin id="2012" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar1_1_cast/125 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="exitcond4_1_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="19" slack="0"/>
<pin id="2016" dir="0" index="1" bw="19" slack="1"/>
<pin id="2017" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_1/125 "/>
</bind>
</comp>

<comp id="2019" class="1004" name="indvar_next1_1_fu_2019">
<pin_list>
<pin id="2020" dir="0" index="0" bw="18" slack="0"/>
<pin id="2021" dir="0" index="1" bw="1" slack="0"/>
<pin id="2022" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next1_1/125 "/>
</bind>
</comp>

<comp id="2025" class="1004" name="tmp_51_1_fu_2025">
<pin_list>
<pin id="2026" dir="0" index="0" bw="18" slack="0"/>
<pin id="2027" dir="0" index="1" bw="12" slack="0"/>
<pin id="2028" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51_1/125 "/>
</bind>
</comp>

<comp id="2031" class="1004" name="tmp_52_1_fu_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="18" slack="0"/>
<pin id="2033" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52_1/125 "/>
</bind>
</comp>

<comp id="2036" class="1004" name="k_1_1_fu_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="4" slack="28"/>
<pin id="2038" dir="0" index="1" bw="3" slack="0"/>
<pin id="2039" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1_1/128 "/>
</bind>
</comp>

<comp id="2042" class="1007" name="tmp_27_fu_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="11" slack="0"/>
<pin id="2044" dir="0" index="1" bw="11" slack="0"/>
<pin id="2045" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_27/19 "/>
</bind>
</comp>

<comp id="2048" class="1007" name="grp_fu_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="11" slack="0"/>
<pin id="2050" dir="0" index="1" bw="11" slack="0"/>
<pin id="2051" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="2052" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_26/20 p/20 "/>
</bind>
</comp>

<comp id="2055" class="1007" name="tmp_41_1_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="11" slack="0"/>
<pin id="2057" dir="0" index="1" bw="11" slack="0"/>
<pin id="2058" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_41_1/82 "/>
</bind>
</comp>

<comp id="2061" class="1007" name="grp_fu_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="11" slack="0"/>
<pin id="2063" dir="0" index="1" bw="11" slack="0"/>
<pin id="2064" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="2065" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_40_1/83 p_1/83 "/>
</bind>
</comp>

<comp id="2068" class="1005" name="offset_reg_2068">
<pin_list>
<pin id="2069" dir="0" index="0" bw="18" slack="1"/>
<pin id="2070" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="2074" class="1005" name="target_off_reg_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="32" slack="12"/>
<pin id="2076" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="target_off "/>
</bind>
</comp>

<comp id="2080" class="1005" name="tmp_7_cast1_reg_2080">
<pin_list>
<pin id="2081" dir="0" index="0" bw="34" slack="26"/>
<pin id="2082" dir="1" index="1" bw="34" slack="26"/>
</pin_list>
<bind>
<opset="tmp_7_cast1 "/>
</bind>
</comp>

<comp id="2085" class="1005" name="tmp_7_cast_reg_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="33" slack="12"/>
<pin id="2087" dir="1" index="1" bw="33" slack="12"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="2090" class="1005" name="tmp_8_cast_reg_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="33" slack="1"/>
<pin id="2092" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_cast "/>
</bind>
</comp>

<comp id="2096" class="1005" name="offset_cast_reg_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="19" slack="11"/>
<pin id="2098" dir="1" index="1" bw="19" slack="11"/>
</pin_list>
<bind>
<opset="offset_cast "/>
</bind>
</comp>

<comp id="2104" class="1005" name="tmp_2_reg_2104">
<pin_list>
<pin id="2105" dir="0" index="0" bw="3" slack="14"/>
<pin id="2106" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2109" class="1005" name="tmp_1_reg_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="20" slack="11"/>
<pin id="2111" dir="1" index="1" bw="20" slack="11"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="2114" class="1005" name="INPUT_addr_reg_2114">
<pin_list>
<pin id="2115" dir="0" index="0" bw="8" slack="1"/>
<pin id="2116" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_addr "/>
</bind>
</comp>

<comp id="2120" class="1005" name="exitcond3_reg_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="1" slack="1"/>
<pin id="2122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="2124" class="1005" name="indvar_next_reg_2124">
<pin_list>
<pin id="2125" dir="0" index="0" bw="18" slack="0"/>
<pin id="2126" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="2129" class="1005" name="exitcond_flatten_reg_2129">
<pin_list>
<pin id="2130" dir="0" index="0" bw="1" slack="1"/>
<pin id="2131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="2133" class="1005" name="indvar_flatten_next_reg_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="17" slack="0"/>
<pin id="2135" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="2138" class="1005" name="j_mid2_reg_2138">
<pin_list>
<pin id="2139" dir="0" index="0" bw="10" slack="1"/>
<pin id="2140" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="2147" class="1005" name="tmp_24_mid2_v_v_reg_2147">
<pin_list>
<pin id="2148" dir="0" index="0" bw="8" slack="0"/>
<pin id="2149" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_24_mid2_v_v "/>
</bind>
</comp>

<comp id="2154" class="1005" name="tmp_24_mid2_reg_2154">
<pin_list>
<pin id="2155" dir="0" index="0" bw="18" slack="1"/>
<pin id="2156" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_mid2 "/>
</bind>
</comp>

<comp id="2164" class="1005" name="j_cast1_reg_2164">
<pin_list>
<pin id="2165" dir="0" index="0" bw="19" slack="1"/>
<pin id="2166" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="j_cast1 "/>
</bind>
</comp>

<comp id="2169" class="1005" name="image_in_addr_3_reg_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="18" slack="1"/>
<pin id="2171" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_3 "/>
</bind>
</comp>

<comp id="2174" class="1005" name="image_in_addr_4_reg_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="18" slack="1"/>
<pin id="2176" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_4 "/>
</bind>
</comp>

<comp id="2179" class="1005" name="j_1_reg_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="10" slack="0"/>
<pin id="2181" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="2184" class="1005" name="image_in_addr_5_reg_2184">
<pin_list>
<pin id="2185" dir="0" index="0" bw="18" slack="1"/>
<pin id="2186" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_5 "/>
</bind>
</comp>

<comp id="2189" class="1005" name="tmp1_reg_2189">
<pin_list>
<pin id="2190" dir="0" index="0" bw="9" slack="3"/>
<pin id="2191" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="2194" class="1005" name="tmp4_reg_2194">
<pin_list>
<pin id="2195" dir="0" index="0" bw="11" slack="1"/>
<pin id="2196" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="2199" class="1005" name="image_in_addr_7_reg_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="18" slack="1"/>
<pin id="2201" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_7 "/>
</bind>
</comp>

<comp id="2204" class="1005" name="image_in_addr_1_reg_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="18" slack="1"/>
<pin id="2206" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_1 "/>
</bind>
</comp>

<comp id="2209" class="1005" name="image_in_addr_8_reg_2209">
<pin_list>
<pin id="2210" dir="0" index="0" bw="18" slack="1"/>
<pin id="2211" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_8 "/>
</bind>
</comp>

<comp id="2214" class="1005" name="image_in_addr_2_reg_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="18" slack="1"/>
<pin id="2216" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_2 "/>
</bind>
</comp>

<comp id="2219" class="1005" name="image_in_addr_6_reg_2219">
<pin_list>
<pin id="2220" dir="0" index="0" bw="18" slack="1"/>
<pin id="2221" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_6 "/>
</bind>
</comp>

<comp id="2224" class="1005" name="tmp8_reg_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="9" slack="2"/>
<pin id="2226" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="2229" class="1005" name="conv1_1_reg_2229">
<pin_list>
<pin id="2230" dir="0" index="0" bw="11" slack="1"/>
<pin id="2231" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_1 "/>
</bind>
</comp>

<comp id="2234" class="1005" name="conv2_3_reg_2234">
<pin_list>
<pin id="2235" dir="0" index="0" bw="10" slack="1"/>
<pin id="2236" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv2_3 "/>
</bind>
</comp>

<comp id="2239" class="1005" name="conv1_3_reg_2239">
<pin_list>
<pin id="2240" dir="0" index="0" bw="11" slack="1"/>
<pin id="2241" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_3 "/>
</bind>
</comp>

<comp id="2244" class="1005" name="tmp_27_reg_2244">
<pin_list>
<pin id="2245" dir="0" index="0" bw="22" slack="1"/>
<pin id="2246" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="2249" class="1005" name="p_reg_2249">
<pin_list>
<pin id="2250" dir="0" index="0" bw="22" slack="1"/>
<pin id="2251" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="2254" class="1005" name="tmp_29_reg_2254">
<pin_list>
<pin id="2255" dir="0" index="0" bw="32" slack="1"/>
<pin id="2256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="2259" class="1005" name="p_Result_s_reg_2259">
<pin_list>
<pin id="2260" dir="0" index="0" bw="1" slack="1"/>
<pin id="2261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="2264" class="1005" name="p_Val2_3_reg_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="32" slack="1"/>
<pin id="2266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="2273" class="1005" name="or_cond_reg_2273">
<pin_list>
<pin id="2274" dir="0" index="0" bw="1" slack="1"/>
<pin id="2275" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="2278" class="1005" name="target_off_3_reg_2278">
<pin_list>
<pin id="2279" dir="0" index="0" bw="32" slack="14"/>
<pin id="2280" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="target_off_3 "/>
</bind>
</comp>

<comp id="2283" class="1005" name="tmp_3_reg_2283">
<pin_list>
<pin id="2284" dir="0" index="0" bw="1" slack="1"/>
<pin id="2285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="2288" class="1005" name="offset_3_reg_2288">
<pin_list>
<pin id="2289" dir="0" index="0" bw="19" slack="1"/>
<pin id="2290" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="offset_3 "/>
</bind>
</comp>

<comp id="2293" class="1005" name="OUTPUT_addr_reg_2293">
<pin_list>
<pin id="2294" dir="0" index="0" bw="8" slack="1"/>
<pin id="2295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="OUTPUT_addr "/>
</bind>
</comp>

<comp id="2298" class="1005" name="source_off_3_cast_reg_2298">
<pin_list>
<pin id="2299" dir="0" index="0" bw="32" slack="1"/>
<pin id="2300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="source_off_3_cast "/>
</bind>
</comp>

<comp id="2303" class="1005" name="offset_3_cast_reg_2303">
<pin_list>
<pin id="2304" dir="0" index="0" bw="32" slack="1"/>
<pin id="2305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_3_cast "/>
</bind>
</comp>

<comp id="2308" class="1005" name="exitcond4_reg_2308">
<pin_list>
<pin id="2309" dir="0" index="0" bw="1" slack="1"/>
<pin id="2310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="2312" class="1005" name="indvar_next1_reg_2312">
<pin_list>
<pin id="2313" dir="0" index="0" bw="32" slack="0"/>
<pin id="2314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next1 "/>
</bind>
</comp>

<comp id="2317" class="1005" name="image_out_addr_2_reg_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="18" slack="1"/>
<pin id="2319" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_out_addr_2 "/>
</bind>
</comp>

<comp id="2322" class="1005" name="k_1_s_reg_2322">
<pin_list>
<pin id="2323" dir="0" index="0" bw="3" slack="11"/>
<pin id="2324" dir="1" index="1" bw="3" slack="11"/>
</pin_list>
<bind>
<opset="k_1_s "/>
</bind>
</comp>

<comp id="2328" class="1005" name="tmp_1_1_reg_2328">
<pin_list>
<pin id="2329" dir="0" index="0" bw="20" slack="11"/>
<pin id="2330" dir="1" index="1" bw="20" slack="11"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="2333" class="1005" name="INPUT_addr_1_reg_2333">
<pin_list>
<pin id="2334" dir="0" index="0" bw="8" slack="1"/>
<pin id="2335" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_addr_1 "/>
</bind>
</comp>

<comp id="2339" class="1005" name="exitcond3_1_reg_2339">
<pin_list>
<pin id="2340" dir="0" index="0" bw="1" slack="1"/>
<pin id="2341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3_1 "/>
</bind>
</comp>

<comp id="2343" class="1005" name="indvar_next_1_reg_2343">
<pin_list>
<pin id="2344" dir="0" index="0" bw="18" slack="0"/>
<pin id="2345" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next_1 "/>
</bind>
</comp>

<comp id="2348" class="1005" name="exitcond_flatten9_reg_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="1" slack="1"/>
<pin id="2350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten9 "/>
</bind>
</comp>

<comp id="2352" class="1005" name="indvar_flatten_next8_reg_2352">
<pin_list>
<pin id="2353" dir="0" index="0" bw="17" slack="0"/>
<pin id="2354" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next8 "/>
</bind>
</comp>

<comp id="2357" class="1005" name="j_mid2_17_reg_2357">
<pin_list>
<pin id="2358" dir="0" index="0" bw="10" slack="1"/>
<pin id="2359" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2_17 "/>
</bind>
</comp>

<comp id="2366" class="1005" name="tmp_7_1_mid2_v_v_reg_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="8" slack="0"/>
<pin id="2368" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_7_1_mid2_v_v "/>
</bind>
</comp>

<comp id="2373" class="1005" name="tmp_7_1_mid2_reg_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="18" slack="1"/>
<pin id="2375" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_1_mid2 "/>
</bind>
</comp>

<comp id="2383" class="1005" name="j_cast1_18_reg_2383">
<pin_list>
<pin id="2384" dir="0" index="0" bw="19" slack="1"/>
<pin id="2385" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="j_cast1_18 "/>
</bind>
</comp>

<comp id="2388" class="1005" name="image_in_addr_12_reg_2388">
<pin_list>
<pin id="2389" dir="0" index="0" bw="18" slack="1"/>
<pin id="2390" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_12 "/>
</bind>
</comp>

<comp id="2393" class="1005" name="image_in_addr_13_reg_2393">
<pin_list>
<pin id="2394" dir="0" index="0" bw="18" slack="1"/>
<pin id="2395" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_13 "/>
</bind>
</comp>

<comp id="2398" class="1005" name="j_1_1_reg_2398">
<pin_list>
<pin id="2399" dir="0" index="0" bw="10" slack="0"/>
<pin id="2400" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1_1 "/>
</bind>
</comp>

<comp id="2403" class="1005" name="image_in_addr_14_reg_2403">
<pin_list>
<pin id="2404" dir="0" index="0" bw="18" slack="1"/>
<pin id="2405" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_14 "/>
</bind>
</comp>

<comp id="2408" class="1005" name="tmp_43_reg_2408">
<pin_list>
<pin id="2409" dir="0" index="0" bw="9" slack="3"/>
<pin id="2410" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="2413" class="1005" name="tmp21_reg_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="11" slack="1"/>
<pin id="2415" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp21 "/>
</bind>
</comp>

<comp id="2418" class="1005" name="image_in_addr_16_reg_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="18" slack="1"/>
<pin id="2420" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_16 "/>
</bind>
</comp>

<comp id="2423" class="1005" name="image_in_addr_10_reg_2423">
<pin_list>
<pin id="2424" dir="0" index="0" bw="18" slack="1"/>
<pin id="2425" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_10 "/>
</bind>
</comp>

<comp id="2428" class="1005" name="image_in_addr_17_reg_2428">
<pin_list>
<pin id="2429" dir="0" index="0" bw="18" slack="1"/>
<pin id="2430" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_17 "/>
</bind>
</comp>

<comp id="2433" class="1005" name="image_in_addr_11_reg_2433">
<pin_list>
<pin id="2434" dir="0" index="0" bw="18" slack="1"/>
<pin id="2435" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_11 "/>
</bind>
</comp>

<comp id="2438" class="1005" name="image_in_addr_15_reg_2438">
<pin_list>
<pin id="2439" dir="0" index="0" bw="18" slack="1"/>
<pin id="2440" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_15 "/>
</bind>
</comp>

<comp id="2443" class="1005" name="tmp8_1_reg_2443">
<pin_list>
<pin id="2444" dir="0" index="0" bw="9" slack="2"/>
<pin id="2445" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp8_1 "/>
</bind>
</comp>

<comp id="2448" class="1005" name="conv1_1_1_reg_2448">
<pin_list>
<pin id="2449" dir="0" index="0" bw="11" slack="1"/>
<pin id="2450" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_1_1 "/>
</bind>
</comp>

<comp id="2453" class="1005" name="conv2_3_1_reg_2453">
<pin_list>
<pin id="2454" dir="0" index="0" bw="10" slack="1"/>
<pin id="2455" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv2_3_1 "/>
</bind>
</comp>

<comp id="2458" class="1005" name="conv1_3_1_reg_2458">
<pin_list>
<pin id="2459" dir="0" index="0" bw="11" slack="1"/>
<pin id="2460" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv1_3_1 "/>
</bind>
</comp>

<comp id="2463" class="1005" name="tmp_41_1_reg_2463">
<pin_list>
<pin id="2464" dir="0" index="0" bw="22" slack="1"/>
<pin id="2465" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41_1 "/>
</bind>
</comp>

<comp id="2468" class="1005" name="p_1_reg_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="22" slack="1"/>
<pin id="2470" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="2473" class="1005" name="tmp_42_s_reg_2473">
<pin_list>
<pin id="2474" dir="0" index="0" bw="32" slack="1"/>
<pin id="2475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42_s "/>
</bind>
</comp>

<comp id="2478" class="1005" name="p_Result_2_reg_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="1" slack="1"/>
<pin id="2480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="2483" class="1005" name="p_Val2_9_reg_2483">
<pin_list>
<pin id="2484" dir="0" index="0" bw="32" slack="1"/>
<pin id="2485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="2492" class="1005" name="tmp_6_1_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="1" slack="1"/>
<pin id="2494" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_1 "/>
</bind>
</comp>

<comp id="2498" class="1005" name="p_offset_1_cast1_reg_2498">
<pin_list>
<pin id="2499" dir="0" index="0" bw="32" slack="1"/>
<pin id="2500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_offset_1_cast1 "/>
</bind>
</comp>

<comp id="2503" class="1005" name="OUTPUT_addr_1_reg_2503">
<pin_list>
<pin id="2504" dir="0" index="0" bw="8" slack="1"/>
<pin id="2505" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="OUTPUT_addr_1 "/>
</bind>
</comp>

<comp id="2508" class="1005" name="p_offset_1_cast_reg_2508">
<pin_list>
<pin id="2509" dir="0" index="0" bw="19" slack="1"/>
<pin id="2510" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="p_offset_1_cast "/>
</bind>
</comp>

<comp id="2513" class="1005" name="exitcond4_1_reg_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="1" slack="1"/>
<pin id="2515" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4_1 "/>
</bind>
</comp>

<comp id="2517" class="1005" name="indvar_next1_1_reg_2517">
<pin_list>
<pin id="2518" dir="0" index="0" bw="18" slack="0"/>
<pin id="2519" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next1_1 "/>
</bind>
</comp>

<comp id="2522" class="1005" name="image_out_addr_5_reg_2522">
<pin_list>
<pin id="2523" dir="0" index="0" bw="18" slack="1"/>
<pin id="2524" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="image_out_addr_5 "/>
</bind>
</comp>

<comp id="2527" class="1005" name="k_1_1_reg_2527">
<pin_list>
<pin id="2528" dir="0" index="0" bw="4" slack="1"/>
<pin id="2529" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_1_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="215"><net_src comp="8" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="74" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="174" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="184" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="112" pin="0"/><net_sink comp="252" pin=4"/></net>

<net id="261"><net_src comp="188" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="267"><net_src comp="88" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="88" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="273" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="285"><net_src comp="88" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="3"/><net_sink comp="268" pin=3"/></net>

<net id="295"><net_src comp="88" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="290" pin="3"/><net_sink comp="268" pin=3"/></net>

<net id="302"><net_src comp="88" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="297" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="309"><net_src comp="88" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="304" pin="3"/><net_sink comp="268" pin=3"/></net>

<net id="316"><net_src comp="88" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="311" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="323"><net_src comp="88" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="318" pin="3"/><net_sink comp="268" pin=3"/></net>

<net id="330"><net_src comp="88" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="325" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="337"><net_src comp="88" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="88" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="349"><net_src comp="162" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="343" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="356"><net_src comp="88" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="351" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="363"><net_src comp="88" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="358" pin="3"/><net_sink comp="268" pin=3"/></net>

<net id="370"><net_src comp="88" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="365" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="377"><net_src comp="88" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="378"><net_src comp="372" pin="3"/><net_sink comp="268" pin=3"/></net>

<net id="384"><net_src comp="88" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="379" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="391"><net_src comp="88" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="386" pin="3"/><net_sink comp="268" pin=3"/></net>

<net id="398"><net_src comp="88" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="393" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="405"><net_src comp="88" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="400" pin="3"/><net_sink comp="268" pin=3"/></net>

<net id="412"><net_src comp="88" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="413"><net_src comp="407" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="419"><net_src comp="88" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="414" pin="3"/><net_sink comp="268" pin=3"/></net>

<net id="426"><net_src comp="88" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="427"><net_src comp="421" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="433"><net_src comp="88" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="434"><net_src comp="428" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="440"><net_src comp="88" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="441"><net_src comp="435" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="445"><net_src comp="48" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="446" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="457"><net_src comp="68" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="458" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="469"><net_src comp="54" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="480"><net_src comp="92" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="477" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="491"><net_src comp="94" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="502"><net_src comp="22" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="499" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="513"><net_src comp="68" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="514" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="525"><net_src comp="54" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="536"><net_src comp="92" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="547"><net_src comp="94" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="558"><net_src comp="68" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="573"><net_src comp="122" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="247" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="268" pin=4"/></net>

<net id="583"><net_src comp="268" pin="5"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="268" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="268" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="268" pin="5"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="566" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="598"><net_src comp="569" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="338" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="607"><net_src comp="228" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="228" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="234" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="446" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="50" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="446" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="52" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="54" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="633" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="645" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="0" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="650" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="458" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="70" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="458" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="72" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="454" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="681"><net_src comp="470" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="96" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="470" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="98" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="492" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="100" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="700"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="94" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="492" pin="4"/><net_sink comp="695" pin=2"/></net>

<net id="707"><net_src comp="92" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="481" pin="4"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="689" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="703" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="481" pin="4"/><net_sink comp="709" pin=2"/></net>

<net id="722"><net_src comp="102" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="709" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="104" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="717" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="72" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="695" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="100" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="695" pin="3"/><net_sink comp="739" pin=1"/></net>

<net id="750"><net_src comp="102" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="709" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="739" pin="2"/><net_sink comp="745" pin=2"/></net>

<net id="756"><net_src comp="745" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="762"><net_src comp="735" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="731" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="758" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="773"><net_src comp="695" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="94" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="108" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="783"><net_src comp="775" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="268" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="268" pin="5"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="780" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="800"><net_src comp="792" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="806"><net_src comp="788" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="784" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="110" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="112" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="808" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="815" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="827"><net_src comp="819" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="836"><net_src comp="114" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="829" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="832" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="838" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="842" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="859"><net_src comp="852" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="863"><net_src comp="855" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="872"><net_src comp="116" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="865" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="877"><net_src comp="868" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="874" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="886"><net_src comp="878" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="891"><net_src comp="868" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="896"><net_src comp="888" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="900"><net_src comp="892" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="905"><net_src comp="585" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="268" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="914"><net_src comp="902" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="906" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="919"><net_src comp="585" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="268" pin="5"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="580" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="933"><net_src comp="118" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="120" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="938"><net_src comp="928" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="268" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="947"><net_src comp="920" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="916" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="952"><net_src comp="943" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="957"><net_src comp="949" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="935" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="920" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="916" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="968"><net_src comp="959" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="973"><net_src comp="965" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="924" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="979"><net_src comp="969" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="939" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="984"><net_src comp="580" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="585" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="993"><net_src comp="981" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="998"><net_src comp="985" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="989" pin="2"/><net_sink comp="994" pin=1"/></net>

<net id="1005"><net_src comp="118" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="120" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1010"><net_src comp="1000" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1018"><net_src comp="1011" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="1007" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1023"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1030"><net_src comp="1027" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1034"><net_src comp="595" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1040"><net_src comp="124" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="1031" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1042"><net_src comp="126" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1049"><net_src comp="128" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="1031" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1051"><net_src comp="130" pin="0"/><net_sink comp="1043" pin=2"/></net>

<net id="1052"><net_src comp="132" pin="0"/><net_sink comp="1043" pin=3"/></net>

<net id="1056"><net_src comp="1031" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1062"><net_src comp="134" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1063"><net_src comp="112" pin="0"/><net_sink comp="1057" pin=1"/></net>

<net id="1064"><net_src comp="1053" pin="1"/><net_sink comp="1057" pin=2"/></net>

<net id="1068"><net_src comp="1057" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1072"><net_src comp="1043" pin="4"/><net_sink comp="1069" pin=0"/></net>

<net id="1077"><net_src comp="136" pin="0"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="1069" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1084"><net_src comp="138" pin="0"/><net_sink comp="1079" pin=0"/></net>

<net id="1085"><net_src comp="1073" pin="2"/><net_sink comp="1079" pin=1"/></net>

<net id="1086"><net_src comp="140" pin="0"/><net_sink comp="1079" pin=2"/></net>

<net id="1091"><net_src comp="142" pin="0"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="1043" pin="4"/><net_sink comp="1087" pin=1"/></net>

<net id="1096"><net_src comp="1087" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1102"><net_src comp="1079" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1103"><net_src comp="1093" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1104"><net_src comp="1073" pin="2"/><net_sink comp="1097" pin=2"/></net>

<net id="1108"><net_src comp="1097" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1112"><net_src comp="1105" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1116"><net_src comp="1105" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1121"><net_src comp="1057" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="1113" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1127"><net_src comp="1065" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="1109" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="1134"><net_src comp="144" pin="0"/><net_sink comp="1129" pin=0"/></net>

<net id="1135"><net_src comp="1117" pin="2"/><net_sink comp="1129" pin=1"/></net>

<net id="1136"><net_src comp="130" pin="0"/><net_sink comp="1129" pin=2"/></net>

<net id="1140"><net_src comp="1129" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1147"><net_src comp="146" pin="0"/><net_sink comp="1141" pin=0"/></net>

<net id="1148"><net_src comp="1123" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1149"><net_src comp="130" pin="0"/><net_sink comp="1141" pin=2"/></net>

<net id="1150"><net_src comp="148" pin="0"/><net_sink comp="1141" pin=3"/></net>

<net id="1156"><net_src comp="1079" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1157"><net_src comp="1137" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1158"><net_src comp="1141" pin="4"/><net_sink comp="1151" pin=2"/></net>

<net id="1163"><net_src comp="22" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1169"><net_src comp="1159" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1176"><net_src comp="154" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1177"><net_src comp="1164" pin="3"/><net_sink comp="1170" pin=1"/></net>

<net id="1178"><net_src comp="156" pin="0"/><net_sink comp="1170" pin=2"/></net>

<net id="1179"><net_src comp="158" pin="0"/><net_sink comp="1170" pin=3"/></net>

<net id="1184"><net_src comp="1170" pin="4"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="160" pin="0"/><net_sink comp="1180" pin=1"/></net>

<net id="1189"><net_src comp="1164" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1196"><net_src comp="102" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1200"><net_src comp="1191" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1207"><net_src comp="102" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1211"><net_src comp="1202" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1220"><net_src comp="442" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="48" pin="0"/><net_sink comp="1216" pin=1"/></net>

<net id="1226"><net_src comp="442" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1227"><net_src comp="164" pin="0"/><net_sink comp="1222" pin=1"/></net>

<net id="1232"><net_src comp="1216" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1233"><net_src comp="1222" pin="2"/><net_sink comp="1228" pin=1"/></net>

<net id="1238"><net_src comp="166" pin="0"/><net_sink comp="1234" pin=1"/></net>

<net id="1242"><net_src comp="1234" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1247"><net_src comp="442" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="48" pin="0"/><net_sink comp="1243" pin=1"/></net>

<net id="1254"><net_src comp="1243" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1255"><net_src comp="22" pin="0"/><net_sink comp="1249" pin=1"/></net>

<net id="1256"><net_src comp="1213" pin="1"/><net_sink comp="1249" pin=2"/></net>

<net id="1262"><net_src comp="1228" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1263"><net_src comp="1239" pin="1"/><net_sink comp="1257" pin=1"/></net>

<net id="1264"><net_src comp="1249" pin="3"/><net_sink comp="1257" pin=2"/></net>

<net id="1269"><net_src comp="1228" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="1243" pin="2"/><net_sink comp="1265" pin=1"/></net>

<net id="1276"><net_src comp="1265" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1277"><net_src comp="168" pin="0"/><net_sink comp="1271" pin=1"/></net>

<net id="1281"><net_src comp="1257" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1286"><net_src comp="1278" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1290"><net_src comp="1282" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1295"><net_src comp="2" pin="0"/><net_sink comp="1291" pin=0"/></net>

<net id="1296"><net_src comp="1287" pin="1"/><net_sink comp="1291" pin=1"/></net>

<net id="1302"><net_src comp="170" pin="0"/><net_sink comp="1297" pin=1"/></net>

<net id="1303"><net_src comp="172" pin="0"/><net_sink comp="1297" pin=2"/></net>

<net id="1309"><net_src comp="1297" pin="3"/><net_sink comp="1304" pin=1"/></net>

<net id="1310"><net_src comp="170" pin="0"/><net_sink comp="1304" pin=2"/></net>

<net id="1314"><net_src comp="1304" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1318"><net_src comp="1315" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1323"><net_src comp="503" pin="4"/><net_sink comp="1319" pin=0"/></net>

<net id="1328"><net_src comp="503" pin="4"/><net_sink comp="1324" pin=0"/></net>

<net id="1329"><net_src comp="8" pin="0"/><net_sink comp="1324" pin=1"/></net>

<net id="1334"><net_src comp="503" pin="4"/><net_sink comp="1330" pin=1"/></net>

<net id="1338"><net_src comp="1330" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1344"><net_src comp="186" pin="0"/><net_sink comp="1340" pin=1"/></net>

<net id="1350"><net_src comp="52" pin="0"/><net_sink comp="1345" pin=0"/></net>

<net id="1351"><net_src comp="1340" pin="2"/><net_sink comp="1345" pin=1"/></net>

<net id="1352"><net_src comp="54" pin="0"/><net_sink comp="1345" pin=2"/></net>

<net id="1356"><net_src comp="1345" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1361"><net_src comp="1353" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1365"><net_src comp="1357" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1370"><net_src comp="0" pin="0"/><net_sink comp="1366" pin=0"/></net>

<net id="1371"><net_src comp="1362" pin="1"/><net_sink comp="1366" pin=1"/></net>

<net id="1376"><net_src comp="514" pin="4"/><net_sink comp="1372" pin=0"/></net>

<net id="1377"><net_src comp="70" pin="0"/><net_sink comp="1372" pin=1"/></net>

<net id="1382"><net_src comp="514" pin="4"/><net_sink comp="1378" pin=0"/></net>

<net id="1383"><net_src comp="72" pin="0"/><net_sink comp="1378" pin=1"/></net>

<net id="1387"><net_src comp="510" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1393"><net_src comp="526" pin="4"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="96" pin="0"/><net_sink comp="1389" pin=1"/></net>

<net id="1399"><net_src comp="526" pin="4"/><net_sink comp="1395" pin=0"/></net>

<net id="1400"><net_src comp="98" pin="0"/><net_sink comp="1395" pin=1"/></net>

<net id="1405"><net_src comp="548" pin="4"/><net_sink comp="1401" pin=0"/></net>

<net id="1406"><net_src comp="100" pin="0"/><net_sink comp="1401" pin=1"/></net>

<net id="1412"><net_src comp="1401" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1413"><net_src comp="94" pin="0"/><net_sink comp="1407" pin=1"/></net>

<net id="1414"><net_src comp="548" pin="4"/><net_sink comp="1407" pin=2"/></net>

<net id="1419"><net_src comp="92" pin="0"/><net_sink comp="1415" pin=0"/></net>

<net id="1420"><net_src comp="537" pin="4"/><net_sink comp="1415" pin=1"/></net>

<net id="1426"><net_src comp="1401" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1427"><net_src comp="1415" pin="2"/><net_sink comp="1421" pin=1"/></net>

<net id="1428"><net_src comp="537" pin="4"/><net_sink comp="1421" pin=2"/></net>

<net id="1434"><net_src comp="102" pin="0"/><net_sink comp="1429" pin=0"/></net>

<net id="1435"><net_src comp="1421" pin="3"/><net_sink comp="1429" pin=1"/></net>

<net id="1436"><net_src comp="104" pin="0"/><net_sink comp="1429" pin=2"/></net>

<net id="1441"><net_src comp="1429" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1442"><net_src comp="72" pin="0"/><net_sink comp="1437" pin=1"/></net>

<net id="1446"><net_src comp="1437" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1450"><net_src comp="1407" pin="3"/><net_sink comp="1447" pin=0"/></net>

<net id="1455"><net_src comp="100" pin="0"/><net_sink comp="1451" pin=0"/></net>

<net id="1456"><net_src comp="1407" pin="3"/><net_sink comp="1451" pin=1"/></net>

<net id="1462"><net_src comp="102" pin="0"/><net_sink comp="1457" pin=0"/></net>

<net id="1463"><net_src comp="1421" pin="3"/><net_sink comp="1457" pin=1"/></net>

<net id="1464"><net_src comp="1451" pin="2"/><net_sink comp="1457" pin=2"/></net>

<net id="1468"><net_src comp="1457" pin="3"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1474"><net_src comp="1447" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1475"><net_src comp="1443" pin="1"/><net_sink comp="1470" pin=1"/></net>

<net id="1479"><net_src comp="1470" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1485"><net_src comp="1407" pin="3"/><net_sink comp="1481" pin=0"/></net>

<net id="1486"><net_src comp="94" pin="0"/><net_sink comp="1481" pin=1"/></net>

<net id="1491"><net_src comp="108" pin="0"/><net_sink comp="1487" pin=1"/></net>

<net id="1495"><net_src comp="1487" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1499"><net_src comp="268" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1503"><net_src comp="268" pin="5"/><net_sink comp="1500" pin=0"/></net>

<net id="1508"><net_src comp="1492" pin="1"/><net_sink comp="1504" pin=1"/></net>

<net id="1512"><net_src comp="1504" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1518"><net_src comp="1500" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="1519"><net_src comp="1496" pin="1"/><net_sink comp="1514" pin=1"/></net>

<net id="1525"><net_src comp="110" pin="0"/><net_sink comp="1520" pin=0"/></net>

<net id="1526"><net_src comp="112" pin="0"/><net_sink comp="1520" pin=1"/></net>

<net id="1530"><net_src comp="1520" pin="3"/><net_sink comp="1527" pin=0"/></net>

<net id="1535"><net_src comp="1527" pin="1"/><net_sink comp="1531" pin=1"/></net>

<net id="1539"><net_src comp="1531" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1548"><net_src comp="114" pin="0"/><net_sink comp="1544" pin=0"/></net>

<net id="1549"><net_src comp="1541" pin="1"/><net_sink comp="1544" pin=1"/></net>

<net id="1553"><net_src comp="1544" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1558"><net_src comp="1550" pin="1"/><net_sink comp="1554" pin=1"/></net>

<net id="1562"><net_src comp="1554" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="1571"><net_src comp="1564" pin="1"/><net_sink comp="1567" pin=1"/></net>

<net id="1575"><net_src comp="1567" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1584"><net_src comp="116" pin="0"/><net_sink comp="1580" pin=0"/></net>

<net id="1585"><net_src comp="1577" pin="1"/><net_sink comp="1580" pin=1"/></net>

<net id="1589"><net_src comp="1580" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1594"><net_src comp="1586" pin="1"/><net_sink comp="1590" pin=1"/></net>

<net id="1598"><net_src comp="1590" pin="2"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1603"><net_src comp="1580" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1608"><net_src comp="1600" pin="1"/><net_sink comp="1604" pin=1"/></net>

<net id="1612"><net_src comp="1604" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1617"><net_src comp="585" pin="1"/><net_sink comp="1614" pin=0"/></net>

<net id="1621"><net_src comp="268" pin="5"/><net_sink comp="1618" pin=0"/></net>

<net id="1626"><net_src comp="1614" pin="1"/><net_sink comp="1622" pin=0"/></net>

<net id="1627"><net_src comp="1618" pin="1"/><net_sink comp="1622" pin=1"/></net>

<net id="1631"><net_src comp="585" pin="1"/><net_sink comp="1628" pin=0"/></net>

<net id="1635"><net_src comp="268" pin="2"/><net_sink comp="1632" pin=0"/></net>

<net id="1639"><net_src comp="580" pin="1"/><net_sink comp="1636" pin=0"/></net>

<net id="1645"><net_src comp="118" pin="0"/><net_sink comp="1640" pin=0"/></net>

<net id="1646"><net_src comp="120" pin="0"/><net_sink comp="1640" pin=2"/></net>

<net id="1650"><net_src comp="1640" pin="3"/><net_sink comp="1647" pin=0"/></net>

<net id="1654"><net_src comp="268" pin="5"/><net_sink comp="1651" pin=0"/></net>

<net id="1659"><net_src comp="1632" pin="1"/><net_sink comp="1655" pin=0"/></net>

<net id="1660"><net_src comp="1628" pin="1"/><net_sink comp="1655" pin=1"/></net>

<net id="1664"><net_src comp="1655" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1669"><net_src comp="1661" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="1670"><net_src comp="1647" pin="1"/><net_sink comp="1665" pin=1"/></net>

<net id="1675"><net_src comp="1632" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="1676"><net_src comp="1628" pin="1"/><net_sink comp="1671" pin=1"/></net>

<net id="1680"><net_src comp="1671" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1685"><net_src comp="1677" pin="1"/><net_sink comp="1681" pin=0"/></net>

<net id="1686"><net_src comp="1636" pin="1"/><net_sink comp="1681" pin=1"/></net>

<net id="1691"><net_src comp="1681" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1692"><net_src comp="1651" pin="1"/><net_sink comp="1687" pin=1"/></net>

<net id="1696"><net_src comp="580" pin="1"/><net_sink comp="1693" pin=0"/></net>

<net id="1700"><net_src comp="585" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="1705"><net_src comp="1693" pin="1"/><net_sink comp="1701" pin=1"/></net>

<net id="1710"><net_src comp="1697" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="1711"><net_src comp="1701" pin="2"/><net_sink comp="1706" pin=1"/></net>

<net id="1717"><net_src comp="118" pin="0"/><net_sink comp="1712" pin=0"/></net>

<net id="1718"><net_src comp="120" pin="0"/><net_sink comp="1712" pin=2"/></net>

<net id="1722"><net_src comp="1712" pin="3"/><net_sink comp="1719" pin=0"/></net>

<net id="1730"><net_src comp="1723" pin="1"/><net_sink comp="1726" pin=0"/></net>

<net id="1731"><net_src comp="1719" pin="1"/><net_sink comp="1726" pin=1"/></net>

<net id="1735"><net_src comp="1726" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1742"><net_src comp="1739" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1746"><net_src comp="595" pin="1"/><net_sink comp="1743" pin=0"/></net>

<net id="1752"><net_src comp="124" pin="0"/><net_sink comp="1747" pin=0"/></net>

<net id="1753"><net_src comp="1743" pin="1"/><net_sink comp="1747" pin=1"/></net>

<net id="1754"><net_src comp="126" pin="0"/><net_sink comp="1747" pin=2"/></net>

<net id="1761"><net_src comp="128" pin="0"/><net_sink comp="1755" pin=0"/></net>

<net id="1762"><net_src comp="1743" pin="1"/><net_sink comp="1755" pin=1"/></net>

<net id="1763"><net_src comp="130" pin="0"/><net_sink comp="1755" pin=2"/></net>

<net id="1764"><net_src comp="132" pin="0"/><net_sink comp="1755" pin=3"/></net>

<net id="1768"><net_src comp="1743" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="1774"><net_src comp="134" pin="0"/><net_sink comp="1769" pin=0"/></net>

<net id="1775"><net_src comp="112" pin="0"/><net_sink comp="1769" pin=1"/></net>

<net id="1776"><net_src comp="1765" pin="1"/><net_sink comp="1769" pin=2"/></net>

<net id="1780"><net_src comp="1769" pin="3"/><net_sink comp="1777" pin=0"/></net>

<net id="1784"><net_src comp="1755" pin="4"/><net_sink comp="1781" pin=0"/></net>

<net id="1789"><net_src comp="136" pin="0"/><net_sink comp="1785" pin=0"/></net>

<net id="1790"><net_src comp="1781" pin="1"/><net_sink comp="1785" pin=1"/></net>

<net id="1796"><net_src comp="138" pin="0"/><net_sink comp="1791" pin=0"/></net>

<net id="1797"><net_src comp="1785" pin="2"/><net_sink comp="1791" pin=1"/></net>

<net id="1798"><net_src comp="140" pin="0"/><net_sink comp="1791" pin=2"/></net>

<net id="1803"><net_src comp="142" pin="0"/><net_sink comp="1799" pin=0"/></net>

<net id="1804"><net_src comp="1755" pin="4"/><net_sink comp="1799" pin=1"/></net>

<net id="1808"><net_src comp="1799" pin="2"/><net_sink comp="1805" pin=0"/></net>

<net id="1814"><net_src comp="1791" pin="3"/><net_sink comp="1809" pin=0"/></net>

<net id="1815"><net_src comp="1805" pin="1"/><net_sink comp="1809" pin=1"/></net>

<net id="1816"><net_src comp="1785" pin="2"/><net_sink comp="1809" pin=2"/></net>

<net id="1820"><net_src comp="1809" pin="3"/><net_sink comp="1817" pin=0"/></net>

<net id="1824"><net_src comp="1817" pin="1"/><net_sink comp="1821" pin=0"/></net>

<net id="1828"><net_src comp="1817" pin="1"/><net_sink comp="1825" pin=0"/></net>

<net id="1833"><net_src comp="1769" pin="3"/><net_sink comp="1829" pin=0"/></net>

<net id="1834"><net_src comp="1825" pin="1"/><net_sink comp="1829" pin=1"/></net>

<net id="1839"><net_src comp="1777" pin="1"/><net_sink comp="1835" pin=0"/></net>

<net id="1840"><net_src comp="1821" pin="1"/><net_sink comp="1835" pin=1"/></net>

<net id="1846"><net_src comp="144" pin="0"/><net_sink comp="1841" pin=0"/></net>

<net id="1847"><net_src comp="1829" pin="2"/><net_sink comp="1841" pin=1"/></net>

<net id="1848"><net_src comp="130" pin="0"/><net_sink comp="1841" pin=2"/></net>

<net id="1852"><net_src comp="1841" pin="3"/><net_sink comp="1849" pin=0"/></net>

<net id="1859"><net_src comp="146" pin="0"/><net_sink comp="1853" pin=0"/></net>

<net id="1860"><net_src comp="1835" pin="2"/><net_sink comp="1853" pin=1"/></net>

<net id="1861"><net_src comp="130" pin="0"/><net_sink comp="1853" pin=2"/></net>

<net id="1862"><net_src comp="148" pin="0"/><net_sink comp="1853" pin=3"/></net>

<net id="1868"><net_src comp="1791" pin="3"/><net_sink comp="1863" pin=0"/></net>

<net id="1869"><net_src comp="1849" pin="1"/><net_sink comp="1863" pin=1"/></net>

<net id="1870"><net_src comp="1853" pin="4"/><net_sink comp="1863" pin=2"/></net>

<net id="1875"><net_src comp="22" pin="0"/><net_sink comp="1871" pin=0"/></net>

<net id="1881"><net_src comp="1871" pin="2"/><net_sink comp="1876" pin=1"/></net>

<net id="1888"><net_src comp="154" pin="0"/><net_sink comp="1882" pin=0"/></net>

<net id="1889"><net_src comp="1876" pin="3"/><net_sink comp="1882" pin=1"/></net>

<net id="1890"><net_src comp="156" pin="0"/><net_sink comp="1882" pin=2"/></net>

<net id="1891"><net_src comp="158" pin="0"/><net_sink comp="1882" pin=3"/></net>

<net id="1896"><net_src comp="1882" pin="4"/><net_sink comp="1892" pin=0"/></net>

<net id="1897"><net_src comp="160" pin="0"/><net_sink comp="1892" pin=1"/></net>

<net id="1901"><net_src comp="1876" pin="3"/><net_sink comp="1898" pin=0"/></net>

<net id="1902"><net_src comp="1898" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1908"><net_src comp="102" pin="0"/><net_sink comp="1903" pin=0"/></net>

<net id="1912"><net_src comp="1903" pin="3"/><net_sink comp="1909" pin=0"/></net>

<net id="1913"><net_src comp="1909" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1919"><net_src comp="102" pin="0"/><net_sink comp="1914" pin=0"/></net>

<net id="1923"><net_src comp="1914" pin="3"/><net_sink comp="1920" pin=0"/></net>

<net id="1924"><net_src comp="1920" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1929"><net_src comp="190" pin="0"/><net_sink comp="1925" pin=1"/></net>

<net id="1934"><net_src comp="166" pin="0"/><net_sink comp="1930" pin=1"/></net>

<net id="1938"><net_src comp="1930" pin="2"/><net_sink comp="1935" pin=0"/></net>

<net id="1943"><net_src comp="190" pin="0"/><net_sink comp="1939" pin=1"/></net>

<net id="1949"><net_src comp="1939" pin="2"/><net_sink comp="1944" pin=0"/></net>

<net id="1950"><net_src comp="192" pin="0"/><net_sink comp="1944" pin=1"/></net>

<net id="1956"><net_src comp="1925" pin="2"/><net_sink comp="1951" pin=0"/></net>

<net id="1957"><net_src comp="1935" pin="1"/><net_sink comp="1951" pin=1"/></net>

<net id="1958"><net_src comp="1944" pin="3"/><net_sink comp="1951" pin=2"/></net>

<net id="1964"><net_src comp="1925" pin="2"/><net_sink comp="1959" pin=0"/></net>

<net id="1965"><net_src comp="194" pin="0"/><net_sink comp="1959" pin=1"/></net>

<net id="1966"><net_src comp="196" pin="0"/><net_sink comp="1959" pin=2"/></net>

<net id="1970"><net_src comp="1951" pin="3"/><net_sink comp="1967" pin=0"/></net>

<net id="1975"><net_src comp="1967" pin="1"/><net_sink comp="1971" pin=0"/></net>

<net id="1979"><net_src comp="1971" pin="2"/><net_sink comp="1976" pin=0"/></net>

<net id="1984"><net_src comp="2" pin="0"/><net_sink comp="1980" pin=0"/></net>

<net id="1985"><net_src comp="1976" pin="1"/><net_sink comp="1980" pin=1"/></net>

<net id="1990"><net_src comp="1951" pin="3"/><net_sink comp="1986" pin=0"/></net>

<net id="1996"><net_src comp="198" pin="0"/><net_sink comp="1991" pin=1"/></net>

<net id="1997"><net_src comp="200" pin="0"/><net_sink comp="1991" pin=2"/></net>

<net id="2003"><net_src comp="168" pin="0"/><net_sink comp="1998" pin=1"/></net>

<net id="2004"><net_src comp="202" pin="0"/><net_sink comp="1998" pin=2"/></net>

<net id="2009"><net_src comp="1991" pin="3"/><net_sink comp="2005" pin=0"/></net>

<net id="2013"><net_src comp="559" pin="4"/><net_sink comp="2010" pin=0"/></net>

<net id="2018"><net_src comp="2010" pin="1"/><net_sink comp="2014" pin=0"/></net>

<net id="2023"><net_src comp="559" pin="4"/><net_sink comp="2019" pin=0"/></net>

<net id="2024"><net_src comp="72" pin="0"/><net_sink comp="2019" pin=1"/></net>

<net id="2029"><net_src comp="559" pin="4"/><net_sink comp="2025" pin=0"/></net>

<net id="2030"><net_src comp="204" pin="0"/><net_sink comp="2025" pin=1"/></net>

<net id="2034"><net_src comp="2025" pin="2"/><net_sink comp="2031" pin=0"/></net>

<net id="2035"><net_src comp="2031" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="2040"><net_src comp="442" pin="1"/><net_sink comp="2036" pin=0"/></net>

<net id="2041"><net_src comp="210" pin="0"/><net_sink comp="2036" pin=1"/></net>

<net id="2046"><net_src comp="1020" pin="1"/><net_sink comp="2042" pin=0"/></net>

<net id="2047"><net_src comp="1020" pin="1"/><net_sink comp="2042" pin=1"/></net>

<net id="2053"><net_src comp="1024" pin="1"/><net_sink comp="2048" pin=0"/></net>

<net id="2054"><net_src comp="1024" pin="1"/><net_sink comp="2048" pin=1"/></net>

<net id="2059"><net_src comp="1732" pin="1"/><net_sink comp="2055" pin=0"/></net>

<net id="2060"><net_src comp="1732" pin="1"/><net_sink comp="2055" pin=1"/></net>

<net id="2066"><net_src comp="1736" pin="1"/><net_sink comp="2061" pin=0"/></net>

<net id="2067"><net_src comp="1736" pin="1"/><net_sink comp="2061" pin=1"/></net>

<net id="2071"><net_src comp="212" pin="1"/><net_sink comp="2068" pin=0"/></net>

<net id="2072"><net_src comp="2068" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="2073"><net_src comp="2068" pin="1"/><net_sink comp="2005" pin=1"/></net>

<net id="2077"><net_src comp="216" pin="1"/><net_sink comp="2074" pin=0"/></net>

<net id="2078"><net_src comp="2074" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="2079"><net_src comp="2074" pin="1"/><net_sink comp="1986" pin=1"/></net>

<net id="2083"><net_src comp="604" pin="1"/><net_sink comp="2080" pin=0"/></net>

<net id="2084"><net_src comp="2080" pin="1"/><net_sink comp="1971" pin=1"/></net>

<net id="2088"><net_src comp="608" pin="1"/><net_sink comp="2085" pin=0"/></net>

<net id="2089"><net_src comp="2085" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="2093"><net_src comp="612" pin="1"/><net_sink comp="2090" pin=0"/></net>

<net id="2094"><net_src comp="2090" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="2095"><net_src comp="2090" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="2099"><net_src comp="619" pin="1"/><net_sink comp="2096" pin=0"/></net>

<net id="2100"><net_src comp="2096" pin="1"/><net_sink comp="1271" pin=2"/></net>

<net id="2107"><net_src comp="629" pin="1"/><net_sink comp="2104" pin=0"/></net>

<net id="2108"><net_src comp="2104" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="2112"><net_src comp="633" pin="3"/><net_sink comp="2109" pin=0"/></net>

<net id="2113"><net_src comp="2109" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="2117"><net_src comp="654" pin="2"/><net_sink comp="2114" pin=0"/></net>

<net id="2118"><net_src comp="2114" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="2119"><net_src comp="2114" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="2123"><net_src comp="660" pin="2"/><net_sink comp="2120" pin=0"/></net>

<net id="2127"><net_src comp="666" pin="2"/><net_sink comp="2124" pin=0"/></net>

<net id="2128"><net_src comp="2124" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="2132"><net_src comp="677" pin="2"/><net_sink comp="2129" pin=0"/></net>

<net id="2136"><net_src comp="683" pin="2"/><net_sink comp="2133" pin=0"/></net>

<net id="2137"><net_src comp="2133" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="2141"><net_src comp="695" pin="3"/><net_sink comp="2138" pin=0"/></net>

<net id="2142"><net_src comp="2138" pin="1"/><net_sink comp="808" pin=2"/></net>

<net id="2143"><net_src comp="2138" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="2144"><net_src comp="2138" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="2145"><net_src comp="2138" pin="1"/><net_sink comp="1191" pin=2"/></net>

<net id="2146"><net_src comp="2138" pin="1"/><net_sink comp="1202" pin=2"/></net>

<net id="2150"><net_src comp="709" pin="3"/><net_sink comp="2147" pin=0"/></net>

<net id="2151"><net_src comp="2147" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="2152"><net_src comp="2147" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="2153"><net_src comp="2147" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="2157"><net_src comp="717" pin="3"/><net_sink comp="2154" pin=0"/></net>

<net id="2158"><net_src comp="2154" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="2159"><net_src comp="2154" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="2160"><net_src comp="2154" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="2161"><net_src comp="2154" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="2162"><net_src comp="2154" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="2163"><net_src comp="2154" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="2167"><net_src comp="735" pin="1"/><net_sink comp="2164" pin=0"/></net>

<net id="2168"><net_src comp="2164" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="2172"><net_src comp="273" pin="3"/><net_sink comp="2169" pin=0"/></net>

<net id="2173"><net_src comp="2169" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="2177"><net_src comp="280" pin="3"/><net_sink comp="2174" pin=0"/></net>

<net id="2178"><net_src comp="2174" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="2182"><net_src comp="769" pin="2"/><net_sink comp="2179" pin=0"/></net>

<net id="2183"><net_src comp="2179" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="2187"><net_src comp="290" pin="3"/><net_sink comp="2184" pin=0"/></net>

<net id="2188"><net_src comp="2184" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="2192"><net_src comp="802" pin="2"/><net_sink comp="2189" pin=0"/></net>

<net id="2193"><net_src comp="2189" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="2197"><net_src comp="808" pin="3"/><net_sink comp="2194" pin=0"/></net>

<net id="2198"><net_src comp="2194" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="2202"><net_src comp="297" pin="3"/><net_sink comp="2199" pin=0"/></net>

<net id="2203"><net_src comp="2199" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="2207"><net_src comp="304" pin="3"/><net_sink comp="2204" pin=0"/></net>

<net id="2208"><net_src comp="2204" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="2212"><net_src comp="311" pin="3"/><net_sink comp="2209" pin=0"/></net>

<net id="2213"><net_src comp="2209" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="2217"><net_src comp="318" pin="3"/><net_sink comp="2214" pin=0"/></net>

<net id="2218"><net_src comp="2214" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="2222"><net_src comp="325" pin="3"/><net_sink comp="2219" pin=0"/></net>

<net id="2223"><net_src comp="2219" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="2227"><net_src comp="910" pin="2"/><net_sink comp="2224" pin=0"/></net>

<net id="2228"><net_src comp="2224" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="2232"><net_src comp="953" pin="2"/><net_sink comp="2229" pin=0"/></net>

<net id="2233"><net_src comp="2229" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="2237"><net_src comp="975" pin="2"/><net_sink comp="2234" pin=0"/></net>

<net id="2238"><net_src comp="2234" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="2242"><net_src comp="994" pin="2"/><net_sink comp="2239" pin=0"/></net>

<net id="2243"><net_src comp="2239" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="2247"><net_src comp="2042" pin="2"/><net_sink comp="2244" pin=0"/></net>

<net id="2248"><net_src comp="2244" pin="1"/><net_sink comp="2048" pin=0"/></net>

<net id="2252"><net_src comp="2048" pin="3"/><net_sink comp="2249" pin=0"/></net>

<net id="2253"><net_src comp="2249" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="2257"><net_src comp="1027" pin="1"/><net_sink comp="2254" pin=0"/></net>

<net id="2258"><net_src comp="2254" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="2262"><net_src comp="1035" pin="3"/><net_sink comp="2259" pin=0"/></net>

<net id="2263"><net_src comp="2259" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="2267"><net_src comp="1151" pin="3"/><net_sink comp="2264" pin=0"/></net>

<net id="2268"><net_src comp="2264" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="2269"><net_src comp="2264" pin="1"/><net_sink comp="1164" pin=2"/></net>

<net id="2276"><net_src comp="1228" pin="2"/><net_sink comp="2273" pin=0"/></net>

<net id="2277"><net_src comp="2273" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="2281"><net_src comp="1257" pin="3"/><net_sink comp="2278" pin=0"/></net>

<net id="2282"><net_src comp="2278" pin="1"/><net_sink comp="1944" pin=2"/></net>

<net id="2286"><net_src comp="1265" pin="2"/><net_sink comp="2283" pin=0"/></net>

<net id="2287"><net_src comp="2283" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="2291"><net_src comp="1271" pin="3"/><net_sink comp="2288" pin=0"/></net>

<net id="2292"><net_src comp="2288" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="2296"><net_src comp="1291" pin="2"/><net_sink comp="2293" pin=0"/></net>

<net id="2297"><net_src comp="2293" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="2301"><net_src comp="1311" pin="1"/><net_sink comp="2298" pin=0"/></net>

<net id="2302"><net_src comp="2298" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="2306"><net_src comp="1315" pin="1"/><net_sink comp="2303" pin=0"/></net>

<net id="2307"><net_src comp="2303" pin="1"/><net_sink comp="1319" pin=1"/></net>

<net id="2311"><net_src comp="1319" pin="2"/><net_sink comp="2308" pin=0"/></net>

<net id="2315"><net_src comp="1324" pin="2"/><net_sink comp="2312" pin=0"/></net>

<net id="2316"><net_src comp="2312" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="2320"><net_src comp="351" pin="3"/><net_sink comp="2317" pin=0"/></net>

<net id="2321"><net_src comp="2317" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="2325"><net_src comp="1340" pin="2"/><net_sink comp="2322" pin=0"/></net>

<net id="2326"><net_src comp="2322" pin="1"/><net_sink comp="1925" pin=0"/></net>

<net id="2327"><net_src comp="2322" pin="1"/><net_sink comp="1939" pin=0"/></net>

<net id="2331"><net_src comp="1345" pin="3"/><net_sink comp="2328" pin=0"/></net>

<net id="2332"><net_src comp="2328" pin="1"/><net_sink comp="1930" pin=0"/></net>

<net id="2336"><net_src comp="1366" pin="2"/><net_sink comp="2333" pin=0"/></net>

<net id="2337"><net_src comp="2333" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="2338"><net_src comp="2333" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="2342"><net_src comp="1372" pin="2"/><net_sink comp="2339" pin=0"/></net>

<net id="2346"><net_src comp="1378" pin="2"/><net_sink comp="2343" pin=0"/></net>

<net id="2347"><net_src comp="2343" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="2351"><net_src comp="1389" pin="2"/><net_sink comp="2348" pin=0"/></net>

<net id="2355"><net_src comp="1395" pin="2"/><net_sink comp="2352" pin=0"/></net>

<net id="2356"><net_src comp="2352" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="2360"><net_src comp="1407" pin="3"/><net_sink comp="2357" pin=0"/></net>

<net id="2361"><net_src comp="2357" pin="1"/><net_sink comp="1520" pin=2"/></net>

<net id="2362"><net_src comp="2357" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="2363"><net_src comp="2357" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="2364"><net_src comp="2357" pin="1"/><net_sink comp="1903" pin=2"/></net>

<net id="2365"><net_src comp="2357" pin="1"/><net_sink comp="1914" pin=2"/></net>

<net id="2369"><net_src comp="1421" pin="3"/><net_sink comp="2366" pin=0"/></net>

<net id="2370"><net_src comp="2366" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="2371"><net_src comp="2366" pin="1"/><net_sink comp="1903" pin=1"/></net>

<net id="2372"><net_src comp="2366" pin="1"/><net_sink comp="1914" pin=1"/></net>

<net id="2376"><net_src comp="1429" pin="3"/><net_sink comp="2373" pin=0"/></net>

<net id="2377"><net_src comp="2373" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="2378"><net_src comp="2373" pin="1"/><net_sink comp="1531" pin=0"/></net>

<net id="2379"><net_src comp="2373" pin="1"/><net_sink comp="1554" pin=0"/></net>

<net id="2380"><net_src comp="2373" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="2381"><net_src comp="2373" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="2382"><net_src comp="2373" pin="1"/><net_sink comp="1604" pin=0"/></net>

<net id="2386"><net_src comp="1447" pin="1"/><net_sink comp="2383" pin=0"/></net>

<net id="2387"><net_src comp="2383" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="2391"><net_src comp="365" pin="3"/><net_sink comp="2388" pin=0"/></net>

<net id="2392"><net_src comp="2388" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="2396"><net_src comp="372" pin="3"/><net_sink comp="2393" pin=0"/></net>

<net id="2397"><net_src comp="2393" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="2401"><net_src comp="1481" pin="2"/><net_sink comp="2398" pin=0"/></net>

<net id="2402"><net_src comp="2398" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="2406"><net_src comp="379" pin="3"/><net_sink comp="2403" pin=0"/></net>

<net id="2407"><net_src comp="2403" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="2411"><net_src comp="1514" pin="2"/><net_sink comp="2408" pin=0"/></net>

<net id="2412"><net_src comp="2408" pin="1"/><net_sink comp="1640" pin=1"/></net>

<net id="2416"><net_src comp="1520" pin="3"/><net_sink comp="2413" pin=0"/></net>

<net id="2417"><net_src comp="2413" pin="1"/><net_sink comp="1564" pin=0"/></net>

<net id="2421"><net_src comp="386" pin="3"/><net_sink comp="2418" pin=0"/></net>

<net id="2422"><net_src comp="2418" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="2426"><net_src comp="393" pin="3"/><net_sink comp="2423" pin=0"/></net>

<net id="2427"><net_src comp="2423" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="2431"><net_src comp="400" pin="3"/><net_sink comp="2428" pin=0"/></net>

<net id="2432"><net_src comp="2428" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="2436"><net_src comp="407" pin="3"/><net_sink comp="2433" pin=0"/></net>

<net id="2437"><net_src comp="2433" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="2441"><net_src comp="414" pin="3"/><net_sink comp="2438" pin=0"/></net>

<net id="2442"><net_src comp="2438" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="2446"><net_src comp="1622" pin="2"/><net_sink comp="2443" pin=0"/></net>

<net id="2447"><net_src comp="2443" pin="1"/><net_sink comp="1712" pin=1"/></net>

<net id="2451"><net_src comp="1665" pin="2"/><net_sink comp="2448" pin=0"/></net>

<net id="2452"><net_src comp="2448" pin="1"/><net_sink comp="1701" pin=0"/></net>

<net id="2456"><net_src comp="1687" pin="2"/><net_sink comp="2453" pin=0"/></net>

<net id="2457"><net_src comp="2453" pin="1"/><net_sink comp="1723" pin=0"/></net>

<net id="2461"><net_src comp="1706" pin="2"/><net_sink comp="2458" pin=0"/></net>

<net id="2462"><net_src comp="2458" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="2466"><net_src comp="2055" pin="2"/><net_sink comp="2463" pin=0"/></net>

<net id="2467"><net_src comp="2463" pin="1"/><net_sink comp="2061" pin=0"/></net>

<net id="2471"><net_src comp="2061" pin="3"/><net_sink comp="2468" pin=0"/></net>

<net id="2472"><net_src comp="2468" pin="1"/><net_sink comp="1739" pin=0"/></net>

<net id="2476"><net_src comp="1739" pin="1"/><net_sink comp="2473" pin=0"/></net>

<net id="2477"><net_src comp="2473" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="2481"><net_src comp="1747" pin="3"/><net_sink comp="2478" pin=0"/></net>

<net id="2482"><net_src comp="2478" pin="1"/><net_sink comp="1876" pin=0"/></net>

<net id="2486"><net_src comp="1863" pin="3"/><net_sink comp="2483" pin=0"/></net>

<net id="2487"><net_src comp="2483" pin="1"/><net_sink comp="1871" pin=1"/></net>

<net id="2488"><net_src comp="2483" pin="1"/><net_sink comp="1876" pin=2"/></net>

<net id="2495"><net_src comp="1925" pin="2"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="1991" pin=0"/></net>

<net id="2497"><net_src comp="2492" pin="1"/><net_sink comp="1998" pin=0"/></net>

<net id="2501"><net_src comp="1959" pin="3"/><net_sink comp="2498" pin=0"/></net>

<net id="2502"><net_src comp="2498" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="2506"><net_src comp="1980" pin="2"/><net_sink comp="2503" pin=0"/></net>

<net id="2507"><net_src comp="2503" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="2511"><net_src comp="1998" pin="3"/><net_sink comp="2508" pin=0"/></net>

<net id="2512"><net_src comp="2508" pin="1"/><net_sink comp="2014" pin=1"/></net>

<net id="2516"><net_src comp="2014" pin="2"/><net_sink comp="2513" pin=0"/></net>

<net id="2520"><net_src comp="2019" pin="2"/><net_sink comp="2517" pin=0"/></net>

<net id="2521"><net_src comp="2517" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="2525"><net_src comp="435" pin="3"/><net_sink comp="2522" pin=0"/></net>

<net id="2526"><net_src comp="2522" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="2530"><net_src comp="2036" pin="2"/><net_sink comp="2527" pin=0"/></net>

<net id="2531"><net_src comp="2527" pin="1"/><net_sink comp="446" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r | {61 64 66 67 68 69 70 124 127 128 129 130 131 132 }
 - Input state : 
	Port: sobel : INPUT_r | {3 4 5 6 7 8 9 11 66 67 68 69 70 71 72 74 }
	Port: sobel : in_pointer | {1 }
	Port: sobel : out_pointer | {1 }
  - Chain level:
	State 1
	State 2
		offset_cast : 1
		exitcond2 : 1
		StgValue_155 : 2
		tmp_2 : 1
		tmp_1 : 2
		tmp_2_cast : 3
		in_pointer2_sum : 4
		in_pointer2_sum_cast : 5
		INPUT_addr : 6
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		exitcond3 : 1
		indvar_next : 1
		StgValue_176 : 2
	State 11
	State 12
		image_in_addr : 1
		StgValue_184 : 2
		burstread_rend_0 : 1
	State 13
	State 14
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_193 : 2
		exitcond : 1
		j_mid2 : 2
		i_1_dup : 1
		tmp_24_mid2_v_v : 2
		tmp_24_mid2 : 3
		tmp_8_cast_mid2_v : 4
		tmp_8_cast_mid2 : 4
		j_cast1 : 3
		tmp7 : 3
		tmp_12 : 4
		tmp_13 : 5
		image_in_addr_3 : 6
		image_in_load_2 : 7
		tmp_14 : 5
		tmp_15 : 6
		image_in_addr_4 : 7
		image_in_load_3 : 8
		empty_12 : 1
		j_1 : 3
	State 15
		tmp_21_cast : 1
		tmp_24_cast : 1
		tmp_16 : 1
		tmp_17 : 2
		image_in_addr_5 : 3
		image_in_load_4 : 4
		tmp1 : 2
		tmp11_cast : 1
		tmp_21 : 2
		tmp_22 : 3
		image_in_addr_7 : 4
		image_in_load_6 : 5
	State 16
		tmp3 : 1
		tmp3_cast : 2
		tmp_8 : 3
		tmp_9 : 4
		image_in_addr_1 : 5
		image_in_load : 6
		tmp_23 : 1
		tmp_24 : 2
		image_in_addr_8 : 3
		image_in_load_7 : 4
	State 17
		tmp6 : 1
		tmp6_cast : 2
		tmp_10 : 3
		tmp_11 : 4
		image_in_addr_2 : 5
		image_in_load_1 : 6
		tmp10_cast : 2
		tmp_19 : 3
		tmp_20 : 4
		image_in_addr_6 : 5
		image_in_load_5 : 6
		tmp_39_cast : 1
		tmp8 : 2
	State 18
		tmp_17_cast : 1
		tmp4_cast : 1
		tmp_31_cast : 1
		conv1 : 2
		conv1_cast_cast : 3
		conv1_1 : 4
		conv2_1 : 2
		conv2_1_cast : 3
		conv2_2 : 4
		conv2_3 : 5
	State 19
		conv1_2 : 1
		conv1_3 : 2
		tmp9_cast : 1
		conv2_4 : 2
		conv2_4_cast : 3
		tmp_27 : 4
	State 20
		tmp_26 : 1
		p : 2
	State 21
		tmp_30 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		p_Result_s : 1
		loc_V : 1
		loc_V_1 : 1
		p_Result_1 : 2
		tmp_i_i : 3
		tmp_i_i_i_cast : 2
		sh_assign : 3
		isNeg : 4
		tmp_i_i_11 : 2
		tmp_i_i_cast : 3
		sh_assign_1 : 5
		sh_assign_1_cast : 6
		tmp_54_i_i : 7
		tmp_54_i_i_cast : 7
		tmp_55_i_i : 8
		tmp_57_i_i : 8
		tmp_36 : 9
		tmp_31 : 10
		tmp_33 : 9
		p_Val2_3 : 11
	State 59
		p_Val2_5 : 1
		tmp_37 : 2
		icmp : 3
		StgValue_357 : 4
		tmp_39 : 2
		tmp_41 : 1
		image_out_addr_1 : 2
		StgValue_362 : 3
		tmp_38 : 1
		image_out_addr : 2
		StgValue_367 : 3
	State 60
		or_cond : 1
		p_target_off : 1
		target_off_3 : 2
		tmp_3 : 1
		offset_3 : 1
		tmp_18_cast : 3
		out_pointer4_sum : 4
		out_pointer4_sum_cas : 5
		OUTPUT_addr : 6
	State 61
		source_off_3 : 1
		source_off_3_cast : 2
		OUTPUT_addr_wr_req : 1
	State 62
		exitcond4 : 1
		indvar_next1 : 1
		StgValue_394 : 2
		tmp_32 : 1
		tmp_35 : 2
		image_out_addr_2 : 3
		image_out_load : 4
	State 63
	State 64
		burstwrite_rend_0 : 1
	State 65
		tmp_2_1_cast : 1
		in_pointer2_sum7 : 2
		in_pointer2_sum7_cas : 3
		INPUT_addr_1 : 4
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
		exitcond3_1 : 1
		indvar_next_1 : 1
		StgValue_430 : 2
	State 74
	State 75
		image_in_addr_9 : 1
		StgValue_438 : 2
		burstread_rend_1 : 1
	State 76
	State 77
		exitcond_flatten9 : 1
		indvar_flatten_next8 : 1
		StgValue_447 : 2
		exitcond_s : 1
		j_mid2_17 : 2
		i_1_1_dup : 1
		tmp_7_1_mid2_v_v : 2
		tmp_7_1_mid2 : 3
		tmp_8_1_cast_mid2_v : 4
		tmp_8_1_cast_mid2 : 4
		j_cast1_18 : 3
		tmp15 : 3
		tmp_19_1 : 4
		tmp_20_1 : 5
		image_in_addr_12 : 6
		image_in_load_10 : 7
		tmp_22_1 : 5
		tmp_23_1 : 6
		image_in_addr_13 : 7
		image_in_load_11 : 8
		empty_24 : 1
		j_1_1 : 3
	State 78
		tmp_21_1_cast : 1
		tmp_24_1_cast : 1
		tmp_25_1 : 1
		tmp_26_1 : 2
		image_in_addr_14 : 3
		image_in_load_12 : 4
		tmp_43 : 2
		tmp17_cast : 1
		tmp_33_1 : 2
		tmp_34_1 : 3
		image_in_addr_16 : 4
		image_in_load_14 : 5
	State 79
		tmp13 : 1
		tmp13_cast : 2
		tmp_12_1 : 3
		tmp_13_1 : 4
		image_in_addr_10 : 5
		image_in_load_8 : 6
		tmp_37_1 : 1
		tmp_38_1 : 2
		image_in_addr_17 : 3
		image_in_load_15 : 4
	State 80
		tmp14 : 1
		tmp14_cast : 2
		tmp_15_1 : 3
		tmp_16_1 : 4
		image_in_addr_11 : 5
		image_in_load_9 : 6
		tmp16_cast : 2
		tmp_29_1 : 3
		tmp_30_1 : 4
		image_in_addr_15 : 5
		image_in_load_13 : 6
		tmp_39_1_cast : 1
		tmp8_1 : 2
	State 81
		tmp_17_1_cast : 1
		tmp4_1_cast : 1
		tmp_31_1_cast : 1
		conv1_s : 2
		conv1_cast_cast_22 : 3
		conv1_1_1 : 4
		conv2_1_1 : 2
		conv2_1_1_cast : 3
		conv2_2_1 : 4
		conv2_3_1 : 5
	State 82
		conv1_2_1 : 1
		conv1_3_1 : 2
		tmp9_1_cast : 1
		conv2_4_1 : 2
		conv2_4_1_cast : 3
		tmp_41_1 : 4
	State 83
		tmp_40_1 : 1
		p_1 : 2
	State 84
		tmp_42_1 : 1
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
		p_Result_2 : 1
		loc_V_2 : 1
		loc_V_3 : 1
		p_Result_3 : 2
		tmp_i_i1 : 3
		tmp_i_i_i1_cast : 2
		sh_assign_2 : 3
		isNeg_1 : 4
		tmp_i_i1_23 : 2
		tmp_i_i1_cast : 3
		sh_assign_3 : 5
		sh_assign_3_cast : 6
		tmp_54_i_i1 : 7
		tmp_54_i_i1_cast : 7
		tmp_55_i_i1 : 8
		tmp_57_i_i1 : 8
		tmp_49 : 9
		tmp_46 : 10
		tmp_47 : 9
		p_Val2_9 : 11
	State 122
		p_Val2_11 : 1
		tmp_50 : 2
		icmp1 : 3
		StgValue_611 : 4
		tmp_51 : 2
		tmp_50_1 : 1
		image_out_addr_4 : 2
		StgValue_616 : 3
		tmp_47_1 : 1
		image_out_addr_3 : 2
		StgValue_621 : 3
	State 123
		p_target_off_1 : 1
		target_off_3_1 : 2
		p_offset_1_cast1 : 1
		tmp_45_1_cast : 3
		out_pointer4_sum9 : 4
		out_pointer4_sum9_ca : 5
		OUTPUT_addr_1 : 6
		StgValue_634 : 3
	State 124
		StgValue_638 : 1
	State 125
		indvar1_1_cast : 1
		exitcond4_1 : 2
		indvar_next1_1 : 1
		StgValue_644 : 3
		tmp_51_1 : 1
		tmp_52_1 : 2
		image_out_addr_5 : 3
		image_out_load_1 : 4
	State 126
	State 127
		burstwrite_rend_1 : 1
	State 128
	State 129
	State 130
	State 131
	State 132


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   dsqrt  |          grp_fu_569          |    0    |   1832  |   2180  |
|----------|------------------------------|---------|---------|---------|
|  sitodp  |          grp_fu_566          |    0    |   412   |   645   |
|----------|------------------------------|---------|---------|---------|
|          |    in_pointer2_sum_fu_645    |    0    |    0    |    32   |
|          |      indvar_next_fu_666      |    0    |    0    |    18   |
|          |  indvar_flatten_next_fu_683  |    0    |    0    |    17   |
|          |        i_1_dup_fu_703        |    0    |    0    |    8    |
|          |          tmp7_fu_739         |    0    |    0    |    10   |
|          |         tmp_14_fu_758        |    0    |    0    |    18   |
|          |          j_1_fu_769          |    0    |    0    |    10   |
|          |         tmp_16_fu_792        |    0    |    0    |    18   |
|          |         tmp_21_fu_819        |    0    |    0    |    18   |
|          |          tmp3_fu_832         |    0    |    0    |    12   |
|          |         tmp_8_fu_842         |    0    |    0    |    18   |
|          |         tmp_23_fu_855        |    0    |    0    |    18   |
|          |          tmp6_fu_868         |    0    |    0    |    11   |
|          |         tmp_10_fu_878        |    0    |    0    |    18   |
|          |         tmp_19_fu_892        |    0    |    0    |    18   |
|          |        conv1_1_fu_953        |    0    |    0    |    10   |
|          |        conv2_1_fu_959        |    0    |    0    |    8    |
|          |        conv1_3_fu_994        |    0    |    0    |   4.5   |
|          |        conv2_4_fu_1014       |    0    |    0    |    10   |
|          |       sh_assign_fu_1073      |    0    |    0    |    11   |
|          |   out_pointer4_sum_fu_1282   |    0    |    0    |    32   |
|          |     indvar_next1_fu_1324     |    0    |    0    |    32   |
|          |        tmp_32_fu_1330        |    0    |    0    |    32   |
|    add   |   in_pointer2_sum7_fu_1357   |    0    |    0    |    32   |
|          |     indvar_next_1_fu_1378    |    0    |    0    |    18   |
|          | indvar_flatten_next8_fu_1395 |    0    |    0    |    17   |
|          |       i_1_1_dup_fu_1415      |    0    |    0    |    8    |
|          |         tmp15_fu_1451        |    0    |    0    |    10   |
|          |       tmp_22_1_fu_1470       |    0    |    0    |    18   |
|          |         j_1_1_fu_1481        |    0    |    0    |    10   |
|          |       tmp_25_1_fu_1504       |    0    |    0    |    18   |
|          |       tmp_33_1_fu_1531       |    0    |    0    |    18   |
|          |         tmp13_fu_1544        |    0    |    0    |    12   |
|          |       tmp_12_1_fu_1554       |    0    |    0    |    18   |
|          |       tmp_37_1_fu_1567       |    0    |    0    |    18   |
|          |         tmp14_fu_1580        |    0    |    0    |    11   |
|          |       tmp_15_1_fu_1590       |    0    |    0    |    18   |
|          |       tmp_29_1_fu_1604       |    0    |    0    |    18   |
|          |       conv1_1_1_fu_1665      |    0    |    0    |    10   |
|          |       conv2_1_1_fu_1671      |    0    |    0    |    8    |
|          |       conv1_3_1_fu_1706      |    0    |    0    |   4.5   |
|          |       conv2_4_1_fu_1726      |    0    |    0    |    10   |
|          |      sh_assign_2_fu_1785     |    0    |    0    |    11   |
|          |   out_pointer4_sum9_fu_1971  |    0    |    0    |    32   |
|          |    indvar_next1_1_fu_2019    |    0    |    0    |    18   |
|          |       tmp_51_1_fu_2025       |    0    |    0    |    18   |
|          |         k_1_1_fu_2036        |    0    |    0    |    4    |
|----------|------------------------------|---------|---------|---------|
|          |         j_mid2_fu_695        |    0    |    0    |    10   |
|          |    tmp_24_mid2_v_v_fu_709    |    0    |    0    |    8    |
|          |      sh_assign_1_fu_1097     |    0    |    0    |    12   |
|          |       p_Val2_3_fu_1151       |    0    |    0    |    32   |
|          |       p_Val2_5_fu_1164       |    0    |    0    |    32   |
|          |     p_target_off_fu_1249     |    0    |    0    |    32   |
|          |     target_off_3_fu_1257     |    0    |    0    |    32   |
|          |       offset_3_fu_1271       |    0    |    0    |    19   |
|          |     p_source_off_fu_1297     |    0    |    0    |    11   |
|  select  |     source_off_3_fu_1304     |    0    |    0    |    11   |
|          |       j_mid2_17_fu_1407      |    0    |    0    |    10   |
|          |   tmp_7_1_mid2_v_v_fu_1421   |    0    |    0    |    8    |
|          |      sh_assign_3_fu_1809     |    0    |    0    |    12   |
|          |       p_Val2_9_fu_1863       |    0    |    0    |    32   |
|          |       p_Val2_11_fu_1876      |    0    |    0    |    32   |
|          |    p_target_off_1_fu_1944    |    0    |    0    |    32   |
|          |    target_off_3_1_fu_1951    |    0    |    0    |    32   |
|          |   p_offset_1_cast1_fu_1959   |    0    |    0    |    32   |
|          |      p_offset_1_fu_1991      |    0    |    0    |    18   |
|          |    p_offset_1_cast_fu_1998   |    0    |    0    |    19   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |      tmp_55_i_i_fu_1117      |    0    |    0    |   157   |
|          |      tmp_55_i_i1_fu_1829     |    0    |    0    |   157   |
|----------|------------------------------|---------|---------|---------|
|    shl   |      tmp_57_i_i_fu_1123      |    0    |    0    |   157   |
|          |      tmp_57_i_i1_fu_1835     |    0    |    0    |   157   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp1_fu_802         |    0    |    0    |    8    |
|          |          tmp8_fu_910         |    0    |    0    |    8    |
|          |         conv1_fu_943         |    0    |    0    |    8    |
|          |        conv2_2_fu_969        |    0    |    0    |   4.5   |
|          |        conv2_3_fu_975        |    0    |    0    |   4.5   |
|          |        conv1_2_fu_989        |    0    |    0    |   4.5   |
|          |      tmp_i_i_11_fu_1087      |    0    |    0    |    11   |
|    sub   |     p_Val2_7_i_i_fu_1159     |    0    |    0    |    32   |
|          |        tmp_43_fu_1514        |    0    |    0    |    8    |
|          |        tmp8_1_fu_1622        |    0    |    0    |    8    |
|          |        conv1_s_fu_1655       |    0    |    0    |    8    |
|          |       conv2_2_1_fu_1681      |    0    |    0    |   4.5   |
|          |       conv2_3_1_fu_1687      |    0    |    0    |   4.5   |
|          |       conv1_2_1_fu_1701      |    0    |    0    |   4.5   |
|          |      tmp_i_i1_23_fu_1799     |    0    |    0    |    11   |
|          |     p_Val2_7_i_i1_fu_1871    |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond2_fu_623       |    0    |    0    |    2    |
|          |       exitcond3_fu_660       |    0    |    0    |    7    |
|          |    exitcond_flatten_fu_677   |    0    |    0    |    6    |
|          |        exitcond_fu_689       |    0    |    0    |    4    |
|          |         icmp_fu_1180         |    0    |    0    |    9    |
|          |         tmp_5_fu_1216        |    0    |    0    |    2    |
|          |         tmp_6_fu_1222        |    0    |    0    |    2    |
|   icmp   |         tmp_s_fu_1243        |    0    |    0    |    2    |
|          |       exitcond4_fu_1319      |    0    |    0    |    11   |
|          |      exitcond3_1_fu_1372     |    0    |    0    |    7    |
|          |   exitcond_flatten9_fu_1389  |    0    |    0    |    6    |
|          |      exitcond_s_fu_1401      |    0    |    0    |    4    |
|          |         icmp1_fu_1892        |    0    |    0    |    9    |
|          |        tmp_6_1_fu_1925       |    0    |    0    |    2    |
|          |       tmp_10_1_fu_1939       |    0    |    0    |    2    |
|          |      exitcond4_1_fu_2014     |    0    |    0    |    7    |
|----------|------------------------------|---------|---------|---------|
|    mul   |        tmp_27_fu_2042        |    1    |    0    |    0    |
|          |       tmp_41_1_fu_2055       |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_2048         |    1    |    0    |    0    |
|          |          grp_fu_2061         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   tmp_8_cast_mid2_v_fu_725   |    0    |    0    |    0    |
|          |   tmp_9_cast_mid2_v_fu_775   |    0    |    0    |    0    |
|          |     target_off_1_fu_1234     |    0    |    0    |    0    |
|    or    |         tmp_3_fu_1265        |    0    |    0    |    1    |
|          |         k_1_s_fu_1340        |    0    |    0    |    0    |
|          |  tmp_8_1_cast_mid2_v_fu_1437 |    0    |    0    |    0    |
|          |  tmp_9_1_cast_mid2_v_fu_1487 |    0    |    0    |    0    |
|          |    target_off_1_1_fu_1930    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    and   |        or_cond_fu_1228       |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          | out_pointer_read_read_fu_228 |    0    |    0    |    0    |
|   read   |  in_pointer_read_read_fu_234 |    0    |    0    |    0    |
|          |        grp_read_fu_247       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_240      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_252     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_7_cast1_fu_604      |    0    |    0    |    0    |
|          |       tmp_7_cast_fu_608      |    0    |    0    |    0    |
|          |       tmp_8_cast_fu_612      |    0    |    0    |    0    |
|          |  in_pointer2_sum_cast_fu_650 |    0    |    0    |    0    |
|          |       tmp11_cast_fu_815      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_838       |    0    |    0    |    0    |
|          |       tmp6_cast_fu_874       |    0    |    0    |    0    |
|          |       tmp4_cast_fu_935       |    0    |    0    |    0    |
|          |    conv1_cast_cast_fu_949    |    0    |    0    |    0    |
|          |       tmp9_cast_fu_1007      |    0    |    0    |    0    |
|          |   conv2_3_cast_cast_fu_1011  |    0    |    0    |    0    |
|          |     conv2_4_cast_fu_1020     |    0    |    0    |    0    |
|          |   conv1_3_cast_cast_fu_1024  |    0    |    0    |    0    |
|          |        tmp_29_fu_1027        |    0    |    0    |    0    |
|          |     tmp_i_i_cast_fu_1093     |    0    |    0    |    0    |
|   sext   |   sh_assign_1_cast_fu_1105   |    0    |    0    |    0    |
|          |      tmp_18_cast_fu_1278     |    0    |    0    |    0    |
|          | out_pointer4_sum_cas_fu_1287 |    0    |    0    |    0    |
|          | in_pointer2_sum7_cas_fu_1362 |    0    |    0    |    0    |
|          |      tmp17_cast_fu_1527      |    0    |    0    |    0    |
|          |      tmp13_cast_fu_1550      |    0    |    0    |    0    |
|          |      tmp14_cast_fu_1586      |    0    |    0    |    0    |
|          |      tmp4_1_cast_fu_1647     |    0    |    0    |    0    |
|          |  conv1_cast_cast_22_fu_1661  |    0    |    0    |    0    |
|          |      tmp9_1_cast_fu_1719     |    0    |    0    |    0    |
|          |  conv2_3_1_cast_cast_fu_1723 |    0    |    0    |    0    |
|          |    conv2_4_1_cast_fu_1732    |    0    |    0    |    0    |
|          |  conv1_3_1_cast_cast_fu_1736 |    0    |    0    |    0    |
|          |       tmp_42_s_fu_1739       |    0    |    0    |    0    |
|          |     tmp_i_i1_cast_fu_1805    |    0    |    0    |    0    |
|          |   sh_assign_3_cast_fu_1817   |    0    |    0    |    0    |
|          | out_pointer4_sum9_ca_fu_1976 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      offset_cast_fu_619      |    0    |    0    |    0    |
|          |       tmp_2_cast_fu_641      |    0    |    0    |    0    |
|          |         tmp_4_fu_672         |    0    |    0    |    0    |
|          |    tmp_8_cast_mid2_fu_731    |    0    |    0    |    0    |
|          |        j_cast1_fu_735        |    0    |    0    |    0    |
|          |         tmp_13_fu_753        |    0    |    0    |    0    |
|          |         tmp_15_fu_764        |    0    |    0    |    0    |
|          |    tmp_9_cast_mid2_fu_780    |    0    |    0    |    0    |
|          |      tmp_21_cast_fu_784      |    0    |    0    |    0    |
|          |      tmp_24_cast_fu_788      |    0    |    0    |    0    |
|          |         tmp_17_fu_797        |    0    |    0    |    0    |
|          |         tmp_22_fu_824        |    0    |    0    |    0    |
|          |        j_cast2_fu_829        |    0    |    0    |    0    |
|          |         tmp_9_fu_847         |    0    |    0    |    0    |
|          |       tmp12_cast_fu_852      |    0    |    0    |    0    |
|          |         tmp_24_fu_860        |    0    |    0    |    0    |
|          |         j_cast_fu_865        |    0    |    0    |    0    |
|          |         tmp_11_fu_883        |    0    |    0    |    0    |
|          |       tmp10_cast_fu_888      |    0    |    0    |    0    |
|          |         tmp_20_fu_897        |    0    |    0    |    0    |
|          |      tmp_35_cast_fu_902      |    0    |    0    |    0    |
|          |      tmp_39_cast_fu_906      |    0    |    0    |    0    |
|          |       conv2_cast_fu_916      |    0    |    0    |    0    |
|          |      tmp_17_cast_fu_920      |    0    |    0    |    0    |
|          |      tmp_27_cast_fu_924      |    0    |    0    |    0    |
|          |      tmp_31_cast_fu_939      |    0    |    0    |    0    |
|          |      conv2_1_cast_fu_965     |    0    |    0    |    0    |
|          |      tmp_25_cast_fu_981      |    0    |    0    |    0    |
|          |      tmp_30_cast_fu_985      |    0    |    0    |    0    |
|          |        tmp_i_i_fu_1065       |    0    |    0    |    0    |
|          |    tmp_i_i_i_cast_fu_1069    |    0    |    0    |    0    |
|          |      tmp_54_i_i_fu_1109      |    0    |    0    |    0    |
|          |    tmp_54_i_i_cast_fu_1113   |    0    |    0    |    0    |
|          |        tmp_31_fu_1137        |    0    |    0    |    0    |
|          |        tmp_41_fu_1197        |    0    |    0    |    0    |
|          |        tmp_38_fu_1208        |    0    |    0    |    0    |
|          |   target_off_1_cast_fu_1239  |    0    |    0    |    0    |
|          |   source_off_3_cast_fu_1311  |    0    |    0    |    0    |
|          |     offset_3_cast_fu_1315    |    0    |    0    |    0    |
|   zext   |        tmp_35_fu_1335        |    0    |    0    |    0    |
|          |     tmp_2_1_cast_fu_1353     |    0    |    0    |    0    |
|          |        tmp_4_1_fu_1384       |    0    |    0    |    0    |
|          |   tmp_8_1_cast_mid2_fu_1443  |    0    |    0    |    0    |
|          |      j_cast1_18_fu_1447      |    0    |    0    |    0    |
|          |       tmp_20_1_fu_1465       |    0    |    0    |    0    |
|          |       tmp_23_1_fu_1476       |    0    |    0    |    0    |
|          |   tmp_9_1_cast_mid2_fu_1492  |    0    |    0    |    0    |
|          |     tmp_21_1_cast_fu_1496    |    0    |    0    |    0    |
|          |     tmp_24_1_cast_fu_1500    |    0    |    0    |    0    |
|          |       tmp_26_1_fu_1509       |    0    |    0    |    0    |
|          |       tmp_34_1_fu_1536       |    0    |    0    |    0    |
|          |      j_cast2_19_fu_1541      |    0    |    0    |    0    |
|          |       tmp_13_1_fu_1559       |    0    |    0    |    0    |
|          |      tmp18_cast_fu_1564      |    0    |    0    |    0    |
|          |       tmp_38_1_fu_1572       |    0    |    0    |    0    |
|          |       j_cast_20_fu_1577      |    0    |    0    |    0    |
|          |       tmp_16_1_fu_1595       |    0    |    0    |    0    |
|          |      tmp16_cast_fu_1600      |    0    |    0    |    0    |
|          |       tmp_30_1_fu_1609       |    0    |    0    |    0    |
|          |     tmp_35_1_cast_fu_1614    |    0    |    0    |    0    |
|          |     tmp_39_1_cast_fu_1618    |    0    |    0    |    0    |
|          |     conv2_cast_21_fu_1628    |    0    |    0    |    0    |
|          |     tmp_17_1_cast_fu_1632    |    0    |    0    |    0    |
|          |     tmp_27_1_cast_fu_1636    |    0    |    0    |    0    |
|          |     tmp_31_1_cast_fu_1651    |    0    |    0    |    0    |
|          |    conv2_1_1_cast_fu_1677    |    0    |    0    |    0    |
|          |    tmp_27_1_cast1_fu_1693    |    0    |    0    |    0    |
|          |    tmp_31_1_cast1_fu_1697    |    0    |    0    |    0    |
|          |       tmp_i_i1_fu_1777       |    0    |    0    |    0    |
|          |    tmp_i_i_i1_cast_fu_1781   |    0    |    0    |    0    |
|          |      tmp_54_i_i1_fu_1821     |    0    |    0    |    0    |
|          |   tmp_54_i_i1_cast_fu_1825   |    0    |    0    |    0    |
|          |        tmp_46_fu_1849        |    0    |    0    |    0    |
|          |       tmp_50_1_fu_1909       |    0    |    0    |    0    |
|          |       tmp_47_1_fu_1920       |    0    |    0    |    0    |
|          |  target_off_1_1_cast_fu_1935 |    0    |    0    |    0    |
|          |     tmp_45_1_cast_fu_1967    |    0    |    0    |    0    |
|          |    indvar1_1_cast_fu_2010    |    0    |    0    |    0    |
|          |       tmp_52_1_fu_2031       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_2_fu_629         |    0    |    0    |    0    |
|          |        loc_V_1_fu_1053       |    0    |    0    |    0    |
|   trunc  |        tmp_39_fu_1186        |    0    |    0    |    0    |
|          |        loc_V_3_fu_1765       |    0    |    0    |    0    |
|          |        tmp_51_fu_1898        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_633         |    0    |    0    |    0    |
|          |      tmp_24_mid2_fu_717      |    0    |    0    |    0    |
|          |         tmp_12_fu_745        |    0    |    0    |    0    |
|          |          tmp4_fu_808         |    0    |    0    |    0    |
|          |         tmp_18_fu_928        |    0    |    0    |    0    |
|          |        tmp_25_fu_1000        |    0    |    0    |    0    |
|          |      p_Result_1_fu_1057      |    0    |    0    |    0    |
|          |        tmp_40_fu_1191        |    0    |    0    |    0    |
|bitconcatenate|        tmp_34_fu_1202        |    0    |    0    |    0    |
|          |        tmp_1_1_fu_1345       |    0    |    0    |    0    |
|          |     tmp_7_1_mid2_fu_1429     |    0    |    0    |    0    |
|          |       tmp_19_1_fu_1457       |    0    |    0    |    0    |
|          |         tmp21_fu_1520        |    0    |    0    |    0    |
|          |        tmp_44_fu_1640        |    0    |    0    |    0    |
|          |        tmp_45_fu_1712        |    0    |    0    |    0    |
|          |      p_Result_3_fu_1769      |    0    |    0    |    0    |
|          |       tmp_49_1_fu_1903       |    0    |    0    |    0    |
|          |       tmp_46_1_fu_1914       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_Result_s_fu_1035      |    0    |    0    |    0    |
|          |         isNeg_fu_1079        |    0    |    0    |    0    |
| bitselect|        tmp_36_fu_1129        |    0    |    0    |    0    |
|          |      p_Result_2_fu_1747      |    0    |    0    |    0    |
|          |        isNeg_1_fu_1791       |    0    |    0    |    0    |
|          |        tmp_49_fu_1841        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         loc_V_fu_1043        |    0    |    0    |    0    |
|          |        tmp_33_fu_1141        |    0    |    0    |    0    |
|partselect|        tmp_37_fu_1170        |    0    |    0    |    0    |
|          |        loc_V_2_fu_1755       |    0    |    0    |    0    |
|          |        tmp_47_fu_1853        |    0    |    0    |    0    |
|          |        tmp_50_fu_1882        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |   2244  |   4867  |
|----------|------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
| image_in|   128  |    0   |    0   |
|image_out|   128  |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |   256  |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    INPUT_addr_1_reg_2333    |    8   |
|     INPUT_addr_reg_2114     |    8   |
|    OUTPUT_addr_1_reg_2503   |    8   |
|     OUTPUT_addr_reg_2293    |    8   |
|      conv1_1_1_reg_2448     |   11   |
|       conv1_1_reg_2229      |   11   |
|      conv1_3_1_reg_2458     |   11   |
|       conv1_3_reg_2239      |   11   |
|      conv2_3_1_reg_2453     |   10   |
|       conv2_3_reg_2234      |   10   |
|     exitcond3_1_reg_2339    |    1   |
|      exitcond3_reg_2120     |    1   |
|     exitcond4_1_reg_2513    |    1   |
|      exitcond4_reg_2308     |    1   |
|  exitcond_flatten9_reg_2348 |    1   |
|  exitcond_flatten_reg_2129  |    1   |
|          i_reg_477          |    8   |
|         i_s_reg_533         |    8   |
|  image_in_addr_10_reg_2423  |   18   |
|  image_in_addr_11_reg_2433  |   18   |
|  image_in_addr_12_reg_2388  |   18   |
|  image_in_addr_13_reg_2393  |   18   |
|  image_in_addr_14_reg_2403  |   18   |
|  image_in_addr_15_reg_2438  |   18   |
|  image_in_addr_16_reg_2418  |   18   |
|  image_in_addr_17_reg_2428  |   18   |
|   image_in_addr_1_reg_2204  |   18   |
|   image_in_addr_2_reg_2214  |   18   |
|   image_in_addr_3_reg_2169  |   18   |
|   image_in_addr_4_reg_2174  |   18   |
|   image_in_addr_5_reg_2184  |   18   |
|   image_in_addr_6_reg_2219  |   18   |
|   image_in_addr_7_reg_2199  |   18   |
|   image_in_addr_8_reg_2209  |   18   |
|  image_out_addr_2_reg_2317  |   18   |
|  image_out_addr_5_reg_2522  |   18   |
|      indvar1_1_reg_555      |   18   |
|       indvar1_reg_499       |   32   |
|       indvar_1_reg_510      |   18   |
|   indvar_flatten7_reg_522   |   17   |
|indvar_flatten_next8_reg_2352|   17   |
| indvar_flatten_next_reg_2133|   17   |
|    indvar_flatten_reg_466   |   17   |
|   indvar_next1_1_reg_2517   |   18   |
|    indvar_next1_reg_2312    |   32   |
|    indvar_next_1_reg_2343   |   18   |
|     indvar_next_reg_2124    |   18   |
|        indvar_reg_454       |   18   |
|        j_1_1_reg_2398       |   10   |
|         j_1_reg_2179        |   10   |
|     j_cast1_18_reg_2383     |   19   |
|       j_cast1_reg_2164      |   19   |
|      j_mid2_17_reg_2357     |   10   |
|       j_mid2_reg_2138       |   10   |
|          j_reg_488          |   10   |
|         j_s_reg_544         |   10   |
|        k_1_1_reg_2527       |    4   |
|        k_1_s_reg_2322       |    3   |
|          k_reg_442          |    4   |
|    offset_3_cast_reg_2303   |   32   |
|      offset_3_reg_2288      |   19   |
|     offset_cast_reg_2096    |   19   |
|       offset_reg_2068       |   18   |
|       or_cond_reg_2273      |    1   |
|         p_1_reg_2468        |   22   |
|     p_Result_2_reg_2478     |    1   |
|     p_Result_s_reg_2259     |    1   |
|      p_Val2_3_reg_2264      |   32   |
|      p_Val2_9_reg_2483      |   32   |
|  p_offset_1_cast1_reg_2498  |   32   |
|   p_offset_1_cast_reg_2508  |   19   |
|          p_reg_2249         |   22   |
|           reg_574           |    8   |
|           reg_580           |    8   |
|           reg_585           |    8   |
|           reg_590           |   64   |
|           reg_595           |   64   |
|           reg_599           |    8   |
|  source_off_3_cast_reg_2298 |   32   |
|    target_off_3_reg_2278    |   32   |
|     target_off_reg_2074     |   32   |
|        tmp1_reg_2189        |    9   |
|        tmp21_reg_2413       |   11   |
|        tmp4_reg_2194        |   11   |
|       tmp8_1_reg_2443       |    9   |
|        tmp8_reg_2224        |    9   |
|       tmp_1_1_reg_2328      |   20   |
|        tmp_1_reg_2109       |   20   |
|     tmp_24_mid2_reg_2154    |   18   |
|   tmp_24_mid2_v_v_reg_2147  |    8   |
|       tmp_27_reg_2244       |   22   |
|       tmp_29_reg_2254       |   32   |
|        tmp_2_reg_2104       |    3   |
|        tmp_3_reg_2283       |    1   |
|      tmp_41_1_reg_2463      |   22   |
|      tmp_42_s_reg_2473      |   32   |
|       tmp_43_reg_2408       |    9   |
|       tmp_6_1_reg_2492      |    1   |
|    tmp_7_1_mid2_reg_2373    |   18   |
|  tmp_7_1_mid2_v_v_reg_2366  |    8   |
|     tmp_7_cast1_reg_2080    |   34   |
|     tmp_7_cast_reg_2085     |   33   |
|     tmp_8_cast_reg_2090     |   33   |
+-----------------------------+--------+
|            Total            |  1660  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_240  |  p1  |   2  |   8  |   16   ||    8    |
|    grp_read_fu_247   |  p1  |   2  |   8  |   16   ||    8    |
| grp_writeresp_fu_252 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_252 |  p1  |   2  |   8  |   16   ||    8    |
| grp_writeresp_fu_252 |  p2  |   3  |  19  |   57   ||    19   |
|   grp_access_fu_268  |  p0  |  17  |  18  |   306  ||    90   |
|   grp_access_fu_268  |  p3  |  17  |  18  |   306  ||    90   |
|   grp_access_fu_338  |  p0  |   8  |  18  |   144  ||    36   |
|   grp_access_fu_338  |  p1  |   3  |   8  |   24   ||    8    |
|       k_reg_442      |  p0  |   2  |   4  |    8   ||    4    |
|    indvar_reg_454    |  p0  |   2  |  18  |   36   ||    18   |
|   indvar_1_reg_510   |  p0  |   2  |  18  |   36   ||    18   |
|      grp_fu_566      |  p0  |   4  |  22  |   88   ||    22   |
|        reg_580       |  p0  |   2  |   8  |   16   ||    8    |
|        reg_585       |  p0  |   2  |   8  |   16   ||    8    |
|      grp_fu_2048     |  p0  |   2  |  11  |   22   ||    11   |
|      grp_fu_2061     |  p0  |   2  |  11  |   22   ||    11   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1132  ||  29.611 ||   367   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |  2244  |  4867  |
|   Memory  |   256  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   29   |    -   |   367  |
|  Register |    -   |    -   |    -   |  1660  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   256  |    4   |   29   |  3904  |  5234  |
+-----------+--------+--------+--------+--------+--------+
