Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate G:\poly\Cours\Hiver2020\ELE8307\Projet2020\SDRAM_Nios_Test\DE10_Standard_QSYS.qsys --block-symbol-file --output-directory=G:\poly\Cours\Hiver2020\ELE8307\Projet2020\SDRAM_Nios_Test\DE10_Standard_QSYS --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading SDRAM_Nios_Test/DE10_Standard_QSYS.qsys
Progress: Reading input file
Progress: Adding ELE8307_VGA_0 [ELE8307_VGA 1.0]
Progress: Parameterizing module ELE8307_VGA_0
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE10_Standard_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE10_Standard_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: DE10_Standard_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: DE10_Standard_QSYS.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: DE10_Standard_QSYS.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: DE10_Standard_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE10_Standard_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE10_Standard_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: DE10_Standard_QSYS.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate G:\poly\Cours\Hiver2020\ELE8307\Projet2020\SDRAM_Nios_Test\DE10_Standard_QSYS.qsys --synthesis=VERILOG --output-directory=G:\poly\Cours\Hiver2020\ELE8307\Projet2020\SDRAM_Nios_Test\DE10_Standard_QSYS\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading SDRAM_Nios_Test/DE10_Standard_QSYS.qsys
Progress: Reading input file
Progress: Adding ELE8307_VGA_0 [ELE8307_VGA 1.0]
Progress: Parameterizing module ELE8307_VGA_0
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE10_Standard_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE10_Standard_QSYS.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: DE10_Standard_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: DE10_Standard_QSYS.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: DE10_Standard_QSYS.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: DE10_Standard_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE10_Standard_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE10_Standard_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: DE10_Standard_QSYS.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: DE10_Standard_QSYS: Generating DE10_Standard_QSYS "DE10_Standard_QSYS" for QUARTUS_SYNTH
Info: ELE8307_VGA_0: "DE10_Standard_QSYS" instantiated ELE8307_VGA "ELE8307_VGA_0"
Info: jtag_uart: Starting RTL generation for module 'DE10_Standard_QSYS_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE10_Standard_QSYS_jtag_uart --dir=C:/Users/jpdavid/AppData/Local/Temp/alt8303_5051985254308546907.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpdavid/AppData/Local/Temp/alt8303_5051985254308546907.dir/0003_jtag_uart_gen//DE10_Standard_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE10_Standard_QSYS_jtag_uart'
Info: jtag_uart: "DE10_Standard_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'DE10_Standard_QSYS_key'
Info: key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Standard_QSYS_key --dir=C:/Users/jpdavid/AppData/Local/Temp/alt8303_5051985254308546907.dir/0004_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpdavid/AppData/Local/Temp/alt8303_5051985254308546907.dir/0004_key_gen//DE10_Standard_QSYS_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'DE10_Standard_QSYS_key'
Info: key: "DE10_Standard_QSYS" instantiated altera_avalon_pio "key"
Info: nios2_gen2_0: "DE10_Standard_QSYS" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2: Starting RTL generation for module 'DE10_Standard_QSYS_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE10_Standard_QSYS_onchip_memory2 --dir=C:/Users/jpdavid/AppData/Local/Temp/alt8303_5051985254308546907.dir/0005_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpdavid/AppData/Local/Temp/alt8303_5051985254308546907.dir/0005_onchip_memory2_gen//DE10_Standard_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'DE10_Standard_QSYS_onchip_memory2'
Info: onchip_memory2: "DE10_Standard_QSYS" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: pll: "DE10_Standard_QSYS" instantiated altera_pll "pll"
Info: pll_0: "DE10_Standard_QSYS" instantiated altera_pll "pll_0"
Info: sdram: Starting RTL generation for module 'DE10_Standard_QSYS_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_Standard_QSYS_sdram --dir=C:/Users/jpdavid/AppData/Local/Temp/alt8303_5051985254308546907.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpdavid/AppData/Local/Temp/alt8303_5051985254308546907.dir/0008_sdram_gen//DE10_Standard_QSYS_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'DE10_Standard_QSYS_sdram'
Info: sdram: "DE10_Standard_QSYS" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sysid_qsys: "DE10_Standard_QSYS" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'DE10_Standard_QSYS_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE10_Standard_QSYS_timer --dir=C:/Users/jpdavid/AppData/Local/Temp/alt8303_5051985254308546907.dir/0010_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpdavid/AppData/Local/Temp/alt8303_5051985254308546907.dir/0010_timer_gen//DE10_Standard_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'DE10_Standard_QSYS_timer'
Info: timer: "DE10_Standard_QSYS" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE10_Standard_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "DE10_Standard_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "DE10_Standard_QSYS" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'DE10_Standard_QSYS_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE10_Standard_QSYS_nios2_gen2_0_cpu --dir=C:/Users/jpdavid/AppData/Local/Temp/alt8303_5051985254308546907.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jpdavid/AppData/Local/Temp/alt8303_5051985254308546907.dir/0013_cpu_gen//DE10_Standard_QSYS_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.02.11 14:21:57 (*) Starting Nios II generation
Info: cpu: # 2020.02.11 14:21:57 (*)   Checking for plaintext license.
Info: cpu: # 2020.02.11 14:21:57 (*)   Plaintext license not found.
Info: cpu: # 2020.02.11 14:21:57 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.02.11 14:21:58 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.02.11 14:21:58 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.02.11 14:21:58 (*)   Creating all objects for CPU
Info: cpu: # 2020.02.11 14:21:58 (*)     Testbench
Info: cpu: # 2020.02.11 14:21:58 (*)     Instruction decoding
Info: cpu: # 2020.02.11 14:21:58 (*)       Instruction fields
Info: cpu: # 2020.02.11 14:21:58 (*)       Instruction decodes
Info: cpu: # 2020.02.11 14:21:59 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.02.11 14:21:59 (*)       Instruction controls
Info: cpu: # 2020.02.11 14:21:59 (*)     Pipeline frontend
Info: cpu: # 2020.02.11 14:21:59 (*)     Pipeline backend
Info: cpu: # 2020.02.11 14:22:01 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.02.11 14:22:03 (*)   Creating encrypted RTL
Info: cpu: # 2020.02.11 14:22:04 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE10_Standard_QSYS_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: ELE8307_VGA_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "ELE8307_VGA_0_avalon_master_translator"
Info: sdram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_s1_translator"
Info: ELE8307_VGA_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "ELE8307_VGA_0_avalon_master_agent"
Info: sdram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_s1_agent"
Info: sdram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file G:/poly/Cours/Hiver2020/ELE8307/Projet2020/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file G:/poly/Cours/Hiver2020/ELE8307/Projet2020/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file G:/poly/Cours/Hiver2020/ELE8307/Projet2020/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file G:/poly/Cours/Hiver2020/ELE8307/Projet2020/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file G:/poly/Cours/Hiver2020/ELE8307/Projet2020/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file G:/poly/Cours/Hiver2020/ELE8307/Projet2020/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file G:/poly/Cours/Hiver2020/ELE8307/Projet2020/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ELE8307_VGA_0_avalon_master_to_sdram_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ELE8307_VGA_0_avalon_master_to_sdram_s1_cmd_width_adapter"
Info: Reusing file G:/poly/Cours/Hiver2020/ELE8307/Projet2020/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file G:/poly/Cours/Hiver2020/ELE8307/Projet2020/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: DE10_Standard_QSYS: Done "DE10_Standard_QSYS" with 45 modules, 76 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
