<html><body><samp><pre>
<!@TC:1708357109>
#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: moore.wot.eecs.northwestern.edu

# Mon Feb 19 09:38:29 2024

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1027961
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport20></a>Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1708357112> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1027961
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport21></a>Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1708357112> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1708357112> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1708357112> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53001:16:53001:29:@N:CG334:@XP_MSG">altera_mf.v(53001)</a><!@TM:1708357112> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53051:16:53051:28:@N:CG333:@XP_MSG">altera_mf.v(53051)</a><!@TM:1708357112> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53060:16:53060:29:@N:CG334:@XP_MSG">altera_mf.v(53060)</a><!@TM:1708357112> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53074:16:53074:28:@N:CG333:@XP_MSG">altera_mf.v(53074)</a><!@TM:1708357112> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53221:20:53221:33:@N:CG334:@XP_MSG">altera_mf.v(53221)</a><!@TM:1708357112> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53226:20:53226:32:@N:CG333:@XP_MSG">altera_mf.v(53226)</a><!@TM:1708357112> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53229:20:53229:33:@N:CG334:@XP_MSG">altera_mf.v(53229)</a><!@TM:1708357112> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53232:20:53232:32:@N:CG333:@XP_MSG">altera_mf.v(53232)</a><!@TM:1708357112> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53346:20:53346:33:@N:CG334:@XP_MSG">altera_mf.v(53346)</a><!@TM:1708357112> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53351:20:53351:32:@N:CG333:@XP_MSG">altera_mf.v(53351)</a><!@TM:1708357112> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53354:20:53354:33:@N:CG334:@XP_MSG">altera_mf.v(53354)</a><!@TM:1708357112> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53357:20:53357:32:@N:CG333:@XP_MSG">altera_mf.v(53357)</a><!@TM:1708357112> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53446:20:53446:33:@N:CG334:@XP_MSG">altera_mf.v(53446)</a><!@TM:1708357112> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53451:20:53451:32:@N:CG333:@XP_MSG">altera_mf.v(53451)</a><!@TM:1708357112> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53454:20:53454:33:@N:CG334:@XP_MSG">altera_mf.v(53454)</a><!@TM:1708357112> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53457:20:53457:32:@N:CG333:@XP_MSG">altera_mf.v(53457)</a><!@TM:1708357112> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53545:20:53545:33:@N:CG334:@XP_MSG">altera_mf.v(53545)</a><!@TM:1708357112> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53550:20:53550:32:@N:CG333:@XP_MSG">altera_mf.v(53550)</a><!@TM:1708357112> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53553:20:53553:33:@N:CG334:@XP_MSG">altera_mf.v(53553)</a><!@TM:1708357112> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53556:20:53556:32:@N:CG333:@XP_MSG">altera_mf.v(53556)</a><!@TM:1708357112> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53642:20:53642:33:@N:CG334:@XP_MSG">altera_mf.v(53642)</a><!@TM:1708357112> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53647:20:53647:32:@N:CG333:@XP_MSG">altera_mf.v(53647)</a><!@TM:1708357112> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53650:20:53650:33:@N:CG334:@XP_MSG">altera_mf.v(53650)</a><!@TM:1708357112> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53653:20:53653:32:@N:CG333:@XP_MSG">altera_mf.v(53653)</a><!@TM:1708357112> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53861:12:53861:25:@N:CG334:@XP_MSG">altera_mf.v(53861)</a><!@TM:1708357112> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53875:12:53875:24:@N:CG333:@XP_MSG">altera_mf.v(53875)</a><!@TM:1708357112> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54140:12:54140:25:@N:CG334:@XP_MSG">altera_mf.v(54140)</a><!@TM:1708357112> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54154:12:54154:24:@N:CG333:@XP_MSG">altera_mf.v(54154)</a><!@TM:1708357112> | Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/udp_top.sv" (library work)
@I::"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv" (library work)
@I::"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo_ctrl.sv" (library work)
@I::"/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/read_data.sv" (library work)
Verilog syntax check successful!
File /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/uvm/sv/fifo.sv changed - recompiling
File /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/uvm/sv/fifo_ctrl.sv changed - recompiling
File /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/uvm/sv/read_data.sv changed - recompiling
File /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/uvm/sv/udp_top.sv changed - recompiling
Selecting top level module udp_top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:2:7:2:11:@N:CG364:@XP_MSG">fifo.sv(2)</a><!@TM:1708357112> | Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000000010
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000100000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000110
   Generated name = fifo_2s_32s_6s
Running optimization stage 1 on fifo_2s_32s_6s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:2:7:2:11:@N:CG364:@XP_MSG">fifo.sv(2)</a><!@TM:1708357112> | Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000001000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000100000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000110
   Generated name = fifo_8s_32s_6s
Running optimization stage 1 on fifo_8s_32s_6s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo_ctrl.sv:1:7:1:16:@N:CG364:@XP_MSG">fifo_ctrl.sv(1)</a><!@TM:1708357112> | Synthesizing module fifo_ctrl in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000001000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000100000
   Generated name = fifo_ctrl_8s_32s
Running optimization stage 1 on fifo_ctrl_8s_32s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/read_data.sv:2:7:2:16:@N:CG364:@XP_MSG">read_data.sv(2)</a><!@TM:1708357112> | Synthesizing module read_data in library work.
Running optimization stage 1 on read_data .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/udp_top.sv:1:7:1:14:@N:CG364:@XP_MSG">udp_top.sv(1)</a><!@TM:1708357112> | Synthesizing module udp_top in library work.
Running optimization stage 1 on udp_top .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 19 09:38:30 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1027961
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport22></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1708357112> | Running in 64-bit mode 
File /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/synwork/layer0.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/udp_top.sv:1:7:1:14:@N:NF107:@XP_MSG">udp_top.sv(1)</a><!@TM:1708357112> | Selected library: work cell: udp_top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/udp_top.sv:1:7:1:14:@N:NF107:@XP_MSG">udp_top.sv(1)</a><!@TM:1708357112> | Selected library: work cell: udp_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 19 09:38:30 2024

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Divided design in to 1 groups
Log file for distribution node work.udp_top.verilog  <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/synwork//distcomp/distcomp0/distcomp0.log:@XP_FILE">distcomp0.log</a>
Compiling work_udp_top_verilog as a separate process
Compilation of node work.udp_top finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:01s, Total real run time = 0h:00m:01s

Distributed Compiler Report
***************************

DP Name                  Status      Start time     End Time       Total Real Time     Log File                                                                                                                 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.udp_top.verilog     Success     0h:00m:00s     0h:00m:01s     0h:00m:01s          /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/synwork//distcomp/distcomp0/distcomp0.log
================================================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1027961
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport23></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1708357112> | Running in 64-bit mode 
File /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/synwork//distcomp/distcomp0/distcomp0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 19 09:38:32 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 19 09:38:32 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1708357109>
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1027961
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport24></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1708357113> | Running in 64-bit mode 
File /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/synwork/proj_1_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/udp_top.sv:1:7:1:14:@N:NF107:@XP_MSG">udp_top.sv(1)</a><!@TM:1708357113> | Selected library: work cell: udp_top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/udp_top.sv:1:7:1:14:@N:NF107:@XP_MSG">udp_top.sv(1)</a><!@TM:1708357113> | Selected library: work cell: udp_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 19 09:38:33 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1708357109>
# Mon Feb 19 09:38:33 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1027961
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport25></a>Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1708357114> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1708357114> | Setting synthesis effort to medium for the design 
Linked File:  <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/proj_1_scck.rpt:@XP_FILE">proj_1_scck.rpt</a>
Printing clock  summary report in "/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/proj_1_scck.rpt" file 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1708357114> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1708357114> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1708357114> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1708357114> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1708357114> | Setting synthesis effort to medium for the design 

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1708357114> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1708357114> | UMR3 is only supported for HAPS-80. 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)



<a name=mapperReport26></a>Clock Summary</a>
******************

          Start           Requested     Requested     Clock        Clock                     Clock
Level     Clock           Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------
0 -       udp_top|clk     255.1 MHz     3.920         inferred     Autoconstr_clkgroup_0     114  
==================================================================================================



Clock Load Summary
***********************

                Clock     Source        Clock Pin                           Non-clock Pin     Non-clock Pin
Clock           Load      Pin           Seq Example                         Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------
udp_top|clk     114       clk(port)     fifo_data_out.fifo_buf[7:0].CLK     -                 -            
===========================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:63:4:63:13:@W:MT529:@XP_MSG">fifo.sv(63)</a><!@TM:1708357114> | Found inferred clock udp_top|clk which controls 114 sequential elements including fifo_ctrl.fifo_sfef.empty. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1708357114> | Writing default property annotation file /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/proj_1.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)

Encoding state machine state[13:0] (in view: work.read_data(verilog))
original code -> new code
   0000 -> 00000000000001
   0001 -> 00000000000010
   0010 -> 00000000000100
   0011 -> 00000000001000
   0100 -> 00000000010000
   0101 -> 00000000100000
   0110 -> 00000001000000
   0111 -> 00000010000000
   1000 -> 00000100000000
   1001 -> 00001000000000
   1010 -> 00010000000000
   1011 -> 00100000000000
   1100 -> 01000000000000
   1111 -> 10000000000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 31MB peak: 118MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 19 09:38:34 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1708357109>
# Mon Feb 19 09:38:34 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1027961
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport27></a>Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1708357117> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1708357117> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1708357117> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1708357117> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1708357117> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1708357117> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1708357117> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/read_data.sv:80:0:80:9:@N:MO231:@XP_MSG">read_data.sv(80)</a><!@TM:1708357117> | Found counter in view:work.read_data(verilog) instance num_bytes[15:0] 
Encoding state machine state[13:0] (in view: work.read_data(verilog))
original code -> new code
   0000 -> 00000000000001
   0001 -> 00000000000010
   0010 -> 00000000000100
   0011 -> 00000000001000
   0100 -> 00000000010000
   0101 -> 00000000100000
   0110 -> 00000001000000
   0111 -> 00000010000000
   1000 -> 00000100000000
   1001 -> 00001000000000
   1010 -> 00010000000000
   1011 -> 00100000000000
   1100 -> 01000000000000
   1111 -> 10000000000000

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[0] (in view: work.fifo_2s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[1] (in view: work.fifo_2s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[0] (in view: work.fifo_8s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[1] (in view: work.fifo_8s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[2] (in view: work.fifo_8s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[3] (in view: work.fifo_8s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[4] (in view: work.fifo_8s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[5] (in view: work.fifo_8s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[6] (in view: work.fifo_8s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[7] (in view: work.fifo_8s_32s_6s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[0] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Boundary register dout[0] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[1] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Boundary register dout[1] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[2] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Boundary register dout[2] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[3] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Boundary register dout[3] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[4] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Boundary register dout[4] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[5] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Boundary register dout[5] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[6] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Boundary register dout[6] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Removing sequential instance dout[7] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Boundary register dout[7] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:1708357117> | RAM fifo_buf[7:0] (in view: work.fifo_8s_32s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:1708357117> | RAM fifo_buf[7:0] (in view: work.fifo_8s_32s_6s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:1708357117> | RAM fifo_buf[1:0] (in view: work.fifo_2s_32s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1708357117> | Boundary register dout[7:0] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 120MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 120MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 120MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 120MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 120MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 120MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 120MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 120MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 120MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 148MB)



@S |Clock Optimization Summary


<a name=clockReport28></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 81 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------
<a href="@|S:clk_in@|E:fifo_data_out.empty@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clk_in              cycloneive_io_ibuf     81         fifo_data_out.empty
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 148MB)

Writing Analyst data base /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/synwork/proj_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 148MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 148MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1708357117> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1708357117> | Synopsys Constraint File capacitance units using default value of 1pF  
Writing FDC file /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/proj_1_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 148MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 148MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1708357117> | Found inferred clock udp_top|clk with period 4.65ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport29></a>##### START OF TIMING REPORT #####[</a>
<a name=30></a># Timing Report written on Mon Feb 19 09:38:37 2024</a>
#


Top view:               udp_top
Requested Frequency:    214.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1708357117> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1708357117> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary31></a>Performance Summary</a>
*******************


Worst slack in design: -0.821

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
udp_top|clk        214.9 MHz     182.7 MHz     4.653         5.474         -0.821     inferred     Autoconstr_clkgroup_0
========================================================================================================================





<a name=clockRelationships32></a>Clock Relationships</a>
*******************

Clocks                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------
Starting     Ending       |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------
udp_top|clk  udp_top|clk  |  4.653       -0.821  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo33></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport34></a>Detailed Report for Clock: udp_top|clk</a>
====================================



<a name=startingSlack35></a>Starting Points with Worst Slack</a>
********************************

                                 Starting                                                                         Arrival           
Instance                         Reference       Type                                Pin        Net               Time        Slack 
                                 Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------
fifo_ctrl.fifo_sfef.fifo_buf     udp_top|clk     synplicity_altsyncram_RAM_R_W_1     q_b[0]     rd_eof            4.154       -0.821
fifo_ctrl.fifo_sfef.fifo_buf     udp_top|clk     synplicity_altsyncram_RAM_R_W_1     q_b[1]     rd_sof            4.154       -0.503
read_data.num_bytes[0]           udp_top|clk     dffeas                              q          num_bytes[0]      0.845       -0.448
read_data.state[3]               udp_top|clk     dffeas                              q          state[3]          0.845       -0.353
read_data.num_bytes[6]           udp_top|clk     dffeas                              q          num_bytes[6]      0.845       -0.285
read_data.num_bytes[4]           udp_top|clk     dffeas                              q          num_bytes[4]      0.845       -0.279
read_data.num_bytes[14]          udp_top|clk     dffeas                              q          num_bytes[14]     0.845       -0.279
read_data.num_bytes[11]          udp_top|clk     dffeas                              q          num_bytes[11]     0.845       -0.273
read_data.num_bytes[5]           udp_top|clk     dffeas                              q          num_bytes[5]      0.845       -0.271
read_data.num_bytes[10]          udp_top|clk     dffeas                              q          num_bytes[10]     0.845       -0.271
====================================================================================================================================


<a name=endingSlack36></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                                                   Required           
Instance                   Reference       Type       Pin      Net                                    Time         Slack 
                           Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------
read_data.num_bytes[0]     udp_top|clk     dffeas     sclr     un1_next_state_0_sqmuxa_1_0_o2_i_1     4.657        -0.821
read_data.num_bytes[1]     udp_top|clk     dffeas     sclr     un1_next_state_0_sqmuxa_1_0_o2_i_1     4.657        -0.821
read_data.num_bytes[2]     udp_top|clk     dffeas     sclr     un1_next_state_0_sqmuxa_1_0_o2_i_1     4.657        -0.821
read_data.num_bytes[3]     udp_top|clk     dffeas     sclr     un1_next_state_0_sqmuxa_1_0_o2_i_1     4.657        -0.821
read_data.num_bytes[4]     udp_top|clk     dffeas     sclr     un1_next_state_0_sqmuxa_1_0_o2_i_1     4.657        -0.821
read_data.num_bytes[5]     udp_top|clk     dffeas     sclr     un1_next_state_0_sqmuxa_1_0_o2_i_1     4.657        -0.821
read_data.num_bytes[6]     udp_top|clk     dffeas     sclr     un1_next_state_0_sqmuxa_1_0_o2_i_1     4.657        -0.821
read_data.num_bytes[7]     udp_top|clk     dffeas     sclr     un1_next_state_0_sqmuxa_1_0_o2_i_1     4.657        -0.821
read_data.num_bytes[8]     udp_top|clk     dffeas     sclr     un1_next_state_0_sqmuxa_1_0_o2_i_1     4.657        -0.821
read_data.num_bytes[9]     udp_top|clk     dffeas     sclr     un1_next_state_0_sqmuxa_1_0_o2_i_1     4.657        -0.821
=========================================================================================================================



<a name=worstPaths37></a>Worst Path Information</a>
<a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/proj_1.srr:srsf/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/proj_1.srs:fp:43728:44979:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      4.653
    - Setup time:                            0.609
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.657

    - Propagation time:                      5.478
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.821

    Number of logic level(s):                2
    Starting point:                          fifo_ctrl.fifo_sfef.fifo_buf / q_b[0]
    Ending point:                            read_data.num_bytes[0] / sclr
    The start point is clocked by            udp_top|clk [rising] on pin clock0
    The end   point is clocked by            udp_top|clk [rising] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                              Type                                Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
fifo_ctrl.fifo_sfef.fifo_buf                      synplicity_altsyncram_RAM_R_W_1     q_b[0]      Out     4.154     4.154       -         
rd_eof                                            Net                                 -           -       0.340     -           3         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_a1     cycloneive_lcell_comb               datad       In      -         4.494       -         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_a1     cycloneive_lcell_comb               combout     Out     0.155     4.649       -         
un1_next_state_0_sqmuxa_1_0_o2_i_a1               Net                                 -           -       0.326     -           1         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_1      cycloneive_lcell_comb               datad       In      -         4.975       -         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_1      cycloneive_lcell_comb               combout     Out     0.155     5.130       -         
un1_next_state_0_sqmuxa_1_0_o2_i_1                Net                                 -           -       0.348     -           16        
read_data.num_bytes[0]                            dffeas                              sclr        In      -         5.478       -         
==========================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 5.474 is 4.460(81.5%) logic and 1.014(18.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.653
    - Setup time:                            0.609
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.657

    - Propagation time:                      5.478
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.821

    Number of logic level(s):                2
    Starting point:                          fifo_ctrl.fifo_sfef.fifo_buf / q_b[0]
    Ending point:                            read_data.num_bytes[15] / sclr
    The start point is clocked by            udp_top|clk [rising] on pin clock0
    The end   point is clocked by            udp_top|clk [rising] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                              Type                                Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
fifo_ctrl.fifo_sfef.fifo_buf                      synplicity_altsyncram_RAM_R_W_1     q_b[0]      Out     4.154     4.154       -         
rd_eof                                            Net                                 -           -       0.340     -           3         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_a1     cycloneive_lcell_comb               datad       In      -         4.494       -         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_a1     cycloneive_lcell_comb               combout     Out     0.155     4.649       -         
un1_next_state_0_sqmuxa_1_0_o2_i_a1               Net                                 -           -       0.326     -           1         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_1      cycloneive_lcell_comb               datad       In      -         4.975       -         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_1      cycloneive_lcell_comb               combout     Out     0.155     5.130       -         
un1_next_state_0_sqmuxa_1_0_o2_i_1                Net                                 -           -       0.348     -           16        
read_data.num_bytes[15]                           dffeas                              sclr        In      -         5.478       -         
==========================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 5.474 is 4.460(81.5%) logic and 1.014(18.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.653
    - Setup time:                            0.609
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.657

    - Propagation time:                      5.478
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.821

    Number of logic level(s):                2
    Starting point:                          fifo_ctrl.fifo_sfef.fifo_buf / q_b[0]
    Ending point:                            read_data.num_bytes[14] / sclr
    The start point is clocked by            udp_top|clk [rising] on pin clock0
    The end   point is clocked by            udp_top|clk [rising] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                              Type                                Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
fifo_ctrl.fifo_sfef.fifo_buf                      synplicity_altsyncram_RAM_R_W_1     q_b[0]      Out     4.154     4.154       -         
rd_eof                                            Net                                 -           -       0.340     -           3         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_a1     cycloneive_lcell_comb               datad       In      -         4.494       -         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_a1     cycloneive_lcell_comb               combout     Out     0.155     4.649       -         
un1_next_state_0_sqmuxa_1_0_o2_i_a1               Net                                 -           -       0.326     -           1         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_1      cycloneive_lcell_comb               datad       In      -         4.975       -         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_1      cycloneive_lcell_comb               combout     Out     0.155     5.130       -         
un1_next_state_0_sqmuxa_1_0_o2_i_1                Net                                 -           -       0.348     -           16        
read_data.num_bytes[14]                           dffeas                              sclr        In      -         5.478       -         
==========================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 5.474 is 4.460(81.5%) logic and 1.014(18.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.653
    - Setup time:                            0.609
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.657

    - Propagation time:                      5.478
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.821

    Number of logic level(s):                2
    Starting point:                          fifo_ctrl.fifo_sfef.fifo_buf / q_b[0]
    Ending point:                            read_data.num_bytes[13] / sclr
    The start point is clocked by            udp_top|clk [rising] on pin clock0
    The end   point is clocked by            udp_top|clk [rising] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                              Type                                Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
fifo_ctrl.fifo_sfef.fifo_buf                      synplicity_altsyncram_RAM_R_W_1     q_b[0]      Out     4.154     4.154       -         
rd_eof                                            Net                                 -           -       0.340     -           3         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_a1     cycloneive_lcell_comb               datad       In      -         4.494       -         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_a1     cycloneive_lcell_comb               combout     Out     0.155     4.649       -         
un1_next_state_0_sqmuxa_1_0_o2_i_a1               Net                                 -           -       0.326     -           1         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_1      cycloneive_lcell_comb               datad       In      -         4.975       -         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_1      cycloneive_lcell_comb               combout     Out     0.155     5.130       -         
un1_next_state_0_sqmuxa_1_0_o2_i_1                Net                                 -           -       0.348     -           16        
read_data.num_bytes[13]                           dffeas                              sclr        In      -         5.478       -         
==========================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 5.474 is 4.460(81.5%) logic and 1.014(18.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.653
    - Setup time:                            0.609
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.657

    - Propagation time:                      5.478
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.821

    Number of logic level(s):                2
    Starting point:                          fifo_ctrl.fifo_sfef.fifo_buf / q_b[0]
    Ending point:                            read_data.num_bytes[12] / sclr
    The start point is clocked by            udp_top|clk [rising] on pin clock0
    The end   point is clocked by            udp_top|clk [rising] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                              Type                                Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
fifo_ctrl.fifo_sfef.fifo_buf                      synplicity_altsyncram_RAM_R_W_1     q_b[0]      Out     4.154     4.154       -         
rd_eof                                            Net                                 -           -       0.340     -           3         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_a1     cycloneive_lcell_comb               datad       In      -         4.494       -         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_a1     cycloneive_lcell_comb               combout     Out     0.155     4.649       -         
un1_next_state_0_sqmuxa_1_0_o2_i_a1               Net                                 -           -       0.326     -           1         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_1      cycloneive_lcell_comb               datad       In      -         4.975       -         
read_data.un1_next_state_0_sqmuxa_1_0_o2_i_1      cycloneive_lcell_comb               combout     Out     0.155     5.130       -         
un1_next_state_0_sqmuxa_1_0_o2_i_1                Net                                 -           -       0.348     -           16        
read_data.num_bytes[12]                           dffeas                              sclr        In      -         5.478       -         
==========================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 5.474 is 4.460(81.5%) logic and 1.014(18.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 148MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 148MB)

<a name=areaReport38></a>##### START OF AREA REPORT #####[</a>
Design view:work.udp_top(verilog)
Selecting part EP4CE6E22A7
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:1708357117> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage. 

Total combinational functions 184 of 6272 ( 2%)
Logic element usage by number of inputs
		  4 input functions 	 87
		  3 input functions 	 30
		  [=2 input functions 	 67
Logic elements by mode
		  normal mode            150
		  arithmetic mode        34
Total registers 78 of 6272 ( 1%)
I/O pins 24 of 180 (13%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 15 blocks (30 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             35
Sload:           0
Sclr:            16
Total ESB:      576 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 27MB peak: 148MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Feb 19 09:38:37 2024

###########################################################]

</pre></samp></body></html>
