Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/TB_BTB_misprediction_manager_isim_beh.exe -prj C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/TB_BTB_misprediction_manager_beh.prj work.TB_BTB_misprediction_manager 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/t_ff_rst1.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/t_ff.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/constants.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/ud_counter.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/NORGate_NX1.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/CU_SatCounter.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/ANDGate_NX1.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/SAT_Counter.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/Reg1Bit.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/NRegister.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/Mux_NBit_2x1.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/Mux_1Bit_2X1.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/BTB_misprediction_manager.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/TB_BTB_misprediction_manager.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 161332 KB
Fuse CPU Usage: 499 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package constants
Compiling architecture behavioral of entity t_ff_rst0 [t_ff_rst0_default]
Compiling architecture behavioral of entity t_ff_rst1 [t_ff_rst1_default]
Compiling architecture str of entity UD_COUNTER [\UD_COUNTER(2)\]
Compiling architecture behavioral of entity CU_SatCounter [cu_satcounter_default]
Compiling architecture behavioral of entity ANDGate_NX1 [\ANDGate_NX1(2)\]
Compiling architecture behavioral of entity NORGate_NX1 [\NORGate_NX1(2)\]
Compiling architecture structural of entity SAT_Counter [\SAT_Counter(2)\]
Compiling architecture behavioral of entity NRegister [\NRegister(32)\]
Compiling architecture behavioral of entity Reg1Bit [reg1bit_default]
Compiling architecture behavioral of entity Mux_NBit_2x1 [\Mux_NBit_2x1(32)\]
Compiling architecture behavioral of entity Mux_1Bit_2X1 [mux_1bit_2x1_default]
Compiling architecture structural of entity BTB_misprediction_manager [\BTB_misprediction_manager(32)\]
Compiling architecture behavior of entity tb_btb_misprediction_manager
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 29 VHDL Units
Built simulation executable C:/Users/Alessandro/Documents/GitHub/MyDLX/BTB_misprediction_manager/TB_BTB_misprediction_manager_isim_beh.exe
Fuse Memory Usage: 181976 KB
Fuse CPU Usage: 968 ms
