{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736650179145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736650179145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 09:49:38 2025 " "Processing started: Sun Jan 12 09:49:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736650179145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1736650179145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_part3 -c lab3_part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_part3 -c lab3_part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1736650179145 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1736650179931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/lab3part3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/lab3part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3 " "Found entity 1: lab3part3" {  } { { "lab3part3/synthesis/lab3part3.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/lab3part3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/lab3part3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_irq_mapper " "Found entity 1: lab3part3_irq_mapper" {  } { { "lab3part3/synthesis/submodules/lab3part3_irq_mapper.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3part3/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab3part3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180019 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab3part3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/lab3part3_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_rsp_xbar_mux_001 " "Found entity 1: lab3part3_rsp_xbar_mux_001" {  } { { "lab3part3/synthesis/submodules/lab3part3_rsp_xbar_mux_001.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/lab3part3_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_rsp_xbar_mux " "Found entity 1: lab3part3_rsp_xbar_mux" {  } { { "lab3part3/synthesis/submodules/lab3part3_rsp_xbar_mux.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/lab3part3_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_rsp_xbar_demux_005 " "Found entity 1: lab3part3_rsp_xbar_demux_005" {  } { { "lab3part3/synthesis/submodules/lab3part3_rsp_xbar_demux_005.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/lab3part3_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_rsp_xbar_demux " "Found entity 1: lab3part3_rsp_xbar_demux" {  } { { "lab3part3/synthesis/submodules/lab3part3_rsp_xbar_demux.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/lab3part3_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_cmd_xbar_mux " "Found entity 1: lab3part3_cmd_xbar_mux" {  } { { "lab3part3/synthesis/submodules/lab3part3_cmd_xbar_mux.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/lab3part3_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_cmd_xbar_demux_001 " "Found entity 1: lab3part3_cmd_xbar_demux_001" {  } { { "lab3part3/synthesis/submodules/lab3part3_cmd_xbar_demux_001.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/lab3part3_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_cmd_xbar_demux " "Found entity 1: lab3part3_cmd_xbar_demux" {  } { { "lab3part3/synthesis/submodules/lab3part3_cmd_xbar_demux.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab3part3/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab3part3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3part3_id_router_005.sv(48) " "Verilog HDL Declaration information at lab3part3_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3part3/synthesis/submodules/lab3part3_id_router_005.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736650180047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3part3_id_router_005.sv(49) " "Verilog HDL Declaration information at lab3part3_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3part3/synthesis/submodules/lab3part3_id_router_005.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736650180047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3part3/synthesis/submodules/lab3part3_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_id_router_005_default_decode " "Found entity 1: lab3part3_id_router_005_default_decode" {  } { { "lab3part3/synthesis/submodules/lab3part3_id_router_005.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180048 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3part3_id_router_005 " "Found entity 2: lab3part3_id_router_005" {  } { { "lab3part3/synthesis/submodules/lab3part3_id_router_005.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3part3_id_router.sv(48) " "Verilog HDL Declaration information at lab3part3_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3part3/synthesis/submodules/lab3part3_id_router.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736650180050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3part3_id_router.sv(49) " "Verilog HDL Declaration information at lab3part3_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3part3/synthesis/submodules/lab3part3_id_router.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736650180050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3part3/synthesis/submodules/lab3part3_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_id_router_default_decode " "Found entity 1: lab3part3_id_router_default_decode" {  } { { "lab3part3/synthesis/submodules/lab3part3_id_router.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180051 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3part3_id_router " "Found entity 2: lab3part3_id_router" {  } { { "lab3part3/synthesis/submodules/lab3part3_id_router.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180051 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3part3_addr_router_001.sv(48) " "Verilog HDL Declaration information at lab3part3_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3part3/synthesis/submodules/lab3part3_addr_router_001.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736650180053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3part3_addr_router_001.sv(49) " "Verilog HDL Declaration information at lab3part3_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3part3/synthesis/submodules/lab3part3_addr_router_001.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736650180053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3part3/synthesis/submodules/lab3part3_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_addr_router_001_default_decode " "Found entity 1: lab3part3_addr_router_001_default_decode" {  } { { "lab3part3/synthesis/submodules/lab3part3_addr_router_001.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180054 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3part3_addr_router_001 " "Found entity 2: lab3part3_addr_router_001" {  } { { "lab3part3/synthesis/submodules/lab3part3_addr_router_001.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab3part3_addr_router.sv(48) " "Verilog HDL Declaration information at lab3part3_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab3part3/synthesis/submodules/lab3part3_addr_router.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736650180056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab3part3_addr_router.sv(49) " "Verilog HDL Declaration information at lab3part3_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab3part3/synthesis/submodules/lab3part3_addr_router.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736650180056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3part3/synthesis/submodules/lab3part3_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_addr_router_default_decode " "Found entity 1: lab3part3_addr_router_default_decode" {  } { { "lab3part3/synthesis/submodules/lab3part3_addr_router.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180056 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3part3_addr_router " "Found entity 2: lab3part3_addr_router" {  } { { "lab3part3/synthesis/submodules/lab3part3_addr_router.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab3part3/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab3part3/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab3part3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab3part3/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab3part3/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab3part3/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/switch.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "lab3part3/synthesis/submodules/switch.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "lab3part3/synthesis/submodules/led.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab3part3/synthesis/submodules/lab3part3_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab3part3_jtag_uart_0_sim_scfifo_w" {  } { { "lab3part3/synthesis/submodules/lab3part3_jtag_uart_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180084 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3part3_jtag_uart_0_scfifo_w " "Found entity 2: lab3part3_jtag_uart_0_scfifo_w" {  } { { "lab3part3/synthesis/submodules/lab3part3_jtag_uart_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180084 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab3part3_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab3part3_jtag_uart_0_sim_scfifo_r" {  } { { "lab3part3/synthesis/submodules/lab3part3_jtag_uart_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180084 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab3part3_jtag_uart_0_scfifo_r " "Found entity 4: lab3part3_jtag_uart_0_scfifo_r" {  } { { "lab3part3/synthesis/submodules/lab3part3_jtag_uart_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180084 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab3part3_jtag_uart_0 " "Found entity 5: lab3part3_jtag_uart_0" {  } { { "lab3part3/synthesis/submodules/lab3part3_jtag_uart_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/lab3part3_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_onchip_memory2_0 " "Found entity 1: lab3part3_onchip_memory2_0" {  } { { "lab3part3/synthesis/submodules/lab3part3_onchip_memory2_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_nios2_qsys_0_register_bank_a_module " "Found entity 1: lab3part3_nios2_qsys_0_register_bank_a_module" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3part3_nios2_qsys_0_register_bank_b_module " "Found entity 2: lab3part3_nios2_qsys_0_register_bank_b_module" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab3part3_nios2_qsys_0_nios2_oci_debug " "Found entity 3: lab3part3_nios2_qsys_0_nios2_oci_debug" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab3part3_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: lab3part3_nios2_qsys_0_ociram_sp_ram_module" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab3part3_nios2_qsys_0_nios2_ocimem " "Found entity 5: lab3part3_nios2_qsys_0_nios2_ocimem" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab3part3_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: lab3part3_nios2_qsys_0_nios2_avalon_reg" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab3part3_nios2_qsys_0_nios2_oci_break " "Found entity 7: lab3part3_nios2_qsys_0_nios2_oci_break" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab3part3_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: lab3part3_nios2_qsys_0_nios2_oci_xbrk" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab3part3_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: lab3part3_nios2_qsys_0_nios2_oci_dbrk" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab3part3_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: lab3part3_nios2_qsys_0_nios2_oci_itrace" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab3part3_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: lab3part3_nios2_qsys_0_nios2_oci_td_mode" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab3part3_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: lab3part3_nios2_qsys_0_nios2_oci_dtrace" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab3part3_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: lab3part3_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab3part3_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: lab3part3_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab3part3_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: lab3part3_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab3part3_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: lab3part3_nios2_qsys_0_nios2_oci_fifo" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab3part3_nios2_qsys_0_nios2_oci_pib " "Found entity 17: lab3part3_nios2_qsys_0_nios2_oci_pib" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab3part3_nios2_qsys_0_nios2_oci_im " "Found entity 18: lab3part3_nios2_qsys_0_nios2_oci_im" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab3part3_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: lab3part3_nios2_qsys_0_nios2_performance_monitors" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab3part3_nios2_qsys_0_nios2_oci " "Found entity 20: lab3part3_nios2_qsys_0_nios2_oci" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab3part3_nios2_qsys_0 " "Found entity 21: lab3part3_nios2_qsys_0" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: lab3part3_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: lab3part3_nios2_qsys_0_jtag_debug_module_tck" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: lab3part3_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_nios2_qsys_0_oci_test_bench " "Found entity 1: lab3part3_nios2_qsys_0_oci_test_bench" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3part3_nios2_qsys_0_test_bench " "Found entity 1: lab3part3_nios2_qsys_0_test_bench" {  } { { "lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_test_bench.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/submodules/lab3part3_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736650180117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180117 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "SW lab3_part3.v(5) " "Verilog HDL Module Declaration error at lab3_part3.v(5): port \"SW\" is declared more than once" {  } { { "lab3part3/synthesis/lab3_part3.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/lab3_part3.v" 5 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Quartus II" 0 -1 1736650180120 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lab3_part3 lab3_part3.v(1) " "Ignored design unit \"lab3_part3\" at lab3_part3.v(1) due to previous errors" {  } { { "lab3part3/synthesis/lab3_part3.v" "" { Text "D:/TH_SOC/LAB3/lab3_part3/lab3part3/synthesis/lab3_part3.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1736650180120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3part3/synthesis/lab3_part3.v 0 0 " "Found 0 design units, including 0 entities, in source file lab3part3/synthesis/lab3_part3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736650180120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TH_SOC/LAB3/lab3_part3/output_files/lab3_part3.map.smsg " "Generated suppressed messages file D:/TH_SOC/LAB3/lab3_part3/output_files/lab3_part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1736650180181 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736650180289 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 12 09:49:40 2025 " "Processing ended: Sun Jan 12 09:49:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736650180289 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736650180289 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736650180289 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736650180289 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736650180974 ""}
