Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: snake_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "snake_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "snake_top"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : snake_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\ipcore_dir\clkgen.vhd" into library work
Parsing entity <clkgen>.
Parsing architecture <xilinx> of entity <clkgen>.
Parsing VHDL file "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\sevseg.vhd" into library work
Parsing entity <seg7>.
Parsing architecture <Behavioral> of entity <seg7>.
Parsing VHDL file "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\prescaler.vhd" into library work
Parsing entity <prescaler>.
Parsing architecture <Behavioral> of entity <prescaler>.
Parsing VHDL file "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\counter.vhd" into library work
Parsing entity <counter>.
Parsing architecture <Behavioral> of entity <counter>.
Parsing VHDL file "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\vsync.vhd" into library work
Parsing entity <vsync>.
Parsing architecture <Behavioral> of entity <vsync>.
Parsing VHDL file "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\TopModul.vhd" into library work
Parsing entity <TopModul>.
Parsing architecture <Behavioral> of entity <topmodul>.
Parsing VHDL file "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\shiftReg.vhd" into library work
Parsing entity <shiftReg>.
Parsing architecture <Behavioral> of entity <shiftreg>.
Parsing VHDL file "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\RAM30x40.vhd" into library work
Parsing entity <RAM32x40>.
Parsing architecture <Behavioral> of entity <ram32x40>.
Parsing VHDL file "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\negedge.vhd" into library work
Parsing entity <negedge>.
Parsing architecture <Behavioral> of entity <negedge>.
Parsing VHDL file "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\hsync.vhd" into library work
Parsing entity <hsync>.
Parsing architecture <Behavioral> of entity <hsync>.
Parsing VHDL file "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\control_unit.vhd" into library work
Parsing entity <control_unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\vga_top.vhd" into library work
Parsing entity <vga_top>.
Parsing architecture <Behavioral> of entity <vga_top>.
Parsing VHDL file "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\ps2_top.vhd" into library work
Parsing entity <ps2_top>.
Parsing architecture <Behavioral> of entity <ps2_top>.
Parsing VHDL file "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\kcpsm6.vhd" into library work
Parsing entity <kcpsm6>.
Parsing architecture <low_level_definition> of entity <kcpsm6>.
Parsing VHDL file "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\firmware.vhd" into library work
Parsing package <jtag_loader_pkg>.
Parsing package body <jtag_loader_pkg>.
Parsing entity <firmware>.
Parsing architecture <low_level_definition> of entity <firmware>.
Parsing entity <jtag_loader_6>.
Parsing architecture <Behavioral> of entity <jtag_loader_6>.
Parsing VHDL file "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\snake_top.vhd" into library work
Parsing entity <snake_top>.
Parsing architecture <Behavioral> of entity <snake_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <snake_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <clkgen> (architecture <xilinx>) from library <work>.

Elaborating entity <ps2_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <control_unit> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\control_unit.vhd" Line 172. Case statement is complete. others clause is never selected

Elaborating entity <negedge> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\negedge.vhd" Line 91. Case statement is complete. others clause is never selected

Elaborating entity <shiftReg> (architecture <Behavioral>) from library <work>.

Elaborating entity <TopModul> (architecture <Behavioral>) from library <work>.

Elaborating entity <prescaler> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <seg7> (architecture <Behavioral>) from library <work>.

Elaborating entity <vga_top> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <hsync> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <vsync> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RAM32x40> (architecture <Behavioral>) from library <work>.

Elaborating entity <firmware> (architecture <low_level_definition>) with generics from library <work>.

Elaborating entity <kcpsm6> (architecture <low_level_definition>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <snake_top>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\snake_top.vhd".
INFO:Xst:3210 - "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\snake_top.vhd" line 192: Output port <k_write_strobe> of the instance <Inst_kcpsm6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\snake_top.vhd" line 192: Output port <read_strobe> of the instance <Inst_kcpsm6> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <data>.
    Found 6-bit register for signal <column>.
    Found 5-bit register for signal <row>.
    Found 1-bit register for signal <write_enable>.
    Found 8-bit register for signal <kcpsm_inport>.
    Found 1-bit register for signal <kcpsm_int>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <snake_top> synthesized.

Synthesizing Unit <clkgen>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\ipcore_dir\clkgen.vhd".
    Summary:
	no macro.
Unit <clkgen> synthesized.

Synthesizing Unit <ps2_top>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\ps2_top.vhd".
    Found 1-bit register for signal <sync_kbddata>.
    Found 1-bit register for signal <sync_kbdclk>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ps2_top> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\control_unit.vhd".
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 23                                             |
    | Inputs             | 2                                              |
    | Outputs            | 12                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  23 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_unit> synthesized.

Synthesizing Unit <negedge>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\negedge.vhd".
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <negedge> synthesized.

Synthesizing Unit <shiftReg>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\shiftReg.vhd".
    Found 9-bit register for signal <data>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <shiftReg> synthesized.

Synthesizing Unit <TopModul>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\TopModul.vhd".
    Summary:
	no macro.
Unit <TopModul> synthesized.

Synthesizing Unit <prescaler>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\prescaler.vhd".
        width = 18
        value = 200000
    Found 18-bit register for signal <precnt>.
    Found 1-bit register for signal <pulse>.
    Found 18-bit adder for signal <precnt[17]_GND_46_o_add_1_OUT> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <prescaler> synthesized.

Synthesizing Unit <seg7>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\sevseg.vhd".
    Found 4-bit register for signal <num>.
    Found 4-bit register for signal <anode>.
    Found finite state machine <FSM_3> for signal <anode>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | refresh_i (positive)                           |
    | Reset              | reset_i (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0111                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x7-bit Read Only RAM for signal <cathode_o>
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <anode> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <seg7> synthesized.

Synthesizing Unit <vga_top>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\vga_top.vhd".
        hcount_width = 11
        vcount_width = 10
    Found 1-bit register for signal <curr_bit>.
    Found 8-bit register for signal <color>.
    Found 1-bit 40-to-1 multiplexer for signal <column[9]_X_16_o_Mux_3_o> created at line 134.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <vga_top> synthesized.

Synthesizing Unit <hsync>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\hsync.vhd".
        hcount_width = 11
        sync_pulse = 192
        display_time = 1280
        front_porch = 32
        back_porch = 96
        scan_time = 1600
        column_width = 10
    Found 11-bit comparator greater for signal <PWR_18_o_count[10]_LessThan_2_o> created at line 92
    Found 11-bit comparator greater for signal <count[10]_PWR_18_o_LessThan_3_o> created at line 92
    Found 11-bit comparator greater for signal <hvidon> created at line 107
    Summary:
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <hsync> synthesized.

Synthesizing Unit <counter_1>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\counter.vhd".
        width = 11
        stop = 1599
    Found 11-bit register for signal <count>.
    Found 11-bit adder for signal <count[10]_GND_50_o_add_3_OUT> created at line 65.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <counter_1> synthesized.

Synthesizing Unit <vsync>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\vsync.vhd".
        vcount_width = 10
        pulse_width = 2
        display_time = 480
        back_porch = 29
        front_porch = 10
        scan_time = 521
    Found 1-bit register for signal <vvidon>.
    Found 1-bit register for signal <vsync>.
    Found 10-bit comparator greater for signal <GND_51_o_row[9]_LessThan_2_o> created at line 92
    Found 10-bit comparator greater for signal <row[9]_GND_51_o_LessThan_3_o> created at line 92
    Found 10-bit comparator greater for signal <row[9]_GND_51_o_LessThan_4_o> created at line 97
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <vsync> synthesized.

Synthesizing Unit <counter_2>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\counter.vhd".
        width = 10
        stop = 520
    Found 10-bit register for signal <count>.
    Found 10-bit adder for signal <count[9]_GND_52_o_add_3_OUT> created at line 65.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <counter_2> synthesized.

Synthesizing Unit <RAM32x40>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\RAM30x40.vhd".
    Found 1-bit register for signal <RAM_ff_0>.
    Found 1-bit register for signal <RAM_ff_1>.
    Found 1-bit register for signal <RAM_ff_2>.
    Found 1-bit register for signal <RAM_ff_3>.
    Found 1-bit register for signal <RAM_ff_4>.
    Found 1-bit register for signal <RAM_ff_5>.
    Found 1-bit register for signal <RAM_ff_6>.
    Found 1-bit register for signal <RAM_ff_7>.
    Found 1-bit register for signal <RAM_ff_8>.
    Found 1-bit register for signal <RAM_ff_9>.
    Found 1-bit register for signal <RAM_ff_10>.
    Found 1-bit register for signal <RAM_ff_11>.
    Found 1-bit register for signal <RAM_ff_12>.
    Found 1-bit register for signal <RAM_ff_13>.
    Found 1-bit register for signal <RAM_ff_14>.
    Found 1-bit register for signal <RAM_ff_15>.
    Found 1-bit register for signal <RAM_ff_16>.
    Found 1-bit register for signal <RAM_ff_17>.
    Found 1-bit register for signal <RAM_ff_18>.
    Found 1-bit register for signal <RAM_ff_19>.
    Found 1-bit register for signal <RAM_ff_20>.
    Found 1-bit register for signal <RAM_ff_21>.
    Found 1-bit register for signal <RAM_ff_22>.
    Found 1-bit register for signal <RAM_ff_23>.
    Found 1-bit register for signal <RAM_ff_24>.
    Found 1-bit register for signal <RAM_ff_25>.
    Found 1-bit register for signal <RAM_ff_26>.
    Found 1-bit register for signal <RAM_ff_27>.
    Found 1-bit register for signal <RAM_ff_28>.
    Found 1-bit register for signal <RAM_ff_29>.
    Found 1-bit register for signal <RAM_ff_30>.
    Found 1-bit register for signal <RAM_ff_31>.
    Found 1-bit register for signal <RAM_ff_32>.
    Found 1-bit register for signal <RAM_ff_33>.
    Found 1-bit register for signal <RAM_ff_34>.
    Found 1-bit register for signal <RAM_ff_35>.
    Found 1-bit register for signal <RAM_ff_36>.
    Found 1-bit register for signal <RAM_ff_37>.
    Found 1-bit register for signal <RAM_ff_38>.
    Found 1-bit register for signal <RAM_ff_39>.
    Found 1-bit register for signal <RAM_ff_40>.
    Found 1-bit register for signal <RAM_ff_41>.
    Found 1-bit register for signal <RAM_ff_42>.
    Found 1-bit register for signal <RAM_ff_43>.
    Found 1-bit register for signal <RAM_ff_44>.
    Found 1-bit register for signal <RAM_ff_45>.
    Found 1-bit register for signal <RAM_ff_46>.
    Found 1-bit register for signal <RAM_ff_47>.
    Found 1-bit register for signal <RAM_ff_48>.
    Found 1-bit register for signal <RAM_ff_49>.
    Found 1-bit register for signal <RAM_ff_50>.
    Found 1-bit register for signal <RAM_ff_51>.
    Found 1-bit register for signal <RAM_ff_52>.
    Found 1-bit register for signal <RAM_ff_53>.
    Found 1-bit register for signal <RAM_ff_54>.
    Found 1-bit register for signal <RAM_ff_55>.
    Found 1-bit register for signal <RAM_ff_56>.
    Found 1-bit register for signal <RAM_ff_57>.
    Found 1-bit register for signal <RAM_ff_58>.
    Found 1-bit register for signal <RAM_ff_59>.
    Found 1-bit register for signal <RAM_ff_60>.
    Found 1-bit register for signal <RAM_ff_61>.
    Found 1-bit register for signal <RAM_ff_62>.
    Found 1-bit register for signal <RAM_ff_63>.
    Found 1-bit register for signal <RAM_ff_64>.
    Found 1-bit register for signal <RAM_ff_65>.
    Found 1-bit register for signal <RAM_ff_66>.
    Found 1-bit register for signal <RAM_ff_67>.
    Found 1-bit register for signal <RAM_ff_68>.
    Found 1-bit register for signal <RAM_ff_69>.
    Found 1-bit register for signal <RAM_ff_70>.
    Found 1-bit register for signal <RAM_ff_71>.
    Found 1-bit register for signal <RAM_ff_72>.
    Found 1-bit register for signal <RAM_ff_73>.
    Found 1-bit register for signal <RAM_ff_74>.
    Found 1-bit register for signal <RAM_ff_75>.
    Found 1-bit register for signal <RAM_ff_76>.
    Found 1-bit register for signal <RAM_ff_77>.
    Found 1-bit register for signal <RAM_ff_78>.
    Found 1-bit register for signal <RAM_ff_79>.
    Found 1-bit register for signal <RAM_ff_80>.
    Found 1-bit register for signal <RAM_ff_81>.
    Found 1-bit register for signal <RAM_ff_82>.
    Found 1-bit register for signal <RAM_ff_83>.
    Found 1-bit register for signal <RAM_ff_84>.
    Found 1-bit register for signal <RAM_ff_85>.
    Found 1-bit register for signal <RAM_ff_86>.
    Found 1-bit register for signal <RAM_ff_87>.
    Found 1-bit register for signal <RAM_ff_88>.
    Found 1-bit register for signal <RAM_ff_89>.
    Found 1-bit register for signal <RAM_ff_90>.
    Found 1-bit register for signal <RAM_ff_91>.
    Found 1-bit register for signal <RAM_ff_92>.
    Found 1-bit register for signal <RAM_ff_93>.
    Found 1-bit register for signal <RAM_ff_94>.
    Found 1-bit register for signal <RAM_ff_95>.
    Found 1-bit register for signal <RAM_ff_96>.
    Found 1-bit register for signal <RAM_ff_97>.
    Found 1-bit register for signal <RAM_ff_98>.
    Found 1-bit register for signal <RAM_ff_99>.
    Found 1-bit register for signal <RAM_ff_100>.
    Found 1-bit register for signal <RAM_ff_101>.
    Found 1-bit register for signal <RAM_ff_102>.
    Found 1-bit register for signal <RAM_ff_103>.
    Found 1-bit register for signal <RAM_ff_104>.
    Found 1-bit register for signal <RAM_ff_105>.
    Found 1-bit register for signal <RAM_ff_106>.
    Found 1-bit register for signal <RAM_ff_107>.
    Found 1-bit register for signal <RAM_ff_108>.
    Found 1-bit register for signal <RAM_ff_109>.
    Found 1-bit register for signal <RAM_ff_110>.
    Found 1-bit register for signal <RAM_ff_111>.
    Found 1-bit register for signal <RAM_ff_112>.
    Found 1-bit register for signal <RAM_ff_113>.
    Found 1-bit register for signal <RAM_ff_114>.
    Found 1-bit register for signal <RAM_ff_115>.
    Found 1-bit register for signal <RAM_ff_116>.
    Found 1-bit register for signal <RAM_ff_117>.
    Found 1-bit register for signal <RAM_ff_118>.
    Found 1-bit register for signal <RAM_ff_119>.
    Found 1-bit register for signal <RAM_ff_120>.
    Found 1-bit register for signal <RAM_ff_121>.
    Found 1-bit register for signal <RAM_ff_122>.
    Found 1-bit register for signal <RAM_ff_123>.
    Found 1-bit register for signal <RAM_ff_124>.
    Found 1-bit register for signal <RAM_ff_125>.
    Found 1-bit register for signal <RAM_ff_126>.
    Found 1-bit register for signal <RAM_ff_127>.
    Found 1-bit register for signal <RAM_ff_128>.
    Found 1-bit register for signal <RAM_ff_129>.
    Found 1-bit register for signal <RAM_ff_130>.
    Found 1-bit register for signal <RAM_ff_131>.
    Found 1-bit register for signal <RAM_ff_132>.
    Found 1-bit register for signal <RAM_ff_133>.
    Found 1-bit register for signal <RAM_ff_134>.
    Found 1-bit register for signal <RAM_ff_135>.
    Found 1-bit register for signal <RAM_ff_136>.
    Found 1-bit register for signal <RAM_ff_137>.
    Found 1-bit register for signal <RAM_ff_138>.
    Found 1-bit register for signal <RAM_ff_139>.
    Found 1-bit register for signal <RAM_ff_140>.
    Found 1-bit register for signal <RAM_ff_141>.
    Found 1-bit register for signal <RAM_ff_142>.
    Found 1-bit register for signal <RAM_ff_143>.
    Found 1-bit register for signal <RAM_ff_144>.
    Found 1-bit register for signal <RAM_ff_145>.
    Found 1-bit register for signal <RAM_ff_146>.
    Found 1-bit register for signal <RAM_ff_147>.
    Found 1-bit register for signal <RAM_ff_148>.
    Found 1-bit register for signal <RAM_ff_149>.
    Found 1-bit register for signal <RAM_ff_150>.
    Found 1-bit register for signal <RAM_ff_151>.
    Found 1-bit register for signal <RAM_ff_152>.
    Found 1-bit register for signal <RAM_ff_153>.
    Found 1-bit register for signal <RAM_ff_154>.
    Found 1-bit register for signal <RAM_ff_155>.
    Found 1-bit register for signal <RAM_ff_156>.
    Found 1-bit register for signal <RAM_ff_157>.
    Found 1-bit register for signal <RAM_ff_158>.
    Found 1-bit register for signal <RAM_ff_159>.
    Found 1-bit register for signal <RAM_ff_160>.
    Found 1-bit register for signal <RAM_ff_161>.
    Found 1-bit register for signal <RAM_ff_162>.
    Found 1-bit register for signal <RAM_ff_163>.
    Found 1-bit register for signal <RAM_ff_164>.
    Found 1-bit register for signal <RAM_ff_165>.
    Found 1-bit register for signal <RAM_ff_166>.
    Found 1-bit register for signal <RAM_ff_167>.
    Found 1-bit register for signal <RAM_ff_168>.
    Found 1-bit register for signal <RAM_ff_169>.
    Found 1-bit register for signal <RAM_ff_170>.
    Found 1-bit register for signal <RAM_ff_171>.
    Found 1-bit register for signal <RAM_ff_172>.
    Found 1-bit register for signal <RAM_ff_173>.
    Found 1-bit register for signal <RAM_ff_174>.
    Found 1-bit register for signal <RAM_ff_175>.
    Found 1-bit register for signal <RAM_ff_176>.
    Found 1-bit register for signal <RAM_ff_177>.
    Found 1-bit register for signal <RAM_ff_178>.
    Found 1-bit register for signal <RAM_ff_179>.
    Found 1-bit register for signal <RAM_ff_180>.
    Found 1-bit register for signal <RAM_ff_181>.
    Found 1-bit register for signal <RAM_ff_182>.
    Found 1-bit register for signal <RAM_ff_183>.
    Found 1-bit register for signal <RAM_ff_184>.
    Found 1-bit register for signal <RAM_ff_185>.
    Found 1-bit register for signal <RAM_ff_186>.
    Found 1-bit register for signal <RAM_ff_187>.
    Found 1-bit register for signal <RAM_ff_188>.
    Found 1-bit register for signal <RAM_ff_189>.
    Found 1-bit register for signal <RAM_ff_190>.
    Found 1-bit register for signal <RAM_ff_191>.
    Found 1-bit register for signal <RAM_ff_192>.
    Found 1-bit register for signal <RAM_ff_193>.
    Found 1-bit register for signal <RAM_ff_194>.
    Found 1-bit register for signal <RAM_ff_195>.
    Found 1-bit register for signal <RAM_ff_196>.
    Found 1-bit register for signal <RAM_ff_197>.
    Found 1-bit register for signal <RAM_ff_198>.
    Found 1-bit register for signal <RAM_ff_199>.
    Found 1-bit register for signal <RAM_ff_200>.
    Found 1-bit register for signal <RAM_ff_201>.
    Found 1-bit register for signal <RAM_ff_202>.
    Found 1-bit register for signal <RAM_ff_203>.
    Found 1-bit register for signal <RAM_ff_204>.
    Found 1-bit register for signal <RAM_ff_205>.
    Found 1-bit register for signal <RAM_ff_206>.
    Found 1-bit register for signal <RAM_ff_207>.
    Found 1-bit register for signal <RAM_ff_208>.
    Found 1-bit register for signal <RAM_ff_209>.
    Found 1-bit register for signal <RAM_ff_210>.
    Found 1-bit register for signal <RAM_ff_211>.
    Found 1-bit register for signal <RAM_ff_212>.
    Found 1-bit register for signal <RAM_ff_213>.
    Found 1-bit register for signal <RAM_ff_214>.
    Found 1-bit register for signal <RAM_ff_215>.
    Found 1-bit register for signal <RAM_ff_216>.
    Found 1-bit register for signal <RAM_ff_217>.
    Found 1-bit register for signal <RAM_ff_218>.
    Found 1-bit register for signal <RAM_ff_219>.
    Found 1-bit register for signal <RAM_ff_220>.
    Found 1-bit register for signal <RAM_ff_221>.
    Found 1-bit register for signal <RAM_ff_222>.
    Found 1-bit register for signal <RAM_ff_223>.
    Found 1-bit register for signal <RAM_ff_224>.
    Found 1-bit register for signal <RAM_ff_225>.
    Found 1-bit register for signal <RAM_ff_226>.
    Found 1-bit register for signal <RAM_ff_227>.
    Found 1-bit register for signal <RAM_ff_228>.
    Found 1-bit register for signal <RAM_ff_229>.
    Found 1-bit register for signal <RAM_ff_230>.
    Found 1-bit register for signal <RAM_ff_231>.
    Found 1-bit register for signal <RAM_ff_232>.
    Found 1-bit register for signal <RAM_ff_233>.
    Found 1-bit register for signal <RAM_ff_234>.
    Found 1-bit register for signal <RAM_ff_235>.
    Found 1-bit register for signal <RAM_ff_236>.
    Found 1-bit register for signal <RAM_ff_237>.
    Found 1-bit register for signal <RAM_ff_238>.
    Found 1-bit register for signal <RAM_ff_239>.
    Found 1-bit register for signal <RAM_ff_240>.
    Found 1-bit register for signal <RAM_ff_241>.
    Found 1-bit register for signal <RAM_ff_242>.
    Found 1-bit register for signal <RAM_ff_243>.
    Found 1-bit register for signal <RAM_ff_244>.
    Found 1-bit register for signal <RAM_ff_245>.
    Found 1-bit register for signal <RAM_ff_246>.
    Found 1-bit register for signal <RAM_ff_247>.
    Found 1-bit register for signal <RAM_ff_248>.
    Found 1-bit register for signal <RAM_ff_249>.
    Found 1-bit register for signal <RAM_ff_250>.
    Found 1-bit register for signal <RAM_ff_251>.
    Found 1-bit register for signal <RAM_ff_252>.
    Found 1-bit register for signal <RAM_ff_253>.
    Found 1-bit register for signal <RAM_ff_254>.
    Found 1-bit register for signal <RAM_ff_255>.
    Found 1-bit register for signal <RAM_ff_256>.
    Found 1-bit register for signal <RAM_ff_257>.
    Found 1-bit register for signal <RAM_ff_258>.
    Found 1-bit register for signal <RAM_ff_259>.
    Found 1-bit register for signal <RAM_ff_260>.
    Found 1-bit register for signal <RAM_ff_261>.
    Found 1-bit register for signal <RAM_ff_262>.
    Found 1-bit register for signal <RAM_ff_263>.
    Found 1-bit register for signal <RAM_ff_264>.
    Found 1-bit register for signal <RAM_ff_265>.
    Found 1-bit register for signal <RAM_ff_266>.
    Found 1-bit register for signal <RAM_ff_267>.
    Found 1-bit register for signal <RAM_ff_268>.
    Found 1-bit register for signal <RAM_ff_269>.
    Found 1-bit register for signal <RAM_ff_270>.
    Found 1-bit register for signal <RAM_ff_271>.
    Found 1-bit register for signal <RAM_ff_272>.
    Found 1-bit register for signal <RAM_ff_273>.
    Found 1-bit register for signal <RAM_ff_274>.
    Found 1-bit register for signal <RAM_ff_275>.
    Found 1-bit register for signal <RAM_ff_276>.
    Found 1-bit register for signal <RAM_ff_277>.
    Found 1-bit register for signal <RAM_ff_278>.
    Found 1-bit register for signal <RAM_ff_279>.
    Found 1-bit register for signal <RAM_ff_280>.
    Found 1-bit register for signal <RAM_ff_281>.
    Found 1-bit register for signal <RAM_ff_282>.
    Found 1-bit register for signal <RAM_ff_283>.
    Found 1-bit register for signal <RAM_ff_284>.
    Found 1-bit register for signal <RAM_ff_285>.
    Found 1-bit register for signal <RAM_ff_286>.
    Found 1-bit register for signal <RAM_ff_287>.
    Found 1-bit register for signal <RAM_ff_288>.
    Found 1-bit register for signal <RAM_ff_289>.
    Found 1-bit register for signal <RAM_ff_290>.
    Found 1-bit register for signal <RAM_ff_291>.
    Found 1-bit register for signal <RAM_ff_292>.
    Found 1-bit register for signal <RAM_ff_293>.
    Found 1-bit register for signal <RAM_ff_294>.
    Found 1-bit register for signal <RAM_ff_295>.
    Found 1-bit register for signal <RAM_ff_296>.
    Found 1-bit register for signal <RAM_ff_297>.
    Found 1-bit register for signal <RAM_ff_298>.
    Found 1-bit register for signal <RAM_ff_299>.
    Found 1-bit register for signal <RAM_ff_300>.
    Found 1-bit register for signal <RAM_ff_301>.
    Found 1-bit register for signal <RAM_ff_302>.
    Found 1-bit register for signal <RAM_ff_303>.
    Found 1-bit register for signal <RAM_ff_304>.
    Found 1-bit register for signal <RAM_ff_305>.
    Found 1-bit register for signal <RAM_ff_306>.
    Found 1-bit register for signal <RAM_ff_307>.
    Found 1-bit register for signal <RAM_ff_308>.
    Found 1-bit register for signal <RAM_ff_309>.
    Found 1-bit register for signal <RAM_ff_310>.
    Found 1-bit register for signal <RAM_ff_311>.
    Found 1-bit register for signal <RAM_ff_312>.
    Found 1-bit register for signal <RAM_ff_313>.
    Found 1-bit register for signal <RAM_ff_314>.
    Found 1-bit register for signal <RAM_ff_315>.
    Found 1-bit register for signal <RAM_ff_316>.
    Found 1-bit register for signal <RAM_ff_317>.
    Found 1-bit register for signal <RAM_ff_318>.
    Found 1-bit register for signal <RAM_ff_319>.
    Found 1-bit register for signal <RAM_ff_320>.
    Found 1-bit register for signal <RAM_ff_321>.
    Found 1-bit register for signal <RAM_ff_322>.
    Found 1-bit register for signal <RAM_ff_323>.
    Found 1-bit register for signal <RAM_ff_324>.
    Found 1-bit register for signal <RAM_ff_325>.
    Found 1-bit register for signal <RAM_ff_326>.
    Found 1-bit register for signal <RAM_ff_327>.
    Found 1-bit register for signal <RAM_ff_328>.
    Found 1-bit register for signal <RAM_ff_329>.
    Found 1-bit register for signal <RAM_ff_330>.
    Found 1-bit register for signal <RAM_ff_331>.
    Found 1-bit register for signal <RAM_ff_332>.
    Found 1-bit register for signal <RAM_ff_333>.
    Found 1-bit register for signal <RAM_ff_334>.
    Found 1-bit register for signal <RAM_ff_335>.
    Found 1-bit register for signal <RAM_ff_336>.
    Found 1-bit register for signal <RAM_ff_337>.
    Found 1-bit register for signal <RAM_ff_338>.
    Found 1-bit register for signal <RAM_ff_339>.
    Found 1-bit register for signal <RAM_ff_340>.
    Found 1-bit register for signal <RAM_ff_341>.
    Found 1-bit register for signal <RAM_ff_342>.
    Found 1-bit register for signal <RAM_ff_343>.
    Found 1-bit register for signal <RAM_ff_344>.
    Found 1-bit register for signal <RAM_ff_345>.
    Found 1-bit register for signal <RAM_ff_346>.
    Found 1-bit register for signal <RAM_ff_347>.
    Found 1-bit register for signal <RAM_ff_348>.
    Found 1-bit register for signal <RAM_ff_349>.
    Found 1-bit register for signal <RAM_ff_350>.
    Found 1-bit register for signal <RAM_ff_351>.
    Found 1-bit register for signal <RAM_ff_352>.
    Found 1-bit register for signal <RAM_ff_353>.
    Found 1-bit register for signal <RAM_ff_354>.
    Found 1-bit register for signal <RAM_ff_355>.
    Found 1-bit register for signal <RAM_ff_356>.
    Found 1-bit register for signal <RAM_ff_357>.
    Found 1-bit register for signal <RAM_ff_358>.
    Found 1-bit register for signal <RAM_ff_359>.
    Found 1-bit register for signal <RAM_ff_360>.
    Found 1-bit register for signal <RAM_ff_361>.
    Found 1-bit register for signal <RAM_ff_362>.
    Found 1-bit register for signal <RAM_ff_363>.
    Found 1-bit register for signal <RAM_ff_364>.
    Found 1-bit register for signal <RAM_ff_365>.
    Found 1-bit register for signal <RAM_ff_366>.
    Found 1-bit register for signal <RAM_ff_367>.
    Found 1-bit register for signal <RAM_ff_368>.
    Found 1-bit register for signal <RAM_ff_369>.
    Found 1-bit register for signal <RAM_ff_370>.
    Found 1-bit register for signal <RAM_ff_371>.
    Found 1-bit register for signal <RAM_ff_372>.
    Found 1-bit register for signal <RAM_ff_373>.
    Found 1-bit register for signal <RAM_ff_374>.
    Found 1-bit register for signal <RAM_ff_375>.
    Found 1-bit register for signal <RAM_ff_376>.
    Found 1-bit register for signal <RAM_ff_377>.
    Found 1-bit register for signal <RAM_ff_378>.
    Found 1-bit register for signal <RAM_ff_379>.
    Found 1-bit register for signal <RAM_ff_380>.
    Found 1-bit register for signal <RAM_ff_381>.
    Found 1-bit register for signal <RAM_ff_382>.
    Found 1-bit register for signal <RAM_ff_383>.
    Found 1-bit register for signal <RAM_ff_384>.
    Found 1-bit register for signal <RAM_ff_385>.
    Found 1-bit register for signal <RAM_ff_386>.
    Found 1-bit register for signal <RAM_ff_387>.
    Found 1-bit register for signal <RAM_ff_388>.
    Found 1-bit register for signal <RAM_ff_389>.
    Found 1-bit register for signal <RAM_ff_390>.
    Found 1-bit register for signal <RAM_ff_391>.
    Found 1-bit register for signal <RAM_ff_392>.
    Found 1-bit register for signal <RAM_ff_393>.
    Found 1-bit register for signal <RAM_ff_394>.
    Found 1-bit register for signal <RAM_ff_395>.
    Found 1-bit register for signal <RAM_ff_396>.
    Found 1-bit register for signal <RAM_ff_397>.
    Found 1-bit register for signal <RAM_ff_398>.
    Found 1-bit register for signal <RAM_ff_399>.
    Found 1-bit register for signal <RAM_ff_400>.
    Found 1-bit register for signal <RAM_ff_401>.
    Found 1-bit register for signal <RAM_ff_402>.
    Found 1-bit register for signal <RAM_ff_403>.
    Found 1-bit register for signal <RAM_ff_404>.
    Found 1-bit register for signal <RAM_ff_405>.
    Found 1-bit register for signal <RAM_ff_406>.
    Found 1-bit register for signal <RAM_ff_407>.
    Found 1-bit register for signal <RAM_ff_408>.
    Found 1-bit register for signal <RAM_ff_409>.
    Found 1-bit register for signal <RAM_ff_410>.
    Found 1-bit register for signal <RAM_ff_411>.
    Found 1-bit register for signal <RAM_ff_412>.
    Found 1-bit register for signal <RAM_ff_413>.
    Found 1-bit register for signal <RAM_ff_414>.
    Found 1-bit register for signal <RAM_ff_415>.
    Found 1-bit register for signal <RAM_ff_416>.
    Found 1-bit register for signal <RAM_ff_417>.
    Found 1-bit register for signal <RAM_ff_418>.
    Found 1-bit register for signal <RAM_ff_419>.
    Found 1-bit register for signal <RAM_ff_420>.
    Found 1-bit register for signal <RAM_ff_421>.
    Found 1-bit register for signal <RAM_ff_422>.
    Found 1-bit register for signal <RAM_ff_423>.
    Found 1-bit register for signal <RAM_ff_424>.
    Found 1-bit register for signal <RAM_ff_425>.
    Found 1-bit register for signal <RAM_ff_426>.
    Found 1-bit register for signal <RAM_ff_427>.
    Found 1-bit register for signal <RAM_ff_428>.
    Found 1-bit register for signal <RAM_ff_429>.
    Found 1-bit register for signal <RAM_ff_430>.
    Found 1-bit register for signal <RAM_ff_431>.
    Found 1-bit register for signal <RAM_ff_432>.
    Found 1-bit register for signal <RAM_ff_433>.
    Found 1-bit register for signal <RAM_ff_434>.
    Found 1-bit register for signal <RAM_ff_435>.
    Found 1-bit register for signal <RAM_ff_436>.
    Found 1-bit register for signal <RAM_ff_437>.
    Found 1-bit register for signal <RAM_ff_438>.
    Found 1-bit register for signal <RAM_ff_439>.
    Found 1-bit register for signal <RAM_ff_440>.
    Found 1-bit register for signal <RAM_ff_441>.
    Found 1-bit register for signal <RAM_ff_442>.
    Found 1-bit register for signal <RAM_ff_443>.
    Found 1-bit register for signal <RAM_ff_444>.
    Found 1-bit register for signal <RAM_ff_445>.
    Found 1-bit register for signal <RAM_ff_446>.
    Found 1-bit register for signal <RAM_ff_447>.
    Found 1-bit register for signal <RAM_ff_448>.
    Found 1-bit register for signal <RAM_ff_449>.
    Found 1-bit register for signal <RAM_ff_450>.
    Found 1-bit register for signal <RAM_ff_451>.
    Found 1-bit register for signal <RAM_ff_452>.
    Found 1-bit register for signal <RAM_ff_453>.
    Found 1-bit register for signal <RAM_ff_454>.
    Found 1-bit register for signal <RAM_ff_455>.
    Found 1-bit register for signal <RAM_ff_456>.
    Found 1-bit register for signal <RAM_ff_457>.
    Found 1-bit register for signal <RAM_ff_458>.
    Found 1-bit register for signal <RAM_ff_459>.
    Found 1-bit register for signal <RAM_ff_460>.
    Found 1-bit register for signal <RAM_ff_461>.
    Found 1-bit register for signal <RAM_ff_462>.
    Found 1-bit register for signal <RAM_ff_463>.
    Found 1-bit register for signal <RAM_ff_464>.
    Found 1-bit register for signal <RAM_ff_465>.
    Found 1-bit register for signal <RAM_ff_466>.
    Found 1-bit register for signal <RAM_ff_467>.
    Found 1-bit register for signal <RAM_ff_468>.
    Found 1-bit register for signal <RAM_ff_469>.
    Found 1-bit register for signal <RAM_ff_470>.
    Found 1-bit register for signal <RAM_ff_471>.
    Found 1-bit register for signal <RAM_ff_472>.
    Found 1-bit register for signal <RAM_ff_473>.
    Found 1-bit register for signal <RAM_ff_474>.
    Found 1-bit register for signal <RAM_ff_475>.
    Found 1-bit register for signal <RAM_ff_476>.
    Found 1-bit register for signal <RAM_ff_477>.
    Found 1-bit register for signal <RAM_ff_478>.
    Found 1-bit register for signal <RAM_ff_479>.
    Found 1-bit register for signal <RAM_ff_480>.
    Found 1-bit register for signal <RAM_ff_481>.
    Found 1-bit register for signal <RAM_ff_482>.
    Found 1-bit register for signal <RAM_ff_483>.
    Found 1-bit register for signal <RAM_ff_484>.
    Found 1-bit register for signal <RAM_ff_485>.
    Found 1-bit register for signal <RAM_ff_486>.
    Found 1-bit register for signal <RAM_ff_487>.
    Found 1-bit register for signal <RAM_ff_488>.
    Found 1-bit register for signal <RAM_ff_489>.
    Found 1-bit register for signal <RAM_ff_490>.
    Found 1-bit register for signal <RAM_ff_491>.
    Found 1-bit register for signal <RAM_ff_492>.
    Found 1-bit register for signal <RAM_ff_493>.
    Found 1-bit register for signal <RAM_ff_494>.
    Found 1-bit register for signal <RAM_ff_495>.
    Found 1-bit register for signal <RAM_ff_496>.
    Found 1-bit register for signal <RAM_ff_497>.
    Found 1-bit register for signal <RAM_ff_498>.
    Found 1-bit register for signal <RAM_ff_499>.
    Found 1-bit register for signal <RAM_ff_500>.
    Found 1-bit register for signal <RAM_ff_501>.
    Found 1-bit register for signal <RAM_ff_502>.
    Found 1-bit register for signal <RAM_ff_503>.
    Found 1-bit register for signal <RAM_ff_504>.
    Found 1-bit register for signal <RAM_ff_505>.
    Found 1-bit register for signal <RAM_ff_506>.
    Found 1-bit register for signal <RAM_ff_507>.
    Found 1-bit register for signal <RAM_ff_508>.
    Found 1-bit register for signal <RAM_ff_509>.
    Found 1-bit register for signal <RAM_ff_510>.
    Found 1-bit register for signal <RAM_ff_511>.
    Found 1-bit register for signal <RAM_ff_512>.
    Found 1-bit register for signal <RAM_ff_513>.
    Found 1-bit register for signal <RAM_ff_514>.
    Found 1-bit register for signal <RAM_ff_515>.
    Found 1-bit register for signal <RAM_ff_516>.
    Found 1-bit register for signal <RAM_ff_517>.
    Found 1-bit register for signal <RAM_ff_518>.
    Found 1-bit register for signal <RAM_ff_519>.
    Found 1-bit register for signal <RAM_ff_520>.
    Found 1-bit register for signal <RAM_ff_521>.
    Found 1-bit register for signal <RAM_ff_522>.
    Found 1-bit register for signal <RAM_ff_523>.
    Found 1-bit register for signal <RAM_ff_524>.
    Found 1-bit register for signal <RAM_ff_525>.
    Found 1-bit register for signal <RAM_ff_526>.
    Found 1-bit register for signal <RAM_ff_527>.
    Found 1-bit register for signal <RAM_ff_528>.
    Found 1-bit register for signal <RAM_ff_529>.
    Found 1-bit register for signal <RAM_ff_530>.
    Found 1-bit register for signal <RAM_ff_531>.
    Found 1-bit register for signal <RAM_ff_532>.
    Found 1-bit register for signal <RAM_ff_533>.
    Found 1-bit register for signal <RAM_ff_534>.
    Found 1-bit register for signal <RAM_ff_535>.
    Found 1-bit register for signal <RAM_ff_536>.
    Found 1-bit register for signal <RAM_ff_537>.
    Found 1-bit register for signal <RAM_ff_538>.
    Found 1-bit register for signal <RAM_ff_539>.
    Found 1-bit register for signal <RAM_ff_540>.
    Found 1-bit register for signal <RAM_ff_541>.
    Found 1-bit register for signal <RAM_ff_542>.
    Found 1-bit register for signal <RAM_ff_543>.
    Found 1-bit register for signal <RAM_ff_544>.
    Found 1-bit register for signal <RAM_ff_545>.
    Found 1-bit register for signal <RAM_ff_546>.
    Found 1-bit register for signal <RAM_ff_547>.
    Found 1-bit register for signal <RAM_ff_548>.
    Found 1-bit register for signal <RAM_ff_549>.
    Found 1-bit register for signal <RAM_ff_550>.
    Found 1-bit register for signal <RAM_ff_551>.
    Found 1-bit register for signal <RAM_ff_552>.
    Found 1-bit register for signal <RAM_ff_553>.
    Found 1-bit register for signal <RAM_ff_554>.
    Found 1-bit register for signal <RAM_ff_555>.
    Found 1-bit register for signal <RAM_ff_556>.
    Found 1-bit register for signal <RAM_ff_557>.
    Found 1-bit register for signal <RAM_ff_558>.
    Found 1-bit register for signal <RAM_ff_559>.
    Found 1-bit register for signal <RAM_ff_560>.
    Found 1-bit register for signal <RAM_ff_561>.
    Found 1-bit register for signal <RAM_ff_562>.
    Found 1-bit register for signal <RAM_ff_563>.
    Found 1-bit register for signal <RAM_ff_564>.
    Found 1-bit register for signal <RAM_ff_565>.
    Found 1-bit register for signal <RAM_ff_566>.
    Found 1-bit register for signal <RAM_ff_567>.
    Found 1-bit register for signal <RAM_ff_568>.
    Found 1-bit register for signal <RAM_ff_569>.
    Found 1-bit register for signal <RAM_ff_570>.
    Found 1-bit register for signal <RAM_ff_571>.
    Found 1-bit register for signal <RAM_ff_572>.
    Found 1-bit register for signal <RAM_ff_573>.
    Found 1-bit register for signal <RAM_ff_574>.
    Found 1-bit register for signal <RAM_ff_575>.
    Found 1-bit register for signal <RAM_ff_576>.
    Found 1-bit register for signal <RAM_ff_577>.
    Found 1-bit register for signal <RAM_ff_578>.
    Found 1-bit register for signal <RAM_ff_579>.
    Found 1-bit register for signal <RAM_ff_580>.
    Found 1-bit register for signal <RAM_ff_581>.
    Found 1-bit register for signal <RAM_ff_582>.
    Found 1-bit register for signal <RAM_ff_583>.
    Found 1-bit register for signal <RAM_ff_584>.
    Found 1-bit register for signal <RAM_ff_585>.
    Found 1-bit register for signal <RAM_ff_586>.
    Found 1-bit register for signal <RAM_ff_587>.
    Found 1-bit register for signal <RAM_ff_588>.
    Found 1-bit register for signal <RAM_ff_589>.
    Found 1-bit register for signal <RAM_ff_590>.
    Found 1-bit register for signal <RAM_ff_591>.
    Found 1-bit register for signal <RAM_ff_592>.
    Found 1-bit register for signal <RAM_ff_593>.
    Found 1-bit register for signal <RAM_ff_594>.
    Found 1-bit register for signal <RAM_ff_595>.
    Found 1-bit register for signal <RAM_ff_596>.
    Found 1-bit register for signal <RAM_ff_597>.
    Found 1-bit register for signal <RAM_ff_598>.
    Found 1-bit register for signal <RAM_ff_599>.
    Found 1-bit register for signal <RAM_ff_600>.
    Found 1-bit register for signal <RAM_ff_601>.
    Found 1-bit register for signal <RAM_ff_602>.
    Found 1-bit register for signal <RAM_ff_603>.
    Found 1-bit register for signal <RAM_ff_604>.
    Found 1-bit register for signal <RAM_ff_605>.
    Found 1-bit register for signal <RAM_ff_606>.
    Found 1-bit register for signal <RAM_ff_607>.
    Found 1-bit register for signal <RAM_ff_608>.
    Found 1-bit register for signal <RAM_ff_609>.
    Found 1-bit register for signal <RAM_ff_610>.
    Found 1-bit register for signal <RAM_ff_611>.
    Found 1-bit register for signal <RAM_ff_612>.
    Found 1-bit register for signal <RAM_ff_613>.
    Found 1-bit register for signal <RAM_ff_614>.
    Found 1-bit register for signal <RAM_ff_615>.
    Found 1-bit register for signal <RAM_ff_616>.
    Found 1-bit register for signal <RAM_ff_617>.
    Found 1-bit register for signal <RAM_ff_618>.
    Found 1-bit register for signal <RAM_ff_619>.
    Found 1-bit register for signal <RAM_ff_620>.
    Found 1-bit register for signal <RAM_ff_621>.
    Found 1-bit register for signal <RAM_ff_622>.
    Found 1-bit register for signal <RAM_ff_623>.
    Found 1-bit register for signal <RAM_ff_624>.
    Found 1-bit register for signal <RAM_ff_625>.
    Found 1-bit register for signal <RAM_ff_626>.
    Found 1-bit register for signal <RAM_ff_627>.
    Found 1-bit register for signal <RAM_ff_628>.
    Found 1-bit register for signal <RAM_ff_629>.
    Found 1-bit register for signal <RAM_ff_630>.
    Found 1-bit register for signal <RAM_ff_631>.
    Found 1-bit register for signal <RAM_ff_632>.
    Found 1-bit register for signal <RAM_ff_633>.
    Found 1-bit register for signal <RAM_ff_634>.
    Found 1-bit register for signal <RAM_ff_635>.
    Found 1-bit register for signal <RAM_ff_636>.
    Found 1-bit register for signal <RAM_ff_637>.
    Found 1-bit register for signal <RAM_ff_638>.
    Found 1-bit register for signal <RAM_ff_639>.
    Found 1-bit register for signal <RAM_ff_640>.
    Found 1-bit register for signal <RAM_ff_641>.
    Found 1-bit register for signal <RAM_ff_642>.
    Found 1-bit register for signal <RAM_ff_643>.
    Found 1-bit register for signal <RAM_ff_644>.
    Found 1-bit register for signal <RAM_ff_645>.
    Found 1-bit register for signal <RAM_ff_646>.
    Found 1-bit register for signal <RAM_ff_647>.
    Found 1-bit register for signal <RAM_ff_648>.
    Found 1-bit register for signal <RAM_ff_649>.
    Found 1-bit register for signal <RAM_ff_650>.
    Found 1-bit register for signal <RAM_ff_651>.
    Found 1-bit register for signal <RAM_ff_652>.
    Found 1-bit register for signal <RAM_ff_653>.
    Found 1-bit register for signal <RAM_ff_654>.
    Found 1-bit register for signal <RAM_ff_655>.
    Found 1-bit register for signal <RAM_ff_656>.
    Found 1-bit register for signal <RAM_ff_657>.
    Found 1-bit register for signal <RAM_ff_658>.
    Found 1-bit register for signal <RAM_ff_659>.
    Found 1-bit register for signal <RAM_ff_660>.
    Found 1-bit register for signal <RAM_ff_661>.
    Found 1-bit register for signal <RAM_ff_662>.
    Found 1-bit register for signal <RAM_ff_663>.
    Found 1-bit register for signal <RAM_ff_664>.
    Found 1-bit register for signal <RAM_ff_665>.
    Found 1-bit register for signal <RAM_ff_666>.
    Found 1-bit register for signal <RAM_ff_667>.
    Found 1-bit register for signal <RAM_ff_668>.
    Found 1-bit register for signal <RAM_ff_669>.
    Found 1-bit register for signal <RAM_ff_670>.
    Found 1-bit register for signal <RAM_ff_671>.
    Found 1-bit register for signal <RAM_ff_672>.
    Found 1-bit register for signal <RAM_ff_673>.
    Found 1-bit register for signal <RAM_ff_674>.
    Found 1-bit register for signal <RAM_ff_675>.
    Found 1-bit register for signal <RAM_ff_676>.
    Found 1-bit register for signal <RAM_ff_677>.
    Found 1-bit register for signal <RAM_ff_678>.
    Found 1-bit register for signal <RAM_ff_679>.
    Found 1-bit register for signal <RAM_ff_680>.
    Found 1-bit register for signal <RAM_ff_681>.
    Found 1-bit register for signal <RAM_ff_682>.
    Found 1-bit register for signal <RAM_ff_683>.
    Found 1-bit register for signal <RAM_ff_684>.
    Found 1-bit register for signal <RAM_ff_685>.
    Found 1-bit register for signal <RAM_ff_686>.
    Found 1-bit register for signal <RAM_ff_687>.
    Found 1-bit register for signal <RAM_ff_688>.
    Found 1-bit register for signal <RAM_ff_689>.
    Found 1-bit register for signal <RAM_ff_690>.
    Found 1-bit register for signal <RAM_ff_691>.
    Found 1-bit register for signal <RAM_ff_692>.
    Found 1-bit register for signal <RAM_ff_693>.
    Found 1-bit register for signal <RAM_ff_694>.
    Found 1-bit register for signal <RAM_ff_695>.
    Found 1-bit register for signal <RAM_ff_696>.
    Found 1-bit register for signal <RAM_ff_697>.
    Found 1-bit register for signal <RAM_ff_698>.
    Found 1-bit register for signal <RAM_ff_699>.
    Found 1-bit register for signal <RAM_ff_700>.
    Found 1-bit register for signal <RAM_ff_701>.
    Found 1-bit register for signal <RAM_ff_702>.
    Found 1-bit register for signal <RAM_ff_703>.
    Found 1-bit register for signal <RAM_ff_704>.
    Found 1-bit register for signal <RAM_ff_705>.
    Found 1-bit register for signal <RAM_ff_706>.
    Found 1-bit register for signal <RAM_ff_707>.
    Found 1-bit register for signal <RAM_ff_708>.
    Found 1-bit register for signal <RAM_ff_709>.
    Found 1-bit register for signal <RAM_ff_710>.
    Found 1-bit register for signal <RAM_ff_711>.
    Found 1-bit register for signal <RAM_ff_712>.
    Found 1-bit register for signal <RAM_ff_713>.
    Found 1-bit register for signal <RAM_ff_714>.
    Found 1-bit register for signal <RAM_ff_715>.
    Found 1-bit register for signal <RAM_ff_716>.
    Found 1-bit register for signal <RAM_ff_717>.
    Found 1-bit register for signal <RAM_ff_718>.
    Found 1-bit register for signal <RAM_ff_719>.
    Found 1-bit register for signal <RAM_ff_720>.
    Found 1-bit register for signal <RAM_ff_721>.
    Found 1-bit register for signal <RAM_ff_722>.
    Found 1-bit register for signal <RAM_ff_723>.
    Found 1-bit register for signal <RAM_ff_724>.
    Found 1-bit register for signal <RAM_ff_725>.
    Found 1-bit register for signal <RAM_ff_726>.
    Found 1-bit register for signal <RAM_ff_727>.
    Found 1-bit register for signal <RAM_ff_728>.
    Found 1-bit register for signal <RAM_ff_729>.
    Found 1-bit register for signal <RAM_ff_730>.
    Found 1-bit register for signal <RAM_ff_731>.
    Found 1-bit register for signal <RAM_ff_732>.
    Found 1-bit register for signal <RAM_ff_733>.
    Found 1-bit register for signal <RAM_ff_734>.
    Found 1-bit register for signal <RAM_ff_735>.
    Found 1-bit register for signal <RAM_ff_736>.
    Found 1-bit register for signal <RAM_ff_737>.
    Found 1-bit register for signal <RAM_ff_738>.
    Found 1-bit register for signal <RAM_ff_739>.
    Found 1-bit register for signal <RAM_ff_740>.
    Found 1-bit register for signal <RAM_ff_741>.
    Found 1-bit register for signal <RAM_ff_742>.
    Found 1-bit register for signal <RAM_ff_743>.
    Found 1-bit register for signal <RAM_ff_744>.
    Found 1-bit register for signal <RAM_ff_745>.
    Found 1-bit register for signal <RAM_ff_746>.
    Found 1-bit register for signal <RAM_ff_747>.
    Found 1-bit register for signal <RAM_ff_748>.
    Found 1-bit register for signal <RAM_ff_749>.
    Found 1-bit register for signal <RAM_ff_750>.
    Found 1-bit register for signal <RAM_ff_751>.
    Found 1-bit register for signal <RAM_ff_752>.
    Found 1-bit register for signal <RAM_ff_753>.
    Found 1-bit register for signal <RAM_ff_754>.
    Found 1-bit register for signal <RAM_ff_755>.
    Found 1-bit register for signal <RAM_ff_756>.
    Found 1-bit register for signal <RAM_ff_757>.
    Found 1-bit register for signal <RAM_ff_758>.
    Found 1-bit register for signal <RAM_ff_759>.
    Found 1-bit register for signal <RAM_ff_760>.
    Found 1-bit register for signal <RAM_ff_761>.
    Found 1-bit register for signal <RAM_ff_762>.
    Found 1-bit register for signal <RAM_ff_763>.
    Found 1-bit register for signal <RAM_ff_764>.
    Found 1-bit register for signal <RAM_ff_765>.
    Found 1-bit register for signal <RAM_ff_766>.
    Found 1-bit register for signal <RAM_ff_767>.
    Found 1-bit register for signal <RAM_ff_768>.
    Found 1-bit register for signal <RAM_ff_769>.
    Found 1-bit register for signal <RAM_ff_770>.
    Found 1-bit register for signal <RAM_ff_771>.
    Found 1-bit register for signal <RAM_ff_772>.
    Found 1-bit register for signal <RAM_ff_773>.
    Found 1-bit register for signal <RAM_ff_774>.
    Found 1-bit register for signal <RAM_ff_775>.
    Found 1-bit register for signal <RAM_ff_776>.
    Found 1-bit register for signal <RAM_ff_777>.
    Found 1-bit register for signal <RAM_ff_778>.
    Found 1-bit register for signal <RAM_ff_779>.
    Found 1-bit register for signal <RAM_ff_780>.
    Found 1-bit register for signal <RAM_ff_781>.
    Found 1-bit register for signal <RAM_ff_782>.
    Found 1-bit register for signal <RAM_ff_783>.
    Found 1-bit register for signal <RAM_ff_784>.
    Found 1-bit register for signal <RAM_ff_785>.
    Found 1-bit register for signal <RAM_ff_786>.
    Found 1-bit register for signal <RAM_ff_787>.
    Found 1-bit register for signal <RAM_ff_788>.
    Found 1-bit register for signal <RAM_ff_789>.
    Found 1-bit register for signal <RAM_ff_790>.
    Found 1-bit register for signal <RAM_ff_791>.
    Found 1-bit register for signal <RAM_ff_792>.
    Found 1-bit register for signal <RAM_ff_793>.
    Found 1-bit register for signal <RAM_ff_794>.
    Found 1-bit register for signal <RAM_ff_795>.
    Found 1-bit register for signal <RAM_ff_796>.
    Found 1-bit register for signal <RAM_ff_797>.
    Found 1-bit register for signal <RAM_ff_798>.
    Found 1-bit register for signal <RAM_ff_799>.
    Found 1-bit register for signal <RAM_ff_800>.
    Found 1-bit register for signal <RAM_ff_801>.
    Found 1-bit register for signal <RAM_ff_802>.
    Found 1-bit register for signal <RAM_ff_803>.
    Found 1-bit register for signal <RAM_ff_804>.
    Found 1-bit register for signal <RAM_ff_805>.
    Found 1-bit register for signal <RAM_ff_806>.
    Found 1-bit register for signal <RAM_ff_807>.
    Found 1-bit register for signal <RAM_ff_808>.
    Found 1-bit register for signal <RAM_ff_809>.
    Found 1-bit register for signal <RAM_ff_810>.
    Found 1-bit register for signal <RAM_ff_811>.
    Found 1-bit register for signal <RAM_ff_812>.
    Found 1-bit register for signal <RAM_ff_813>.
    Found 1-bit register for signal <RAM_ff_814>.
    Found 1-bit register for signal <RAM_ff_815>.
    Found 1-bit register for signal <RAM_ff_816>.
    Found 1-bit register for signal <RAM_ff_817>.
    Found 1-bit register for signal <RAM_ff_818>.
    Found 1-bit register for signal <RAM_ff_819>.
    Found 1-bit register for signal <RAM_ff_820>.
    Found 1-bit register for signal <RAM_ff_821>.
    Found 1-bit register for signal <RAM_ff_822>.
    Found 1-bit register for signal <RAM_ff_823>.
    Found 1-bit register for signal <RAM_ff_824>.
    Found 1-bit register for signal <RAM_ff_825>.
    Found 1-bit register for signal <RAM_ff_826>.
    Found 1-bit register for signal <RAM_ff_827>.
    Found 1-bit register for signal <RAM_ff_828>.
    Found 1-bit register for signal <RAM_ff_829>.
    Found 1-bit register for signal <RAM_ff_830>.
    Found 1-bit register for signal <RAM_ff_831>.
    Found 1-bit register for signal <RAM_ff_832>.
    Found 1-bit register for signal <RAM_ff_833>.
    Found 1-bit register for signal <RAM_ff_834>.
    Found 1-bit register for signal <RAM_ff_835>.
    Found 1-bit register for signal <RAM_ff_836>.
    Found 1-bit register for signal <RAM_ff_837>.
    Found 1-bit register for signal <RAM_ff_838>.
    Found 1-bit register for signal <RAM_ff_839>.
    Found 1-bit register for signal <RAM_ff_840>.
    Found 1-bit register for signal <RAM_ff_841>.
    Found 1-bit register for signal <RAM_ff_842>.
    Found 1-bit register for signal <RAM_ff_843>.
    Found 1-bit register for signal <RAM_ff_844>.
    Found 1-bit register for signal <RAM_ff_845>.
    Found 1-bit register for signal <RAM_ff_846>.
    Found 1-bit register for signal <RAM_ff_847>.
    Found 1-bit register for signal <RAM_ff_848>.
    Found 1-bit register for signal <RAM_ff_849>.
    Found 1-bit register for signal <RAM_ff_850>.
    Found 1-bit register for signal <RAM_ff_851>.
    Found 1-bit register for signal <RAM_ff_852>.
    Found 1-bit register for signal <RAM_ff_853>.
    Found 1-bit register for signal <RAM_ff_854>.
    Found 1-bit register for signal <RAM_ff_855>.
    Found 1-bit register for signal <RAM_ff_856>.
    Found 1-bit register for signal <RAM_ff_857>.
    Found 1-bit register for signal <RAM_ff_858>.
    Found 1-bit register for signal <RAM_ff_859>.
    Found 1-bit register for signal <RAM_ff_860>.
    Found 1-bit register for signal <RAM_ff_861>.
    Found 1-bit register for signal <RAM_ff_862>.
    Found 1-bit register for signal <RAM_ff_863>.
    Found 1-bit register for signal <RAM_ff_864>.
    Found 1-bit register for signal <RAM_ff_865>.
    Found 1-bit register for signal <RAM_ff_866>.
    Found 1-bit register for signal <RAM_ff_867>.
    Found 1-bit register for signal <RAM_ff_868>.
    Found 1-bit register for signal <RAM_ff_869>.
    Found 1-bit register for signal <RAM_ff_870>.
    Found 1-bit register for signal <RAM_ff_871>.
    Found 1-bit register for signal <RAM_ff_872>.
    Found 1-bit register for signal <RAM_ff_873>.
    Found 1-bit register for signal <RAM_ff_874>.
    Found 1-bit register for signal <RAM_ff_875>.
    Found 1-bit register for signal <RAM_ff_876>.
    Found 1-bit register for signal <RAM_ff_877>.
    Found 1-bit register for signal <RAM_ff_878>.
    Found 1-bit register for signal <RAM_ff_879>.
    Found 1-bit register for signal <RAM_ff_880>.
    Found 1-bit register for signal <RAM_ff_881>.
    Found 1-bit register for signal <RAM_ff_882>.
    Found 1-bit register for signal <RAM_ff_883>.
    Found 1-bit register for signal <RAM_ff_884>.
    Found 1-bit register for signal <RAM_ff_885>.
    Found 1-bit register for signal <RAM_ff_886>.
    Found 1-bit register for signal <RAM_ff_887>.
    Found 1-bit register for signal <RAM_ff_888>.
    Found 1-bit register for signal <RAM_ff_889>.
    Found 1-bit register for signal <RAM_ff_890>.
    Found 1-bit register for signal <RAM_ff_891>.
    Found 1-bit register for signal <RAM_ff_892>.
    Found 1-bit register for signal <RAM_ff_893>.
    Found 1-bit register for signal <RAM_ff_894>.
    Found 1-bit register for signal <RAM_ff_895>.
    Found 1-bit register for signal <RAM_ff_896>.
    Found 1-bit register for signal <RAM_ff_897>.
    Found 1-bit register for signal <RAM_ff_898>.
    Found 1-bit register for signal <RAM_ff_899>.
    Found 1-bit register for signal <RAM_ff_900>.
    Found 1-bit register for signal <RAM_ff_901>.
    Found 1-bit register for signal <RAM_ff_902>.
    Found 1-bit register for signal <RAM_ff_903>.
    Found 1-bit register for signal <RAM_ff_904>.
    Found 1-bit register for signal <RAM_ff_905>.
    Found 1-bit register for signal <RAM_ff_906>.
    Found 1-bit register for signal <RAM_ff_907>.
    Found 1-bit register for signal <RAM_ff_908>.
    Found 1-bit register for signal <RAM_ff_909>.
    Found 1-bit register for signal <RAM_ff_910>.
    Found 1-bit register for signal <RAM_ff_911>.
    Found 1-bit register for signal <RAM_ff_912>.
    Found 1-bit register for signal <RAM_ff_913>.
    Found 1-bit register for signal <RAM_ff_914>.
    Found 1-bit register for signal <RAM_ff_915>.
    Found 1-bit register for signal <RAM_ff_916>.
    Found 1-bit register for signal <RAM_ff_917>.
    Found 1-bit register for signal <RAM_ff_918>.
    Found 1-bit register for signal <RAM_ff_919>.
    Found 1-bit register for signal <RAM_ff_920>.
    Found 1-bit register for signal <RAM_ff_921>.
    Found 1-bit register for signal <RAM_ff_922>.
    Found 1-bit register for signal <RAM_ff_923>.
    Found 1-bit register for signal <RAM_ff_924>.
    Found 1-bit register for signal <RAM_ff_925>.
    Found 1-bit register for signal <RAM_ff_926>.
    Found 1-bit register for signal <RAM_ff_927>.
    Found 1-bit register for signal <RAM_ff_928>.
    Found 1-bit register for signal <RAM_ff_929>.
    Found 1-bit register for signal <RAM_ff_930>.
    Found 1-bit register for signal <RAM_ff_931>.
    Found 1-bit register for signal <RAM_ff_932>.
    Found 1-bit register for signal <RAM_ff_933>.
    Found 1-bit register for signal <RAM_ff_934>.
    Found 1-bit register for signal <RAM_ff_935>.
    Found 1-bit register for signal <RAM_ff_936>.
    Found 1-bit register for signal <RAM_ff_937>.
    Found 1-bit register for signal <RAM_ff_938>.
    Found 1-bit register for signal <RAM_ff_939>.
    Found 1-bit register for signal <RAM_ff_940>.
    Found 1-bit register for signal <RAM_ff_941>.
    Found 1-bit register for signal <RAM_ff_942>.
    Found 1-bit register for signal <RAM_ff_943>.
    Found 1-bit register for signal <RAM_ff_944>.
    Found 1-bit register for signal <RAM_ff_945>.
    Found 1-bit register for signal <RAM_ff_946>.
    Found 1-bit register for signal <RAM_ff_947>.
    Found 1-bit register for signal <RAM_ff_948>.
    Found 1-bit register for signal <RAM_ff_949>.
    Found 1-bit register for signal <RAM_ff_950>.
    Found 1-bit register for signal <RAM_ff_951>.
    Found 1-bit register for signal <RAM_ff_952>.
    Found 1-bit register for signal <RAM_ff_953>.
    Found 1-bit register for signal <RAM_ff_954>.
    Found 1-bit register for signal <RAM_ff_955>.
    Found 1-bit register for signal <RAM_ff_956>.
    Found 1-bit register for signal <RAM_ff_957>.
    Found 1-bit register for signal <RAM_ff_958>.
    Found 1-bit register for signal <RAM_ff_959>.
    Found 1-bit register for signal <RAM_ff_960>.
    Found 1-bit register for signal <RAM_ff_961>.
    Found 1-bit register for signal <RAM_ff_962>.
    Found 1-bit register for signal <RAM_ff_963>.
    Found 1-bit register for signal <RAM_ff_964>.
    Found 1-bit register for signal <RAM_ff_965>.
    Found 1-bit register for signal <RAM_ff_966>.
    Found 1-bit register for signal <RAM_ff_967>.
    Found 1-bit register for signal <RAM_ff_968>.
    Found 1-bit register for signal <RAM_ff_969>.
    Found 1-bit register for signal <RAM_ff_970>.
    Found 1-bit register for signal <RAM_ff_971>.
    Found 1-bit register for signal <RAM_ff_972>.
    Found 1-bit register for signal <RAM_ff_973>.
    Found 1-bit register for signal <RAM_ff_974>.
    Found 1-bit register for signal <RAM_ff_975>.
    Found 1-bit register for signal <RAM_ff_976>.
    Found 1-bit register for signal <RAM_ff_977>.
    Found 1-bit register for signal <RAM_ff_978>.
    Found 1-bit register for signal <RAM_ff_979>.
    Found 1-bit register for signal <RAM_ff_980>.
    Found 1-bit register for signal <RAM_ff_981>.
    Found 1-bit register for signal <RAM_ff_982>.
    Found 1-bit register for signal <RAM_ff_983>.
    Found 1-bit register for signal <RAM_ff_984>.
    Found 1-bit register for signal <RAM_ff_985>.
    Found 1-bit register for signal <RAM_ff_986>.
    Found 1-bit register for signal <RAM_ff_987>.
    Found 1-bit register for signal <RAM_ff_988>.
    Found 1-bit register for signal <RAM_ff_989>.
    Found 1-bit register for signal <RAM_ff_990>.
    Found 1-bit register for signal <RAM_ff_991>.
    Found 1-bit register for signal <RAM_ff_992>.
    Found 1-bit register for signal <RAM_ff_993>.
    Found 1-bit register for signal <RAM_ff_994>.
    Found 1-bit register for signal <RAM_ff_995>.
    Found 1-bit register for signal <RAM_ff_996>.
    Found 1-bit register for signal <RAM_ff_997>.
    Found 1-bit register for signal <RAM_ff_998>.
    Found 1-bit register for signal <RAM_ff_999>.
    Found 1-bit register for signal <RAM_ff_1000>.
    Found 1-bit register for signal <RAM_ff_1001>.
    Found 1-bit register for signal <RAM_ff_1002>.
    Found 1-bit register for signal <RAM_ff_1003>.
    Found 1-bit register for signal <RAM_ff_1004>.
    Found 1-bit register for signal <RAM_ff_1005>.
    Found 1-bit register for signal <RAM_ff_1006>.
    Found 1-bit register for signal <RAM_ff_1007>.
    Found 1-bit register for signal <RAM_ff_1008>.
    Found 1-bit register for signal <RAM_ff_1009>.
    Found 1-bit register for signal <RAM_ff_1010>.
    Found 1-bit register for signal <RAM_ff_1011>.
    Found 1-bit register for signal <RAM_ff_1012>.
    Found 1-bit register for signal <RAM_ff_1013>.
    Found 1-bit register for signal <RAM_ff_1014>.
    Found 1-bit register for signal <RAM_ff_1015>.
    Found 1-bit register for signal <RAM_ff_1016>.
    Found 1-bit register for signal <RAM_ff_1017>.
    Found 1-bit register for signal <RAM_ff_1018>.
    Found 1-bit register for signal <RAM_ff_1019>.
    Found 1-bit register for signal <RAM_ff_1020>.
    Found 1-bit register for signal <RAM_ff_1021>.
    Found 1-bit register for signal <RAM_ff_1022>.
    Found 1-bit register for signal <RAM_ff_1023>.
    Found 1-bit register for signal <RAM_ff_1024>.
    Found 1-bit register for signal <RAM_ff_1025>.
    Found 1-bit register for signal <RAM_ff_1026>.
    Found 1-bit register for signal <RAM_ff_1027>.
    Found 1-bit register for signal <RAM_ff_1028>.
    Found 1-bit register for signal <RAM_ff_1029>.
    Found 1-bit register for signal <RAM_ff_1030>.
    Found 1-bit register for signal <RAM_ff_1031>.
    Found 1-bit register for signal <RAM_ff_1032>.
    Found 1-bit register for signal <RAM_ff_1033>.
    Found 1-bit register for signal <RAM_ff_1034>.
    Found 1-bit register for signal <RAM_ff_1035>.
    Found 1-bit register for signal <RAM_ff_1036>.
    Found 1-bit register for signal <RAM_ff_1037>.
    Found 1-bit register for signal <RAM_ff_1038>.
    Found 1-bit register for signal <RAM_ff_1039>.
    Found 1-bit register for signal <RAM_ff_1040>.
    Found 1-bit register for signal <RAM_ff_1041>.
    Found 1-bit register for signal <RAM_ff_1042>.
    Found 1-bit register for signal <RAM_ff_1043>.
    Found 1-bit register for signal <RAM_ff_1044>.
    Found 1-bit register for signal <RAM_ff_1045>.
    Found 1-bit register for signal <RAM_ff_1046>.
    Found 1-bit register for signal <RAM_ff_1047>.
    Found 1-bit register for signal <RAM_ff_1048>.
    Found 1-bit register for signal <RAM_ff_1049>.
    Found 1-bit register for signal <RAM_ff_1050>.
    Found 1-bit register for signal <RAM_ff_1051>.
    Found 1-bit register for signal <RAM_ff_1052>.
    Found 1-bit register for signal <RAM_ff_1053>.
    Found 1-bit register for signal <RAM_ff_1054>.
    Found 1-bit register for signal <RAM_ff_1055>.
    Found 1-bit register for signal <RAM_ff_1056>.
    Found 1-bit register for signal <RAM_ff_1057>.
    Found 1-bit register for signal <RAM_ff_1058>.
    Found 1-bit register for signal <RAM_ff_1059>.
    Found 1-bit register for signal <RAM_ff_1060>.
    Found 1-bit register for signal <RAM_ff_1061>.
    Found 1-bit register for signal <RAM_ff_1062>.
    Found 1-bit register for signal <RAM_ff_1063>.
    Found 1-bit register for signal <RAM_ff_1064>.
    Found 1-bit register for signal <RAM_ff_1065>.
    Found 1-bit register for signal <RAM_ff_1066>.
    Found 1-bit register for signal <RAM_ff_1067>.
    Found 1-bit register for signal <RAM_ff_1068>.
    Found 1-bit register for signal <RAM_ff_1069>.
    Found 1-bit register for signal <RAM_ff_1070>.
    Found 1-bit register for signal <RAM_ff_1071>.
    Found 1-bit register for signal <RAM_ff_1072>.
    Found 1-bit register for signal <RAM_ff_1073>.
    Found 1-bit register for signal <RAM_ff_1074>.
    Found 1-bit register for signal <RAM_ff_1075>.
    Found 1-bit register for signal <RAM_ff_1076>.
    Found 1-bit register for signal <RAM_ff_1077>.
    Found 1-bit register for signal <RAM_ff_1078>.
    Found 1-bit register for signal <RAM_ff_1079>.
    Found 1-bit register for signal <RAM_ff_1080>.
    Found 1-bit register for signal <RAM_ff_1081>.
    Found 1-bit register for signal <RAM_ff_1082>.
    Found 1-bit register for signal <RAM_ff_1083>.
    Found 1-bit register for signal <RAM_ff_1084>.
    Found 1-bit register for signal <RAM_ff_1085>.
    Found 1-bit register for signal <RAM_ff_1086>.
    Found 1-bit register for signal <RAM_ff_1087>.
    Found 1-bit register for signal <RAM_ff_1088>.
    Found 1-bit register for signal <RAM_ff_1089>.
    Found 1-bit register for signal <RAM_ff_1090>.
    Found 1-bit register for signal <RAM_ff_1091>.
    Found 1-bit register for signal <RAM_ff_1092>.
    Found 1-bit register for signal <RAM_ff_1093>.
    Found 1-bit register for signal <RAM_ff_1094>.
    Found 1-bit register for signal <RAM_ff_1095>.
    Found 1-bit register for signal <RAM_ff_1096>.
    Found 1-bit register for signal <RAM_ff_1097>.
    Found 1-bit register for signal <RAM_ff_1098>.
    Found 1-bit register for signal <RAM_ff_1099>.
    Found 1-bit register for signal <RAM_ff_1100>.
    Found 1-bit register for signal <RAM_ff_1101>.
    Found 1-bit register for signal <RAM_ff_1102>.
    Found 1-bit register for signal <RAM_ff_1103>.
    Found 1-bit register for signal <RAM_ff_1104>.
    Found 1-bit register for signal <RAM_ff_1105>.
    Found 1-bit register for signal <RAM_ff_1106>.
    Found 1-bit register for signal <RAM_ff_1107>.
    Found 1-bit register for signal <RAM_ff_1108>.
    Found 1-bit register for signal <RAM_ff_1109>.
    Found 1-bit register for signal <RAM_ff_1110>.
    Found 1-bit register for signal <RAM_ff_1111>.
    Found 1-bit register for signal <RAM_ff_1112>.
    Found 1-bit register for signal <RAM_ff_1113>.
    Found 1-bit register for signal <RAM_ff_1114>.
    Found 1-bit register for signal <RAM_ff_1115>.
    Found 1-bit register for signal <RAM_ff_1116>.
    Found 1-bit register for signal <RAM_ff_1117>.
    Found 1-bit register for signal <RAM_ff_1118>.
    Found 1-bit register for signal <RAM_ff_1119>.
    Found 1-bit register for signal <RAM_ff_1120>.
    Found 1-bit register for signal <RAM_ff_1121>.
    Found 1-bit register for signal <RAM_ff_1122>.
    Found 1-bit register for signal <RAM_ff_1123>.
    Found 1-bit register for signal <RAM_ff_1124>.
    Found 1-bit register for signal <RAM_ff_1125>.
    Found 1-bit register for signal <RAM_ff_1126>.
    Found 1-bit register for signal <RAM_ff_1127>.
    Found 1-bit register for signal <RAM_ff_1128>.
    Found 1-bit register for signal <RAM_ff_1129>.
    Found 1-bit register for signal <RAM_ff_1130>.
    Found 1-bit register for signal <RAM_ff_1131>.
    Found 1-bit register for signal <RAM_ff_1132>.
    Found 1-bit register for signal <RAM_ff_1133>.
    Found 1-bit register for signal <RAM_ff_1134>.
    Found 1-bit register for signal <RAM_ff_1135>.
    Found 1-bit register for signal <RAM_ff_1136>.
    Found 1-bit register for signal <RAM_ff_1137>.
    Found 1-bit register for signal <RAM_ff_1138>.
    Found 1-bit register for signal <RAM_ff_1139>.
    Found 1-bit register for signal <RAM_ff_1140>.
    Found 1-bit register for signal <RAM_ff_1141>.
    Found 1-bit register for signal <RAM_ff_1142>.
    Found 1-bit register for signal <RAM_ff_1143>.
    Found 1-bit register for signal <RAM_ff_1144>.
    Found 1-bit register for signal <RAM_ff_1145>.
    Found 1-bit register for signal <RAM_ff_1146>.
    Found 1-bit register for signal <RAM_ff_1147>.
    Found 1-bit register for signal <RAM_ff_1148>.
    Found 1-bit register for signal <RAM_ff_1149>.
    Found 1-bit register for signal <RAM_ff_1150>.
    Found 1-bit register for signal <RAM_ff_1151>.
    Found 1-bit register for signal <RAM_ff_1152>.
    Found 1-bit register for signal <RAM_ff_1153>.
    Found 1-bit register for signal <RAM_ff_1154>.
    Found 1-bit register for signal <RAM_ff_1155>.
    Found 1-bit register for signal <RAM_ff_1156>.
    Found 1-bit register for signal <RAM_ff_1157>.
    Found 1-bit register for signal <RAM_ff_1158>.
    Found 1-bit register for signal <RAM_ff_1159>.
    Found 1-bit register for signal <RAM_ff_1160>.
    Found 1-bit register for signal <RAM_ff_1161>.
    Found 1-bit register for signal <RAM_ff_1162>.
    Found 1-bit register for signal <RAM_ff_1163>.
    Found 1-bit register for signal <RAM_ff_1164>.
    Found 1-bit register for signal <RAM_ff_1165>.
    Found 1-bit register for signal <RAM_ff_1166>.
    Found 1-bit register for signal <RAM_ff_1167>.
    Found 1-bit register for signal <RAM_ff_1168>.
    Found 1-bit register for signal <RAM_ff_1169>.
    Found 1-bit register for signal <RAM_ff_1170>.
    Found 1-bit register for signal <RAM_ff_1171>.
    Found 1-bit register for signal <RAM_ff_1172>.
    Found 1-bit register for signal <RAM_ff_1173>.
    Found 1-bit register for signal <RAM_ff_1174>.
    Found 1-bit register for signal <RAM_ff_1175>.
    Found 1-bit register for signal <RAM_ff_1176>.
    Found 1-bit register for signal <RAM_ff_1177>.
    Found 1-bit register for signal <RAM_ff_1178>.
    Found 1-bit register for signal <RAM_ff_1179>.
    Found 1-bit register for signal <RAM_ff_1180>.
    Found 1-bit register for signal <RAM_ff_1181>.
    Found 1-bit register for signal <RAM_ff_1182>.
    Found 1-bit register for signal <RAM_ff_1183>.
    Found 1-bit register for signal <RAM_ff_1184>.
    Found 1-bit register for signal <RAM_ff_1185>.
    Found 1-bit register for signal <RAM_ff_1186>.
    Found 1-bit register for signal <RAM_ff_1187>.
    Found 1-bit register for signal <RAM_ff_1188>.
    Found 1-bit register for signal <RAM_ff_1189>.
    Found 1-bit register for signal <RAM_ff_1190>.
    Found 1-bit register for signal <RAM_ff_1191>.
    Found 1-bit register for signal <RAM_ff_1192>.
    Found 1-bit register for signal <RAM_ff_1193>.
    Found 1-bit register for signal <RAM_ff_1194>.
    Found 1-bit register for signal <RAM_ff_1195>.
    Found 1-bit register for signal <RAM_ff_1196>.
    Found 1-bit register for signal <RAM_ff_1197>.
    Found 1-bit register for signal <RAM_ff_1198>.
    Found 1-bit register for signal <RAM_ff_1199>.
    Found 40-bit 30-to-1 multiplexer for signal <dataOUT> created at line 29.
    Summary:
	inferred 1200 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <RAM32x40> synthesized.

Synthesizing Unit <firmware>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\firmware.vhd".
        C_FAMILY = "7S"
        C_RAM_SIZE_KWORDS = 1
        C_JTAG_LOADER_ENABLE = 0
    Summary:
	no macro.
Unit <firmware> synthesized.

Synthesizing Unit <kcpsm6>.
    Related source file is "C:\Users\Anze\Projects\GitHub\SnakeVHDL\Snakey\kcpsm6.vhd".
        hwbuild = "00000000"
        interrupt_vector = "001111111111"
        scratch_pad_memory_size = 64
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <reset_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <run_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <internal_reset_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_sleep_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state1_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state2_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <int_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <interrupt_ack_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <pc_move_is_valid_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <move_type_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode1_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode2_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <push_pop_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode0_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_mux_sel0_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_decode1_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_mux_sel1_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode2_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <flag_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <k_write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <regbank_type_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <sx_addr4_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_xorcy>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <lower_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <upper_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_xorcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <init_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[0].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[0].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[1].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[2].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[2].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[3].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[4].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[4].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[5].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[6].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[6].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[7].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[8].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[8].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[9].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[10].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[10].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[11].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_zero_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shadow_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_bank_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_bit_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_ram_low>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <stack_ram_high>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[0].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[0].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <data_path_loop[0].lsb_shift_rotate.shift_bit_lut>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].lsb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[0].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[0].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[0].small_spm.small_spm_ram.spm_ram>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[1].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[1].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[1].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[2].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[2].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[2].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[2].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[3].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[3].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[3].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[4].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[4].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[4].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[4].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[4].small_spm.small_spm_ram.spm_ram>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[5].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[5].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[5].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[6].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[6].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].msb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[6].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[6].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[7].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[7].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[7].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_REG0" for instance <lower_reg_banks>.
    Set property "HBLKNM = KCPSM6_REG1" for instance <upper_reg_banks>.
    Summary:
	no macro.
Unit <kcpsm6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 18-bit adder                                          : 1
# Registers                                            : 1218
 1-bit register                                        : 1209
 10-bit register                                       : 1
 11-bit register                                       : 1
 18-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 3
 11-bit comparator greater                             : 3
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 23
 1-bit 40-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 9
 40-bit 30-to-1 multiplexer                            : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <color_0> in Unit <vga_inst> is equivalent to the following 4 FFs/Latches, which will be removed : <color_1> <color_5> <color_6> <color_7> 
INFO:Xst:2261 - The FF/Latch <color_2> in Unit <vga_inst> is equivalent to the following 2 FFs/Latches, which will be removed : <color_3> <color_4> 
WARNING:Xst:1710 - FF/Latch <color_0> (without init value) has a constant value of 0 in block <vga_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <color<7:5>> (without init value) have a constant value of 0 in block <vga_top>.

Synthesizing (advanced) Unit <counter_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter_1> synthesized (advanced).

Synthesizing (advanced) Unit <counter_2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter_2> synthesized (advanced).

Synthesizing (advanced) Unit <prescaler>.
The following registers are absorbed into counter <precnt>: 1 register on signal <precnt>.
Unit <prescaler> synthesized (advanced).

Synthesizing (advanced) Unit <seg7>.
INFO:Xst:3231 - The small RAM <Mram_cathode_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cathode_o>     |          |
    -----------------------------------------------------------------------
Unit <seg7> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 18-bit up counter                                     : 1
# Registers                                            : 1328
 Flip-Flops                                            : 1328
# Comparators                                          : 6
 10-bit comparator greater                             : 3
 11-bit comparator greater                             : 3
# Multiplexers                                         : 35
 1-bit 2-to-1 multiplexer                              : 23
 1-bit 40-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 9
 40-bit 30-to-1 multiplexer                            : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <color_0> (without init value) has a constant value of 0 in block <vga_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <color_1> (without init value) has a constant value of 0 in block <vga_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <color_2> in Unit <vga_top> is equivalent to the following 2 FFs/Latches, which will be removed : <color_3> <color_4> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <state[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 s0    | 001
 s1    | 010
 s2    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ps2_inst/Inst_control/FSM_0> on signal <state[1:12]> with one-hot encoding.
------------------------
 State  | Encoding
------------------------
 idle   | 000000000001
 start  | 000000000010
 s0     | 000000000100
 s1     | 000000001000
 s2     | 000000010000
 s3     | 000000100000
 s4     | 000001000000
 s5     | 000010000000
 s6     | 000100000000
 s7     | 001000000000
 parity | 010000000000
 stop   | 100000000000
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ps2_inst/Inst_TopModul/s7/FSM_3> on signal <anode[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0111  | 00
 1011  | 01
 1101  | 11
 1110  | 10
-------------------

Optimizing unit <shiftReg> ...

Optimizing unit <kcpsm6> ...

Optimizing unit <snake_top> ...

Optimizing unit <control_unit> ...

Optimizing unit <seg7> ...

Optimizing unit <vga_top> ...

Optimizing unit <RAM32x40> ...

Optimizing unit <hsync> ...

Optimizing unit <vsync> ...
WARNING:Xst:1293 - FF/Latch <Inst_kcpsm6/sync_sleep_flop> has a constant value of 0 in block <snake_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_kcpsm6/sync_sleep_flop> has a constant value of 0 in block <snake_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_kcpsm6/sync_sleep_flop> has a constant value of 0 in block <snake_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <Inst_kcpsm6/sync_sleep_flop> has a constant value of 0 in block <snake_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_kcpsm6/sync_sleep_flop> has a constant value of 0 in block <snake_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_kcpsm6/sync_sleep_flop> has a constant value of 0 in block <snake_top>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block snake_top, actual ratio is 4.
WARNING:Xst:1293 - FF/Latch <Inst_kcpsm6/sync_sleep_flop> has a constant value of 0 in block <snake_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_kcpsm6/sync_sleep_flop> has a constant value of 0 in block <snake_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_kcpsm6/sync_sleep_flop> has a constant value of 0 in block <snake_top>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1379
 Flip-Flops                                            : 1379

=========================================================================
WARNING:Xst:1293 - FF/Latch <Inst_kcpsm6/sync_sleep_flop> has a constant value of 0 in block <snake_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_kcpsm6/sync_sleep_flop> has a constant value of 0 in block <snake_top>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : snake_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2057
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 36
#      LUT2                        : 9
#      LUT3                        : 57
#      LUT4                        : 38
#      LUT5                        : 1236
#      LUT6                        : 452
#      LUT6_2                      : 50
#      MUXCY                       : 65
#      MUXF7                       : 42
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 66
# FlipFlops/Latches                : 1379
#      FD                          : 1256
#      FDC                         : 19
#      FDE                         : 23
#      FDR                         : 44
#      FDRE                        : 35
#      FDS                         : 2
# RAMS                             : 7
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAMB18E1                    : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 25
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 21
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1379  out of  126800     1%  
 Number of Slice LUTs:                 1905  out of  63400     3%  
    Number used as Logic:              1881  out of  63400     2%  
    Number used as Memory:               24  out of  19000     0%  
       Number used as RAM:               24

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2006
   Number with an unused Flip Flop:     627  out of   2006    31%  
   Number with an unused LUT:           101  out of   2006     5%  
   Number of fully used LUT-FF pairs:  1278  out of   2006    63%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    210    11%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                              | Load  |
-----------------------------------+----------------------------------------------------+-------+
clkgen_inst/clkout0                | BUFG                                               | 1386  |
kcpsm_sleep                        | NONE(Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom)| 1     |
-----------------------------------+----------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.761ns (Maximum Frequency: 128.849MHz)
   Minimum input arrival time before clock: 1.950ns
   Maximum output required time after clock: 2.867ns
   Maximum combinational path delay: 0.001ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkgen_inst/clkout0'
  Clock period: 7.761ns (frequency: 128.849MHz)
  Total number of paths / destination ports: 32443 / 1580
-------------------------------------------------------------------------
Delay:               7.761ns (Levels of Logic = 9)
  Source:            Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom (RAM)
  Destination:       Inst_kcpsm6/internal_reset_flop (FF)
  Source Clock:      clkgen_inst/clkout0 rising
  Destination Clock: clkgen_inst/clkout0 rising

  Data Path: Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom to Inst_kcpsm6/internal_reset_flop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO12   16   2.454   0.497  Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom (instruction<12>)
     LUT6_2:I0->O6         2   0.664   0.405  Inst_kcpsm6/move_type_lut (Inst_kcpsm6/move_type)
     LUT6_2:I2->O6         5   0.664   0.426  Inst_kcpsm6/push_pop_lut (Inst_kcpsm6/push_stack)
     LUT6_2:I2->O6         1   0.664   0.000  Inst_kcpsm6/stack_loop[0].lsb_stack.stack_pointer_lut (Inst_kcpsm6/half_pointer_value<0>)
     MUXCY:S->O            1   0.472   0.000  Inst_kcpsm6/stack_loop[0].lsb_stack.stack_muxcy (Inst_kcpsm6/stack_pointer_carry<0>)
     MUXCY:CI->O           1   0.029   0.000  Inst_kcpsm6/stack_loop[1].upper_stack.stack_muxcy (Inst_kcpsm6/stack_pointer_carry<1>)
     MUXCY:CI->O           1   0.029   0.000  Inst_kcpsm6/stack_loop[2].upper_stack.stack_muxcy (Inst_kcpsm6/stack_pointer_carry<2>)
     MUXCY:CI->O           1   0.029   0.000  Inst_kcpsm6/stack_loop[3].upper_stack.stack_muxcy (Inst_kcpsm6/stack_pointer_carry<3>)
     MUXCY:CI->O           1   0.334   0.399  Inst_kcpsm6/stack_loop[4].upper_stack.stack_muxcy (Inst_kcpsm6/stack_pointer_carry<4>)
     LUT6_2:I2->O6         1   0.664   0.000  Inst_kcpsm6/reset_lut (Inst_kcpsm6/internal_reset_value)
     FD:D                      0.030          Inst_kcpsm6/internal_reset_flop
    ----------------------------------------
    Total                      7.761ns (6.034ns logic, 1.727ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'kcpsm_sleep'
  Clock period: 3.590ns (frequency: 278.552MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               3.590ns (Levels of Logic = 0)
  Source:            Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom (RAM)
  Destination:       Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom (RAM)
  Source Clock:      kcpsm_sleep rising
  Destination Clock: kcpsm_sleep rising

  Data Path: Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom to Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO15    1   2.454   0.399  Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom (Inst_firmware/data_out_b<15>)
     RAMB18E1:DIBDI15          0.737          Inst_firmware/ram_1k_generate.akv7.kcpsm6_rom
    ----------------------------------------
    Total                      3.590ns (3.191ns logic, 0.399ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkgen_inst/clkout0'
  Total number of paths / destination ports: 65 / 65
-------------------------------------------------------------------------
Offset:              1.950ns (Levels of Logic = 2)
  Source:            reset_i (PAD)
  Destination:       vga_inst/Inst_vsync/cnt/count_9 (FF)
  Destination Clock: clkgen_inst/clkout0 rising

  Data Path: reset_i to vga_inst/Inst_vsync/cnt/count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   0.001   0.873  reset_i_IBUF (reset_i_IBUF)
     LUT4:I1->O           10   0.124   0.458  vga_inst/Inst_vsync/cnt/_n00223 (vga_inst/Inst_vsync/cnt/_n0022)
     FDRE:R                    0.494          vga_inst/Inst_vsync/cnt/count_0
    ----------------------------------------
    Total                      1.950ns (0.619ns logic, 1.331ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkgen_inst/clkout0'
  Total number of paths / destination ports: 54 / 16
-------------------------------------------------------------------------
Offset:              2.867ns (Levels of Logic = 3)
  Source:            vga_inst/Inst_hsync/cnt/count_5 (FF)
  Destination:       hsync_o (PAD)
  Source Clock:      clkgen_inst/clkout0 rising

  Data Path: vga_inst/Inst_hsync/cnt/count_5 to hsync_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.478   0.966  vga_inst/Inst_hsync/cnt/count_5 (vga_inst/Inst_hsync/cnt/count_5)
     LUT6:I0->O            1   0.124   0.776  vga_inst/Inst_hsync/hsync2 (vga_inst/Inst_hsync/hsync1)
     LUT4:I0->O            1   0.124   0.399  vga_inst/Inst_hsync/hsync3 (hsync_o_OBUF)
     OBUF:I->O                 0.000          hsync_o_OBUF (hsync_o)
    ----------------------------------------
    Total                      2.867ns (0.726ns logic, 2.141ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.001ns (Levels of Logic = 1)
  Source:            clk_m (PAD)
  Destination:       clkgen_inst/mmcm_adv_inst:CLKIN1 (PAD)

  Data Path: clk_m to clkgen_inst/mmcm_adv_inst:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            0   0.001   0.000  clkgen_inst/clkin1_buf (clkgen_inst/clkin1)
    MMCME2_ADV:CLKIN1          0.000          clkgen_inst/mmcm_adv_inst
    ----------------------------------------
    Total                      0.001ns (0.001ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkgen_inst/clkout0
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clkgen_inst/clkout0|    7.761|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock kcpsm_sleep
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
kcpsm_sleep    |    3.590|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 63.00 secs
Total CPU time to Xst completion: 62.81 secs
 
--> 

Total memory usage is 567024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    7 (   0 filtered)

