/* ============================================================================
* COPYRIGHT © 2015
*
* Toshiba America Electronic Components
*
* PROJECT:   NEUTRINO
*
* Permission is hereby granted,
* free of charge, to any person obtaining a copy of this software annotated
* with this license and the Software, to deal in the Software without
* restriction, including without limitation the rights to use, copy, modify,
* merge, publish, distribute, sublicense, and/or sell copies of the Software,
* and to permit persons to whom the Software is furnished to do so, subject
* to the following conditions:
*
*
* EXAMPLE PROGRAMS ARE PROVIDED AS-IS WITH NO WARRANTY OF ANY KIND, 
* EITHER EXPRESS OR IMPLIED.
*
* TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
* 
* THIS SOFTWARE IS PROVIDED AS-IS AND HAS NOT BEEN FULLY TESTED.  IT IS
* INTENDED FOR REFERENCE USE ONLY.
* 
* TOSHIBA DISCLAIMS ALL EXPRESS AND IMPLIED WARRANTIES AND ALL LIABILITY OR
* ANY DAMAGES ASSOCIATED WITH YOUR USE OF THIS SOFTWARE.
*
* THIS SOFTWARE IS BEING DISTRIBUTED BY TOSHIBA SOLELY ON AN "AS IS" BASIS
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE HEREBY DISCLAIMED. IN NO EVENT SHALL TOSHIBA BE LIABLE FOR ANY DIRECT,
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
* DAMAGE.
*
* ========================================================================= */

/* =========================================================================
* The Synopsys DWC ETHER QOS Software Driver and documentation (hereinafter
* "Software") is an unsupported proprietary work of Synopsys, Inc. unless
* otherwise expressly agreed to in writing between Synopsys and you.
*
* The Software IS NOT an item of Licensed Software or Licensed Product under
* any End User Software License Agreement or Agreement for Licensed Product
* with Synopsys or any supplement thereto.  Permission is hereby granted,
* free of charge, to any person obtaining a copy of this software annotated
* with this license and the Software, to deal in the Software without
* restriction, including without limitation the rights to use, copy, modify,
* merge, publish, distribute, sublicense, and/or sell copies of the Software,
* and to permit persons to whom the Software is furnished to do so, subject
* to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THIS SOFTWARE IS BEING DISTRIBUTED BY SYNOPSYS SOLELY ON AN "AS IS" BASIS
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE HEREBY DISCLAIMED. IN NO EVENT SHALL SYNOPSYS BE LIABLE FOR ANY DIRECT,
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
* DAMAGE.
* ========================================================================= */

/*! History:   
 *      2-March-2016 : Initial 
 *     21-March-2016 : Corrected Macro value for "DWC_ETH_QOS_Q_GENERIC"
 *     20-May-2016   : Changes made to Support for multiple Neutrino device
 *                     connection
 *      3-Jun-2016   : Removed Extra TX/RX Queue/DMA Channel initialization.
 *                   : Some Clean up for unused legacy code.
 *                   : New statistics added to Ethtool for EMAC TX/RX DMA
 *                     Descriptor Status & M3 MSI Generation Statistics (SRAM).
 *                   : Enabled WDT in INTC and added a counter in M3
 *                     Firmware(FW_OSLESS) for WDT half expiry interrupts. 
 *    25-July-2016   : Added macro 'NTN_DMA_TX_MODERATION' for TX Interrupt 
 *                     Moderation test.  Added VLAN Debug support. New Log
 *                     level: DBGPR_VLAN Added new debug function
 *                     'dump_emac_registers'
 */

#ifndef __DWC_ETH_QOS__YHEADER__

#define __DWC_ETH_QOS__YHEADER__
/****************************** Includes ******************************/
#include <linux/dmapool.h>

/**************************** Neutrino Defines Starts Here ***************************/
//#define DESC_SRAM_BUF_HOSTMEM
//#define DESC_SRAM_BUF_SRAM
#define DESC_HOSTMEM_BUF_HOSTMEM	

 
/* Neutrino Specific Macros*/

//#define NTN_POLLING_METHOD
#define NTN_MAX_MSI         (1)

//Neutrino Debugging
#define NTN_DEBUG_L1	
//#define NTN_DEBUG_L2		
//#define NTN_DEBUG_TS1
//#define NTN_DEBUG_TS2
//#define NTN_AVB_LAUNCHTIME_DUMP
//#define NTN_AVB_LAUNCHTIME_TS_CAPTURE_DUMP


#define NTN_GPTP_ETH_TYPE		(0x88F7)

#define NTN_ETH_TYPE_AVB		(0x22F0)
#define NTN_VLAN_TAG			(0x8100)

#define NTN_AVB_PRIORITY_CLASS_A	(3)
#define NTN_AVB_PRIORITY_CLASS_B	(2)

/* Macros to define DMA channels */
#define NTN_TX_DMA_CH_0			(0)
#define NTN_TX_DMA_CH_1			(1)
#define NTN_TX_DMA_CH_2			(2)
#define NTN_TX_DMA_CH_3			(3)
#define NTN_TX_DMA_CH_4			(4)

#define NTN_RX_DMA_CH_0			(0)
#define NTN_RX_DMA_CH_1			(1)
#define NTN_RX_DMA_CH_2			(2)
#define NTN_RX_DMA_CH_3			(3)
#define NTN_RX_DMA_CH_4			(4)
#define NTN_RX_DMA_CH_5			(5)

#define NTN_TX_PKT_GPTP			    (NTN_TX_DMA_CH_0)
#define NTN_TX_PKT_VLAN_NOT_AVB		(NTN_TX_DMA_CH_0)
#define NTN_TX_PKT_M3			    (NTN_TX_DMA_CH_1)
#define NTN_TX_PKT_HOST			    (NTN_TX_DMA_CH_2)
#define NTN_TX_PKT_AVB_CLASS_A		(NTN_TX_DMA_CH_3)
#define NTN_TX_PKT_AVB_CLASS_B		(NTN_TX_DMA_CH_4)

#define NTN_RX_PKT_AVB			    (NTN_RX_DMA_CH_5)

//TEST Macros
//#define NTN_DRV_TEST_LOOPBACK

//TX Moderation Test
//#define NTN_DMA_TX_MODERATION 1
//#define TX_INTR_INTERVAL ((TX_DESC_CNT >> 2) - 2)	//Interrupt on 2nd Descriptor
//#define TX_INTR_INTERVAL ((TX_DESC_CNT >> 2))		//Interrupt on 4th Descriptor
//#define TX_INTR_INTERVAL ((TX_DESC_CNT >> 1) - 2)	//Interrupt on 6th Descriptor
//#define TX_INTR_INTERVAL ((TX_DESC_CNT >> 1))		//Interrupt on 8th Descriptor
//#define NTN_RESET_SRAM_MSI_CNTRS 1

#define NTN_TX_DMA_CH_CNT (pdata->tx_dma_ch_cnt)
#define NTN_RX_DMA_CH_CNT (pdata->rx_dma_ch_cnt)
#define NTN_DMA_CH_CNT min(NTN_TX_DMA_CH_CNT, NTN_RX_DMA_CH_CNT)

#define NTN_TX_QUEUE_CNT (NTN_TX_DMA_CH_CNT-2)
#define NTN_RX_QUEUE_CNT (NTN_RX_DMA_CH_CNT-2)
#define NTN_QUEUE_CNT min(NTN_TX_QUEUE_CNT, NTN_RX_QUEUE_CNT)

#define	NTN_GET_QINX_FROM_CHINX(chInx)	((chInx<=2)?0:(chInx-2))


#define NTN_PRINT_TS        {\
                struct timespec now;\
		unsigned long long total_ns;\
                getnstimeofday(&now);\
		total_ns = (now.tv_sec * 1000000000) + now.tv_nsec;\
        	printk(KERN_ALERT "TS: %llu ns : ", total_ns);\
	}\
//printk("Sec = %d, Nsec = %d\n",now.tv_sec, now.tv_nsec);


/**************************** Conditional Defines ***************************/

#ifdef DESC_SRAM_BUF_HOSTMEM
#define NTN_ENABLE_PCIE_MEM_ACCESS
#define NTN_DATA_BUF_IN_HOST_MEM
//#define NTN_DECLARE_MEM_FOR_DMAAPI
#endif

#ifdef DESC_SRAM_BUF_SRAM
#define NTN_DECLARE_MEM_FOR_DMAAPI
#define NTN_TX_DATA_BUF_IN_SRAM
#define NTN_RX_DATA_BUF_IN_SRAM
#endif

#ifdef DESC_HOSTMEM_BUF_HOSTMEM
#define NTN_ENABLE_PCIE_MEM_ACCESS
#define NTN_DATA_BUF_IN_HOST_MEM
#define NTN_DESC_BUF_IN_HOST_MEM
#endif


#ifdef NTN_TX_DATA_BUF_IN_SRAM
#define NTN_TX_MEM_POOL_SIZE   (TX_BUF_SIZE)
#define NTN_TX_MEM_POOL_ALIGN  (4)
#define NTN_TX_MEM_POOL_ALLOC  (0)
#endif

#ifdef NTN_RX_DATA_BUF_IN_SRAM
#define NTN_RX_MEM_POOL_SIZE   (RX_BUF_SIZE)
#define NTN_RX_MEM_POOL_ALIGN  (4)
#define NTN_RX_MEM_POOL_ALLOC  (0)
#endif


#ifdef NTN_POLLING_METHOD
#define NTN_POLL_DELAY_US	    (1000) //Any value less then 1000 will be considered as 1000us
#endif

#if defined(NTN_DATA_BUF_IN_HOST_MEM) ||  defined(NTN_DESC_BUF_IN_HOST_MEM)
#define NTN_HOST_PHY_ADRS_MASK	(0x10) // bit no 37: (1<<36)
#endif

/* Lower 64k is reserved for M3 */
#define NTN_DMAAPI_MEM_BASE         (0x00000000)
#define NTN_DMAAPI_MEM_OFFSET	    (0x00010000)	
#define NTN_DMAAPI_MEM_LENGTH       (448*1024)

/* Following macros are only for memory allocaiton */
#define NTN_DMA_TX_CH_CNT	(5)
#define NTN_DMA_RX_CH_CNT	(6)
#define NTN_TX_Q_CNT		(3)
#define NTN_RX_Q_CNT		(4)

/**************************** Neutrino Defines Ends Here ***************************/



/* OS Specific declarations and definitions */

#include <linux/slab.h>
#include <linux/mm.h>
#include <linux/uaccess.h>
#include <linux/string.h>
#include <linux/cdev.h>

#include <linux/pci.h>
#include <linux/timer.h>
#include <linux/sched.h>
#include <linux/highmem.h>
#include <linux/proc_fs.h>
#include <linux/in.h>
#include <linux/ctype.h>
#include <linux/version.h>
#include <linux/ptrace.h>
#include <linux/dma-mapping.h>
#include <linux/netdevice.h>
#include <linux/etherdevice.h>
#include <linux/ethtool.h>
#include <linux/skbuff.h>
#include <linux/delay.h>
#include <linux/spinlock.h>
#include <linux/crc32.h>
#include <linux/bitops.h>
#include <linux/mii.h>
#include <asm/processor.h>
#include <asm/dma.h>
#include <asm/page.h>
#include <asm/irq.h>
#include <net/checksum.h>
#include <linux/tcp.h>
#include <linux/ip.h>
#include <linux/ipv6.h>
#include <linux/inet_lro.h>
#include <linux/semaphore.h>
#include <linux/errno.h>
#include <linux/interrupt.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/ioport.h>
#include <linux/phy.h>
#include <linux/mdio.h>
#if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
#define HAVE_INT_NDO_VLAN_RX_ADD_VID	
#define DWC_ETH_QOS_ENABLE_VLAN_TAG
#include <linux/if_vlan.h>
#endif


/* for PPT */
#include <linux/net_tstamp.h>
#include <linux/ptp_clock_kernel.h>
#include <linux/clocksource.h>

/* Macro definitions*/

#include <asm-generic/errno.h>

#define CONFIG_PTPSUPPORT_OBJ

#ifdef CONFIG_PTPSUPPORT_OBJ
#define DWC_ETH_QOS_CONFIG_PTP
#endif

/* NOTE: Uncomment below line for TX and RX DESCRIPTOR DUMP in KERNEL LOG */
//#define DWC_ETH_QOS_ENABLE_TX_DESC_DUMP
//#define DWC_ETH_QOS_ENABLE_RX_DESC_DUMP

/* NOTE: Uncomment below line for TX and RX PACKET DUMP in KERNEL LOG */
//#define DWC_ETH_QOS_ENABLE_TX_PKT_DUMP
//#define DWC_ETH_QOS_ENABLE_RX_PKT_DUMP

/* Uncomment below macro definitions for testing corresponding IP features in driver */
#define DWC_ETH_QOS_QUEUE_SELECT_ALGO
//#define DWC_ETH_QOS_CERTIFICATION_PKTBURSTCNT
//#define DWC_ETH_QOS_CERTIFICATION_PKTBURSTCNT_HALFDUPLEX
#define DWC_ETH_QOS_TXPOLLING_MODE_ENABLE

#ifdef DWC_ETH_QOS_CONFIG_PTP
#undef DWC_ETH_QOS_TXPOLLING_MODE_ENABLE
#endif

/* Uncomment below macro to enable Double VLAN support. */
//#define DWC_ETH_QOS_ENABLE_DVLAN

/* Uncomment below macro to test EEE feature Tx path with
 * no EEE supported PHY card
 * */
//#define DWC_ETH_QOS_CUSTOMIZED_EEE_TEST

#ifdef DWC_ETH_QOS_CUSTOMIZED_EEE_TEST
#undef DWC_ETH_QOS_TXPOLLING_MODE_ENABLE
#endif


#ifdef DWC_ETH_QOS_CERTIFICATION_PKTBURSTCNT_HALFDUPLEX
#define DWC_ETH_QOS_CERTIFICATION_PKTBURSTCNT
#endif

#ifdef DWC_ETH_QOS_CERTIFICATION_PKTBURSTCNT
#undef DWC_ETH_QOS_TXPOLLING_MODE_ENABLE
#endif

/* NOTE: Uncomment below line for function trace log messages in KERNEL LOG */
//#define YDEBUG
//#define YDEBUG_MDIO
//#define YDEBUG_PTP
//#define YDEBUG_FILTER
//#define YDEBUG_EEE
//#define YDEBUG_VLAN
//#define YDEBUG_MAC

#define Y_TRUE 1
#define Y_FALSE 0
#define Y_SUCCESS 0
#define Y_FAILURE 1
#define Y_INV_WR 1
#define Y_INV_RD 2
#define Y_INV_ARG 3
#define Y_MAX_THRD_XEEDED 4

/* The following macros map error macros to POSIX errno values */
#define ERR_READ_TIMEOUT ETIME
#define ERR_WRITE_TIMEOUT ETIME
#define ERR_FIFO_READ_FAILURE EIO
#define ERR_FIFO_WRITE_FAILURE EIO
#define ERR_READ_OVRFLW ENOBUFS
#define ERR_READ_UNDRFLW ENODATA
#define ERR_WRITE_OVRFLW ENOBUFS
#define ERR_WRITE_UNDRFLW ENODATA

/* Helper macros for STANDARD VIRTUAL register handling */

#define GET_TX_ERROR_COUNTERS_PTR (&(pdata->tx_error_counters))

#define GET_RX_ERROR_COUNTERS_PTR (&(pdata->rx_error_counters))

#define GET_RX_PKT_FEATURES_PTR (&(pdata->rx_pkt_features))

#define GET_TX_PKT_FEATURES_PTR (&(pdata->tx_pkt_features))

#define MASK (0x1ULL << 0 | \
	0x13c7ULL << 32)
#define MAC_MASK (0x10ULL << 0)

#define TX_DESC_CNT 16 
#define RX_DESC_CNT 16 
#define MIN_RX_DESC_CNT 4 

#define TX_BUF_SIZE 1536
#define RX_BUF_SIZE 1568
#define DWC_ETH_QOS_MAX_LRO_DESC 16
#define DWC_ETH_QOS_MAX_LRO_AGGR 32

#define MIN_PACKET_SIZE 60

/*
#ifdef DWC_ETH_QOS_ENABLE_VLAN_TAG
#define MAX_PACKET_SIZE VLAN_ETH_FRAME_LEN
#else
#define MAX_PACKET_SIZE 1514
#endif
*/


#define MAX_MULTICAST_LIST 14
#define RX_DESC_DATA_LENGTH_LBIT 0
#define RX_DESC_DATA_LENGTH 0x7fff
#define DWC_ETH_QOS_TX_FLAGS_IP_PKT 0x00000001
#define DWC_ETH_QOS_TX_FLAGS_TCP_PKT 0x00000002

#define DEV_NAME "DWC_ETH_QOS"
#define DEV_ADDRESS 0xffffffff
#define DEV_REG_MMAP_SIZE 0x14e8

#define VENDOR_ID 0x1179     
#define DEVICE_ID 0x021a     

#define PCI_BAR_NO 0
#define COMPLETE_BAR 0

/* MII/GMII register offset */
#define DWC_ETH_QOS_AUTO_NEGO_NP    0x0007
#define DWC_ETH_QOS_PHY_CTL     0x0010
#define DWC_ETH_QOS_PHY_STS     0x0011

/* Default MTL queue operation mode values */
#define DWC_ETH_QOS_Q_DISABLED	0x0
#define DWC_ETH_QOS_Q_AVB 			0x1
#define DWC_ETH_QOS_Q_GENERIC 	0x2

/* Driver PMT macros */
#define DWC_ETH_QOS_DRIVER_CONTEXT 1
#define DWC_ETH_QOS_IOCTL_CONTEXT 2
#define DWC_ETH_QOS_MAGIC_WAKEUP	(1 << 0)
#define DWC_ETH_QOS_REMOTE_WAKEUP	(1 << 1)
#define DWC_ETH_QOS_POWER_DOWN_TYPE(x)	\
		((x->power_down_type & DWC_ETH_QOS_MAGIC_WAKEUP) ? \
		"Magic packet" : \
		((x->power_down_type & DWC_ETH_QOS_REMOTE_WAKEUP) ? \
		"Remote wakeup packet" : \
		"<error>"))

#define DWC_ETH_QOS_MAC_ADDR_LEN 6
#define DWC_ETH_QOS_ETH_FRAME_LEN (ETH_FRAME_LEN + ETH_FCS_LEN + VLAN_HLEN)

#define FIFO_SIZE_B(x) (x)
#define FIFO_SIZE_KB(x) (x*1024)

//#define DWC_ETH_QOS_MAX_DATA_PER_TX_BUF (1 << 13)     /* 8 KB Maximum data per buffer pointer(in Bytes) */
#define DWC_ETH_QOS_MAX_DATA_PER_TX_BUF (1 << 12)	/* for testing purpose: 4 KB Maximum data per buffer pointer(in Bytes) */
#define DWC_ETH_QOS_MAX_DATA_PER_TXD (DWC_ETH_QOS_MAX_DATA_PER_TX_BUF * 2)	/* Maxmimum data per descriptor(in Bytes) */

#define DWC_ETH_QOS_MAX_SUPPORTED_MTU (DWC_ETH_QOS_ETH_FRAME_LEN)
#define DWC_ETH_QOS_MIN_SUPPORTED_MTU (ETH_ZLEN + ETH_FCS_LEN + VLAN_HLEN)

#define DWC_ETH_QOS_RDESC3_OWN	0x80000000
#define DWC_ETH_QOS_RDESC3_FD		0x20000000
#define DWC_ETH_QOS_RDESC3_LD		0x10000000
#define DWC_ETH_QOS_RDESC3_RS2V	0x08000000
#define DWC_ETH_QOS_RDESC3_RS1V	0x04000000
#define DWC_ETH_QOS_RDESC3_RS0V	0x02000000
#define DWC_ETH_QOS_RDESC3_LT		0x00070000
#define DWC_ETH_QOS_RDESC3_ES		0x00008000
#define DWC_ETH_QOS_RDESC3_PL		0x00007FFF

#define DWC_ETH_QOS_RDESC2_HL	0x000003FF

#define DWC_ETH_QOS_RDESC1_PT		0x00000007 /* Payload type */
#define DWC_ETH_QOS_RDESC1_PT_TCP	0x00000002 /* Payload type = TCP */

/* Maximum size of pkt that is copied to a new buffer on receive */
#define DWC_ETH_QOS_COPYBREAK_DEFAULT 256
#define DWC_ETH_QOS_SYSCLOCK	125000000 /* System clock is 125MHz */

#define DWC_ETH_QOS_SYSTIMEPERIOD	16 /* System time period is 16ns */

/* Helper macros for TX descriptor handling */

#define GET_TX_DMA_CH_PTR(chInx) (&(pdata->tx_dma_ch[(chInx)]))

#define GET_TX_DESC_PTR(chInx, dInx) (pdata->tx_dma_ch[(chInx)].tx_desc_data.tx_desc_ptrs[(dInx)])

#define GET_TX_DESC_DMA_ADDR(chInx, dInx) (pdata->tx_dma_ch[(chInx)].tx_desc_data.tx_desc_dma_addrs[(dInx)])

#define GET_TX_WRAPPER_DESC(chInx) (&(pdata->tx_dma_ch[(chInx)].tx_desc_data))

#define GET_TX_BUF_PTR(chInx, dInx) (pdata->tx_dma_ch[(chInx)].tx_desc_data.tx_buf_ptrs[(dInx)])

#define INCR_TX_DESC_INDEX(inx, offset) do {\
	(inx) += (offset);\
	if ((inx) >= TX_DESC_CNT)\
		(inx) = ((inx) - TX_DESC_CNT);\
} while (0)

#define DECR_TX_DESC_INDEX(inx) do {\
  (inx)--;\
  if ((inx) < 0)\
    (inx) = (TX_DESC_CNT + (inx));\
} while (0)

#define INCR_TX_LOCAL_INDEX(inx, offset)\
	(((inx) + (offset)) >= TX_DESC_CNT ?\
	((inx) + (offset) - TX_DESC_CNT) : ((inx) + (offset)))

#define GET_CURRENT_XFER_DESC_CNT(chInx) (pdata->tx_dma_ch[(chInx)].tx_desc_data.packet_count)

#define GET_CURRENT_XFER_LAST_DESC_INDEX(chInx, start_index, offset)\
	(GET_CURRENT_XFER_DESC_CNT((chInx)) == 0) ? (TX_DESC_CNT - 1) :\
	((GET_CURRENT_XFER_DESC_CNT((chInx)) == 1) ? (INCR_TX_LOCAL_INDEX((start_index), (offset))) :\
	INCR_TX_LOCAL_INDEX((start_index), (GET_CURRENT_XFER_DESC_CNT((chInx)) + (offset) - 1)))

#define GET_TX_TOT_LEN(buffer, start_index, packet_count, total_len) do {\
  int i, pkt_idx = (start_index);\
  for(i = 0; i < (packet_count); i++) {\
    (total_len) += ((buffer)[pkt_idx].len + (buffer)[pkt_idx].len2);\
    pkt_idx = INCR_TX_LOCAL_INDEX(pkt_idx, 1);\
  } \
} while (0)

/* Helper macros for RX descriptor handling */

#define GET_RX_DMA_CH_PTR(chInx) (&(pdata->rx_dma_ch[(chInx)]))

#define GET_RX_DESC_PTR(chInx, dInx) (pdata->rx_dma_ch[(chInx)].rx_desc_data.rx_desc_ptrs[(dInx)])

#define GET_RX_DESC_DMA_ADDR(chInx, dInx) (pdata->rx_dma_ch[(chInx)].rx_desc_data.rx_desc_dma_addrs[(dInx)])

#define GET_RX_WRAPPER_DESC(chInx) (&(pdata->rx_dma_ch[(chInx)].rx_desc_data))

#define GET_RX_BUF_PTR(chInx, dInx) (pdata->rx_dma_ch[(chInx)].rx_desc_data.rx_buf_ptrs[(dInx)])

#define INCR_RX_DESC_INDEX(inx, offset) do {\
  (inx) += (offset);\
  if ((inx) >= RX_DESC_CNT)\
    (inx) = ((inx) - RX_DESC_CNT);\
} while (0)

#define DECR_RX_DESC_INDEX(inx) do {\
	(inx)--;\
	if ((inx) < 0)\
		(inx) = (RX_DESC_CNT + (inx));\
} while (0)

#define INCR_RX_LOCAL_INDEX(inx, offset)\
	(((inx) + (offset)) >= RX_DESC_CNT ?\
	((inx) + (offset) - RX_DESC_CNT) : ((inx) + (offset)))

#define GET_CURRENT_RCVD_DESC_CNT(chInx) (pdata->rx_dma_ch[(chInx)].rx_desc_data.pkt_received)

#define GET_CURRENT_RCVD_LAST_DESC_INDEX(start_index, offset) (RX_DESC_CNT - 1)

#define GET_TX_DESC_IDX(chInx, desc) (((desc) - GET_TX_DESC_DMA_ADDR((chInx), 0))/(sizeof(struct s_TX_NORMAL_DESC)))

#define GET_RX_DESC_IDX(chInx, desc) (((desc) - GET_RX_DESC_DMA_ADDR((chInx), 0))/(sizeof(struct s_RX_NORMAL_DESC)))

/* Helper macro for handling coalesce parameters via ethtool */
/* Obtained by trial and error  */
#define DWC_ETH_QOS_OPTIMAL_DMA_RIWT_USEC  124
/* Max delay before RX interrupt after a pkt is received Max
 * delay in usecs is 1020 for 62.5MHz device clock */
#define DWC_ETH_QOS_MAX_DMA_RIWT  0xff
/* Max no of pkts to be received before an RX interrupt */
#define DWC_ETH_QOS_RX_MAX_FRAMES 16

#define DMA_BUSCFG_AXI_PBL_MASK 0xE

/* Helper macros for handling receive error */
#define DWC_ETH_QOS_RX_LENGTH_ERR        0x00000001
#define DWC_ETH_QOS_RX_BUF_OVERFLOW_ERR  0x00000002
#define DWC_ETH_QOS_RX_CRC_ERR           0x00000004
#define DWC_ETH_QOS_RX_FRAME_ERR         0x00000008
#define DWC_ETH_QOS_RX_FIFO_OVERFLOW_ERR 0x00000010
#define DWC_ETH_QOS_RX_MISSED_PKT_ERR    0x00000020

#define DWC_ETH_QOS_RX_CHECKSUM_DONE 0x00000001
#define DWC_ETH_QOS_RX_VLAN_PKT      0x00000002

/* MAC Time stamp contorl reg bit fields */
#define MAC_TCR_TSENA         0x00000001 /* Enable timestamp */
#define MAC_TCR_TSCFUPDT      0x00000002 /* Enable Fine Timestamp Update */
#define MAC_TCR_TSENALL       0x00000100 /* Enable timestamping for all packets */
#define MAC_TCR_TSCTRLSSR     0x00000200 /* Enable Timestamp Digitla Contorl (1ns accuracy )*/
#define MAC_TCR_TSVER2ENA     0x00000400 /* Enable PTP packet processing for Version 2 Formate */
#define MAC_TCR_TSIPENA       0x00000800 /* Enable processing of PTP over Ethernet Packets */
#define MAC_TCR_TSIPV6ENA     0x00001000 /* Enable processing of PTP Packets sent over IPv6-UDP Packets */
#define MAC_TCR_TSIPV4ENA     0x00002000 /* Enable processing of PTP Packets sent over IPv4-UDP Packets */
#define MAC_TCR_TSEVENTENA    0x00004000 /* Enable Timestamp Snapshot for Event Messages */
#define MAC_TCR_TSMASTERENA   0x00008000 /* Enable snapshot for Message Relevent to Master */
#define MAC_TCR_SNAPTYPSEL_1  0x00010000 /* select PTP packets for taking snapshots */
#define MAC_TCR_SNAPTYPSEL_2  0x00020000
#define MAC_TCR_SNAPTYPSEL_3  0x00030000
#define MAC_TCR_AV8021ASMEN   0x10000000 /* Enable AV 802.1AS Mode */

/* PTP Offloading control register bits (MAC_PTO_control)*/
#define MAC_PTOCR_PTOEN		  0x00000001 /* PTP offload Enable */
#define MAC_PTOCR_ASYNCEN	  0x00000002 /* Automatic PTP Sync message enable */
#define MAC_PTOCR_APDREQEN	  0x00000004 /* Automatic PTP Pdelay_Req message enable */


/* Hash Table Reg count */
#define DWC_ETH_QOS_HTR_CNT (pdata->max_hash_table_size/32)

/* For handling VLAN filtering */
#define DWC_ETH_QOS_VLAN_PERFECT_FILTERING 0
#define DWC_ETH_QOS_VLAN_HASH_FILTERING 1

/* For handling differnet PHY interfaces */
#define DWC_ETH_QOS_GMII_MII	0x0
#define DWC_ETH_QOS_RGMII	0x1
#define DWC_ETH_QOS_SGMII	0x2
#define DWC_ETH_QOS_TBI		0x3
#define DWC_ETH_QOS_RMII	0x4
#define DWC_ETH_QOS_RTBI	0x5
#define DWC_ETH_QOS_SMII	0x6
#define DWC_ETH_QOS_RevMII	0x7

/* for EEE */
#define DWC_ETH_QOS_DEFAULT_LPI_LS_TIMER 0x3E8 /* 1000 in decimal */
#define DWC_ETH_QOS_DEFAULT_LPI_TWT_TIMER 0x0

#define DWC_ETH_QOS_DEFAULT_LPI_TIMER 1000 /* LPI Tx local expiration time in msec */
#define DWC_ETH_QOS_LPI_TIMER(x) (jiffies + msecs_to_jiffies(x))

/* Error and status macros defined below */
#define E_DMA_TX_TS         6   
#define E_DMA_TX_UNF        7   
#define E_DMA_RX_UNF        8   
#define E_DMA_RX_TS         9   
#define E_DMA_TX_FE        10  
#define E_DMA_RX_FE        12  

#define S_MAC_ISR_PMTIS     11

/* Neutrino register space is 64 bits. */
#ifndef CONFIG_ARCH_DMA_ADDR_T_64BIT
#define CONFIG_ARCH_DMA_ADDR_T_64BIT
#endif

/* C data types typedefs */

typedef unsigned short BOOL;
typedef char CHAR;
typedef char *CHARP;
typedef double DOUBLE;
typedef double *DOUBLEP;
typedef float FLOAT;
typedef float *FLOATP;
typedef int INT;
typedef int *INTP;
typedef long LONG;
typedef long *LONGP;
typedef short SHORT;
typedef short *SHORTP;
typedef unsigned UINT;
typedef unsigned *UINTP;
typedef unsigned char UCHAR;
typedef unsigned char *UCHARP;
typedef unsigned long ULONG;
typedef unsigned long *ULONGP;
typedef unsigned long long ULONG_LONG;
typedef unsigned short USHORT;
typedef unsigned short *USHORTP;
typedef void VOID;
typedef void *VOIDP;

struct s_RX_CONTEXT_DESC {
	UINT RDES0;
	UINT RDES1;
	UINT RDES2;
	UINT RDES3;
};

typedef struct s_RX_CONTEXT_DESC t_RX_CONTEXT_DESC;

struct s_TX_CONTEXT_DESC {
	UINT TDES0;
	UINT TDES1;
	UINT TDES2;
	UINT TDES3;
};

typedef struct s_TX_CONTEXT_DESC t_TX_CONTEXT_DESC;

struct s_RX_NORMAL_DESC {
	UINT RDES0;
	UINT RDES1;
	UINT RDES2;
	UINT RDES3;
};

typedef struct s_RX_NORMAL_DESC t_RX_NORMAL_DESC;

struct s_TX_NORMAL_DESC {
	UINT TDES0;
	UINT TDES1;
	UINT TDES2;
	UINT TDES3;
};

typedef struct s_TX_NORMAL_DESC t_TX_NORMAL_DESC;

struct s_tx_error_counters {
	UINT tx_errors;
};

typedef struct s_tx_error_counters t_tx_error_counters;

struct s_rx_error_counters {
	UINT rx_errors;
};

typedef struct s_rx_error_counters t_rx_error_counters;

struct s_rx_pkt_features {
	UINT pkt_attributes;
	UINT vlan_tag;
};

typedef struct s_rx_pkt_features t_rx_pkt_features;

struct s_tx_pkt_features {
	UINT pkt_attributes;
	UINT vlan_tag;
	ULONG mss;
	ULONG hdr_len;
	ULONG pay_len;
	UCHAR ipcss;
	UCHAR ipcso;
	USHORT ipcse;
	UCHAR tucss;
	UCHAR tucso;
	USHORT tucse;
	UINT pkt_type;
  ULONG tcp_hdr_len;
	UINT launch_time;
};

typedef struct s_tx_pkt_features t_tx_pkt_features;

typedef enum {
	eDWC_ETH_QOS_DMA_ISR_DC0IS,
	eDWC_ETH_QOS_DMA_SR0_TI,
	eDWC_ETH_QOS_DMA_SR0_TPS,
	eDWC_ETH_QOS_DMA_SR0_TBU,
	eDWC_ETH_QOS_DMA_SR0_RI,
	eDWC_ETH_QOS_DMA_SR0_RBU,
	eDWC_ETH_QOS_DMA_SR0_RPS,
	eDWC_ETH_QOS_DMA_SR0_FBE,
	eDWC_ETH_QOS_ALL
} e_DWC_ETH_QOS_int_id;

typedef enum {
	eDWC_ETH_QOS_256 = 0x0,
	eDWC_ETH_QOS_512 = 0x1,
	eDWC_ETH_QOS_1k = 0x3,
	eDWC_ETH_QOS_2k = 0x7,
	eDWC_ETH_QOS_4k = 0xf,
	eDWC_ETH_QOS_8k = 0x1f,
	eDWC_ETH_QOS_16k = 0x3f,
	eDWC_ETH_QOS_32k = 0x7f
} eDWC_ETH_QOS_mtl_fifo_size;

/* do forward declaration of private data structure */
struct DWC_ETH_QOS_prv_data;
struct DWC_ETH_QOS_tx_wrapper_descriptor;

struct hw_if_struct {

	INT(*tx_complete) (struct s_TX_NORMAL_DESC *);
	INT(*tx_window_error) (struct s_TX_NORMAL_DESC *);
	INT(*tx_aborted_error) (struct s_TX_NORMAL_DESC *);
	INT(*tx_carrier_lost_error) (struct s_TX_NORMAL_DESC *);
	INT(*tx_fifo_underrun) (struct s_TX_NORMAL_DESC *);
	INT(*tx_get_collision_count) (struct s_TX_NORMAL_DESC *);
	INT(*tx_handle_aborted_error) (struct s_TX_NORMAL_DESC *);
	INT(*tx_update_fifo_threshold) (struct s_TX_NORMAL_DESC *);
	/*tx threshold config */
	INT(*tx_config_threshold) (UINT);

	INT(*set_promiscuous_mode) (struct DWC_ETH_QOS_prv_data *);
	INT(*set_all_multicast_mode) (struct DWC_ETH_QOS_prv_data *);
	INT(*set_multicast_list_mode) (struct DWC_ETH_QOS_prv_data *);
	INT(*set_unicast_mode) (struct DWC_ETH_QOS_prv_data *);

	INT(*enable_rx_csum) (struct DWC_ETH_QOS_prv_data *);
	INT(*disable_rx_csum) (struct DWC_ETH_QOS_prv_data *);
	INT(*get_rx_csum_status) (struct DWC_ETH_QOS_prv_data *);

	INT(*read_phy_regs) (INT, INT, INT*, struct DWC_ETH_QOS_prv_data *);
	INT(*write_phy_regs) (INT, INT, INT, struct DWC_ETH_QOS_prv_data *);
	INT(*set_full_duplex) (struct DWC_ETH_QOS_prv_data *);
	INT(*set_half_duplex) (struct DWC_ETH_QOS_prv_data *);
	INT(*set_mii_speed_100) (struct DWC_ETH_QOS_prv_data *);
	INT(*set_mii_speed_10) (struct DWC_ETH_QOS_prv_data *);
	INT(*set_gmii_speed) (struct DWC_ETH_QOS_prv_data *);
	/* for PMT */
	INT(*start_dma_rx) (UINT, struct DWC_ETH_QOS_prv_data *);
	INT(*stop_dma_rx) (UINT, struct DWC_ETH_QOS_prv_data *);
	INT(*start_dma_tx) (UINT, struct DWC_ETH_QOS_prv_data *);
	INT(*stop_dma_tx) (UINT, struct DWC_ETH_QOS_prv_data *);
	INT(*start_mac_tx_rx) (struct DWC_ETH_QOS_prv_data *);
	INT(*stop_mac_tx_rx) (struct DWC_ETH_QOS_prv_data *);

	INT(*init) (struct DWC_ETH_QOS_prv_data *);
	INT(*exit) (struct DWC_ETH_QOS_prv_data *);
	INT(*enable_int) (e_DWC_ETH_QOS_int_id);
	INT(*disable_int) (e_DWC_ETH_QOS_int_id);
	void (*pre_xmit) (struct DWC_ETH_QOS_prv_data *, UINT chInx);
	void (*dev_read) (struct DWC_ETH_QOS_prv_data *, UINT chInx);
	void (*tx_desc_init) (struct DWC_ETH_QOS_prv_data *, UINT chInx);
	void (*rx_desc_init) (struct DWC_ETH_QOS_prv_data *, UINT chInx);
	void (*rx_desc_reset) (UINT, struct DWC_ETH_QOS_prv_data *,
			       UINT, UINT chInx);
	 INT(*tx_desc_reset) (UINT, struct DWC_ETH_QOS_prv_data *, UINT chInx);
	/* last tx segmnet reports the tx status */
	 INT(*get_tx_desc_ls) (struct s_TX_NORMAL_DESC *);
	 INT(*get_tx_desc_ctxt) (struct s_TX_NORMAL_DESC *);
	 void (*update_rx_tail_ptr) (unsigned int chInx, unsigned int dma_addr, struct DWC_ETH_QOS_prv_data *);

	/* for FLOW ctrl */
	 INT(*enable_rx_flow_ctrl) (struct DWC_ETH_QOS_prv_data *);
	 INT(*disable_rx_flow_ctrl) (struct DWC_ETH_QOS_prv_data *);
	 INT(*enable_tx_flow_ctrl) (UINT, struct DWC_ETH_QOS_prv_data *);
	 INT(*disable_tx_flow_ctrl) (UINT, struct DWC_ETH_QOS_prv_data *);

	/* for PMT operations */
	 INT(*enable_magic_pmt) (struct DWC_ETH_QOS_prv_data *);
	 INT(*disable_magic_pmt) (struct DWC_ETH_QOS_prv_data *);
	 INT(*enable_remote_pmt) (struct DWC_ETH_QOS_prv_data *);
	 INT(*disable_remote_pmt) (struct DWC_ETH_QOS_prv_data *);
	 INT(*configure_rwk_filter) (UINT *, UINT, struct DWC_ETH_QOS_prv_data *);

	/* for RX watchdog timer */
	 INT(*config_rx_watchdog) (UINT, u32 riwt, struct DWC_ETH_QOS_prv_data *);

	/* for RX and TX threshold config */
	 INT(*config_rx_threshold) (UINT ch_no, UINT val, struct DWC_ETH_QOS_prv_data *);
	 INT(*config_tx_threshold) (UINT ch_no, UINT val, struct DWC_ETH_QOS_prv_data *);

	/* for RX and TX Store and Forward Mode config */
	 INT(*config_rsf_mode) (UINT ch_no, UINT val, struct DWC_ETH_QOS_prv_data *);
	 INT(*config_tsf_mode) (UINT ch_no, UINT val, struct DWC_ETH_QOS_prv_data *);

	/* for TX DMA Operate on Second Frame config */
	 INT(*config_osf_mode) (UINT ch_no, UINT val, struct DWC_ETH_QOS_prv_data *);

	/* for INCR/INCRX config */
	 INT(*config_incr_incrx_mode) (UINT val, struct DWC_ETH_QOS_prv_data *);
	/* for AXI PBL config */
	INT(*config_axi_pbl_val) (UINT val, struct DWC_ETH_QOS_prv_data *);
	/* for AXI WORL config */
	INT(*config_axi_worl_val) (UINT val, struct DWC_ETH_QOS_prv_data *);
	/* for AXI RORL config */
	INT(*config_axi_rorl_val) (UINT val, struct DWC_ETH_QOS_prv_data *);

	/* for RX and TX PBL config */
	 INT(*config_rx_pbl_val) (UINT ch_no, UINT val, struct DWC_ETH_QOS_prv_data *pdata);
	 INT(*get_rx_pbl_val) (UINT ch_no, struct DWC_ETH_QOS_prv_data *pdata);
	 INT(*config_tx_pbl_val) (UINT ch_no, UINT val, struct DWC_ETH_QOS_prv_data *pdata);
	 INT(*get_tx_pbl_val) (UINT ch_no, struct DWC_ETH_QOS_prv_data *pdata);
	 INT(*config_pblx8) (UINT ch_no, UINT val);

	/* for TX vlan control */
	 VOID(*enable_vlan_reg_control) (struct DWC_ETH_QOS_tx_wrapper_descriptor *desc_data, struct DWC_ETH_QOS_prv_data *);
	 VOID(*enable_vlan_desc_control) (struct DWC_ETH_QOS_prv_data *pdata);

	/* for rx vlan stripping */
//	 VOID(*config_rx_outer_vlan_stripping) (u32);
//	 VOID(*config_rx_inner_vlan_stripping) (u32);

	/* for sa(source address) insert/replace */
	 VOID(*configure_mac_addr0_reg) (UCHAR *, struct DWC_ETH_QOS_prv_data *pdata);
	 VOID(*configure_mac_addr1_reg) (UCHAR *, struct DWC_ETH_QOS_prv_data *pdata);
	 VOID(*configure_sa_via_reg) (u32, struct DWC_ETH_QOS_prv_data *pdata);

	/* for handling multi-queue */
	INT(*disable_rx_interrupt)(UINT, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*enable_rx_interrupt)(UINT, struct DWC_ETH_QOS_prv_data *pdata);

	/* for handling MMC */
	INT(*disable_mmc_interrupts)(struct DWC_ETH_QOS_prv_data *pdata);
	INT(*config_mmc_counters)(struct DWC_ETH_QOS_prv_data *pdata);

	/* for handling DCB and AVB */
	INT(*set_dcb_algorithm)(UCHAR dcb_algorithm, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*set_dcb_queue_weight)(UINT chInx, UINT q_weight, struct DWC_ETH_QOS_prv_data *pdata);

	INT(*set_tx_queue_operating_mode)(UINT chInx, UINT q_mode, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*set_avb_algorithm)(UINT chInx, UCHAR avb_algorithm, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*config_credit_control)(UINT chInx, UINT cc, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*config_send_slope)(UINT chInx, UINT send_slope, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*config_idle_slope)(UINT chInx, UINT idle_slope, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*config_high_credit)(UINT chInx, UINT hi_credit, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*config_low_credit)(UINT chInx, UINT lo_credit, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*config_slot_num_check)(UINT chInx, UCHAR slot_check);
	INT(*config_advance_slot_num_check)(UINT chInx, UCHAR adv_slot_check);

	/* for hw time stamping */
	INT(*config_hw_time_stamping)(UINT, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*config_sub_second_increment)(unsigned long ptp_clock, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*init_systime)(UINT, UINT, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*config_addend)(UINT, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*adjust_systime)(UINT, UINT, INT, bool, struct DWC_ETH_QOS_prv_data *pdata);
	ULONG_LONG(*get_systime)(struct DWC_ETH_QOS_prv_data *pdata);
	UINT(*get_tx_tstamp_status)(struct s_TX_NORMAL_DESC *txdesc);
	ULONG_LONG(*get_tx_tstamp)(struct s_TX_NORMAL_DESC *txdesc);
	UINT(*get_tx_tstamp_status_via_reg)(struct DWC_ETH_QOS_prv_data *pdata);
	ULONG_LONG(*get_tx_tstamp_via_reg)(struct DWC_ETH_QOS_prv_data *pdata);
	UINT(*rx_tstamp_available)(struct s_RX_NORMAL_DESC *rxdesc);
	UINT(*get_rx_tstamp_status)(struct s_RX_CONTEXT_DESC *rxdesc);
	ULONG_LONG(*get_rx_tstamp)(struct s_RX_CONTEXT_DESC *rxdesc);
	INT(*drop_tx_status_enabled)(struct DWC_ETH_QOS_prv_data *pdata);

	/* for l2, l3 and l4 layer filtering */
	INT(*config_l2_da_perfect_inverse_match)(INT perfect_inverse_match, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*update_mac_addr3_31_low_high_reg)(INT idx, UCHAR addr[], struct DWC_ETH_QOS_prv_data *pdata);
	INT(*update_hash_table_reg)(INT idx, UINT data, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*config_mac_pkt_filter_reg)(UCHAR, UCHAR, UCHAR, UCHAR, UCHAR, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*config_l3_l4_filter_enable)(INT, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*config_l3_filters)(INT filter_no, INT enb_dis, INT ipv4_ipv6_match,
                     INT src_dst_addr_match, INT perfect_inverse_match, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*update_ip4_addr0)(INT filter_no, UCHAR addr[], struct DWC_ETH_QOS_prv_data *pdata);
	INT(*update_ip4_addr1)(INT filter_no, UCHAR addr[], struct DWC_ETH_QOS_prv_data *pdata);
	INT(*update_ip6_addr)(INT filter_no, USHORT addr[], struct DWC_ETH_QOS_prv_data *pdata);
	INT(*config_l4_filters)(INT filter_no, INT enb_dis,
		INT tcp_udp_match, INT src_dst_port_match,
		INT perfect_inverse_match, struct DWC_ETH_QOS_prv_data *pdata);
	INT(*update_l4_sa_port_no)(INT filter_no, USHORT port_no, struct DWC_ETH_QOS_prv_data *);
	INT(*update_l4_da_port_no)(INT filter_no, USHORT port_no, struct DWC_ETH_QOS_prv_data *);

	/* for VLAN filtering */
	INT(*get_vlan_hash_table_reg)(struct DWC_ETH_QOS_prv_data *);
	INT(*update_vlan_hash_table_reg)(USHORT data, struct DWC_ETH_QOS_prv_data *);
	INT(*update_vlan_id)(USHORT vid, struct DWC_ETH_QOS_prv_data *);
	INT(*config_vlan_filtering)(INT filter_enb_dis,
				INT perfect_hash_filtering,
				INT perfect_inverse_match, struct DWC_ETH_QOS_prv_data *);
    INT(*config_mac_for_vlan_pkt)(struct DWC_ETH_QOS_prv_data *);
	UINT(*get_vlan_tag_comparison)(struct DWC_ETH_QOS_prv_data *);

	/* for differnet PHY interconnect */
	INT(*control_an)(bool enable, bool restart, struct DWC_ETH_QOS_prv_data *);
	INT(*get_an_adv_pause_param)(struct DWC_ETH_QOS_prv_data *);
	INT(*get_an_adv_duplex_param)(struct DWC_ETH_QOS_prv_data *);
	INT(*get_lp_an_adv_pause_param)(struct DWC_ETH_QOS_prv_data *);
	INT(*get_lp_an_adv_duplex_param)(struct DWC_ETH_QOS_prv_data *);

	/* for EEE */
	INT(*set_eee_mode)(struct DWC_ETH_QOS_prv_data *);
	INT(*reset_eee_mode)(struct DWC_ETH_QOS_prv_data *);
	INT(*set_eee_pls)(int phy_link, struct DWC_ETH_QOS_prv_data *);
	INT(*set_eee_timer)(int lpi_lst, int lpi_twt, struct DWC_ETH_QOS_prv_data *);
	u32(*get_lpi_status)(struct DWC_ETH_QOS_prv_data *);
	INT(*set_lpi_tx_automate)(struct DWC_ETH_QOS_prv_data *);

	/* for ARP */
	INT(*config_arp_offload)(int enb_dis, struct DWC_ETH_QOS_prv_data *);
	INT(*update_arp_offload_ip_addr)(UCHAR addr[], struct DWC_ETH_QOS_prv_data *);

	/* for MAC loopback */
	INT(*config_mac_loopback_mode)(UINT, struct DWC_ETH_QOS_prv_data *);

	/* for MAC Double VLAN Processing config */
	INT(*config_tx_outer_vlan)(UINT op_type, UINT outer_vlt, struct DWC_ETH_QOS_prv_data *);
	INT(*config_tx_inner_vlan)(UINT op_type, UINT inner_vlt, struct DWC_ETH_QOS_prv_data *);
	INT(*config_svlan)(UINT, struct DWC_ETH_QOS_prv_data *);
	VOID(*config_dvlan)(bool enb_dis, struct DWC_ETH_QOS_prv_data *);
	VOID(*config_rx_outer_vlan_stripping)(u32, struct DWC_ETH_QOS_prv_data *);
	VOID(*config_rx_inner_vlan_stripping)(u32, struct DWC_ETH_QOS_prv_data *);

	/* for PFC */
	void (*config_pfc)(int enb_dis, struct DWC_ETH_QOS_prv_data *);
    
    /* for PTP offloading */
	VOID(*config_ptpoffload_engine)(UINT, UINT, struct DWC_ETH_QOS_prv_data *);

    /* for Neutrino Wrapper */
    INT(*ntn_mac_clock_config)(UINT, struct DWC_ETH_QOS_prv_data *);
    INT(*ntn_mac_reset_config)(UINT, struct DWC_ETH_QOS_prv_data *);

    /* for PCIe tamap */
    void (*ntn_config_tamap)(UINT, u64, u64, UINT, struct DWC_ETH_QOS_prv_data *);

    /* for register read-write */
    UINT (*ntn_reg_rd)(UINT, INT, struct DWC_ETH_QOS_prv_data *);
    void (*ntn_reg_wr)(UINT, UINT, INT, struct DWC_ETH_QOS_prv_data *);
	/* Neutrino Wrapper Timestamp Ignore logic enable disable*/
	INT(*ntn_wrap_ts_ignore_config)(UINT, struct DWC_ETH_QOS_prv_data *);
	/* Set TX CLK for EMAC based on negotiated speed */	
	INT(*ntn_set_tx_clk_125MHz)(struct DWC_ETH_QOS_prv_data *);
	INT(*ntn_set_tx_clk_25MHz)(struct DWC_ETH_QOS_prv_data *);
	INT(*ntn_set_tx_clk_2_5MHz)(struct DWC_ETH_QOS_prv_data *);
};

/* wrapper buffer structure to hold transmit pkt details */
struct DWC_ETH_QOS_tx_buffer {
	dma_addr_t dma;		/* dma address of skb */
	struct sk_buff *skb;	/* virtual address of skb */
	unsigned short len;	/* length of first skb */
	unsigned char buf1_mapped_as_page;

	dma_addr_t dma2; /* dam address of second skb */
	unsigned short len2; /* length of second skb */
	unsigned char buf2_mapped_as_page;

#ifdef NTN_TX_DATA_BUF_IN_SRAM
	void* dma_virt;
	dma_addr_t dma_iommu;		/* physical address of skb */
	void* dma2_virt;
	dma_addr_t dma2_iommu;      /* physical address of second skb */
#endif //NTN_TX_DATA_BUF_IN_SRAM

};

struct DWC_ETH_QOS_tx_wrapper_descriptor {
	char *desc_name;	/* ID of descriptor */

	void *tx_desc_ptrs[TX_DESC_CNT];
	dma_addr_t tx_desc_dma_addrs[TX_DESC_CNT];

	struct DWC_ETH_QOS_tx_buffer *tx_buf_ptrs[TX_DESC_CNT];

	unsigned char contigous_mem;

	int cur_tx;	/* always gives index of desc which has to
				be used for current xfer */
	int dirty_tx;	/* always gives index of desc which has to
				be checked for xfer complete */
	unsigned int free_desc_cnt;	/* always gives total number of available
					free desc count for driver */
	unsigned int tx_pkt_queued;	/* always gives total number of packets
					queued for transmission */
	unsigned int queue_stopped;
	int packet_count;

	UINT tx_threshold_val;	/* contain bit value for TX threshold */
	UINT tsf_on;		/* set to 1 if TSF is enabled else set to 0 */
	UINT osf_on;		/* set to 1 if OSF is enabled else set to 0 */
	UINT tx_pbl;

	/* for tx vlan delete/insert/replace */
	u32 tx_vlan_tag_via_reg;
	u32 tx_vlan_tag_ctrl;

	USHORT vlan_tag_id;
	UINT vlan_tag_present;

	/* for VLAN context descriptor operation */
	u32 context_setup;

	/* for TSO */
	u32 default_mss;
};

struct DWC_ETH_QOS_tx_dma_ch {
	/* Tx descriptors */
	struct DWC_ETH_QOS_tx_wrapper_descriptor tx_desc_data;
	int q_op_mode;
};

/* wrapper buffer structure to hold received pkt details */
struct DWC_ETH_QOS_rx_buffer {
	dma_addr_t dma;		/* dma address of skb */
	struct sk_buff *skb;	/* virtual address of skb */
	unsigned short len;	/* length of received packet */
	struct page *page;	/* page address */
	unsigned char mapped_as_page;
	bool good_pkt;		/* set to 1 if it is good packet else
				set to 0 */
	unsigned int inte;	/* set to non-zero if INTE is set for
				corresponding desc */

	dma_addr_t dma2;	/* dma address of second skb */
	struct page *page2;	/* page address of second buffer */
	unsigned short len2;	/* length of received packet-second buffer */

    	unsigned char* skb_temp_data_ptr;
#ifdef NTN_RX_DATA_BUF_IN_SRAM
	dma_addr_t dma_iommu;		
#endif //NTN_RX_DATA_BUF_IN_SRAM
};

struct DWC_ETH_QOS_rx_wrapper_descriptor {
	char *desc_name;	/* ID of descriptor */

	void *rx_desc_ptrs[RX_DESC_CNT];
	dma_addr_t rx_desc_dma_addrs[RX_DESC_CNT];

	struct DWC_ETH_QOS_rx_buffer *rx_buf_ptrs[RX_DESC_CNT];

	unsigned char contigous_mem;

	int cur_rx;	/* always gives index of desc which needs to
				be checked for packet availabilty */
	int dirty_rx;
	unsigned int pkt_received;	/* always gives total number of packets
					received from device in one RX interrupt */
	unsigned int skb_realloc_idx;
	unsigned int skb_realloc_threshold;

	/* for rx coalesce schem */
	int use_riwt;		/* set to 1 if RX watchdog timer should be used
				for RX interrupt mitigation */
	u32 rx_riwt;
	u32 rx_coal_frames;	/* Max no of pkts to be received before
				an RX interrupt */

	UINT rx_threshold_val;	/* contain bit vlaue for RX threshold */
	UINT rsf_on;		/* set to 1 if RSF is enabled else set to 0 */
	UINT rx_pbl;

	struct sk_buff *skb_top;	/* points to first skb in the chain
					in case of jumbo pkts */

	/* for rx vlan stripping */
	u32 rx_inner_vlan_strip;
	u32 rx_outer_vlan_strip;
};

struct DWC_ETH_QOS_rx_dma_ch {
	/* Rx descriptors */
	struct DWC_ETH_QOS_rx_wrapper_descriptor rx_desc_data;
	struct napi_struct napi;
	struct DWC_ETH_QOS_prv_data *pdata;

	struct net_lro_mgr lro_mgr;
	struct net_lro_desc lro_arr[DWC_ETH_QOS_MAX_LRO_DESC];
	int lro_flush_needed;
};

struct desc_if_struct {
	INT(*alloc_queue_struct) (struct DWC_ETH_QOS_prv_data *);
	void(*free_queue_struct) (struct DWC_ETH_QOS_prv_data *);
	INT(*alloc_buff_and_desc) (struct DWC_ETH_QOS_prv_data *);
	void (*realloc_skb) (struct DWC_ETH_QOS_prv_data *, UINT);
	void (*unmap_rx_skb) (struct DWC_ETH_QOS_prv_data *,
			      struct DWC_ETH_QOS_rx_buffer *);
	void (*unmap_tx_skb) (struct DWC_ETH_QOS_prv_data *,
			      struct DWC_ETH_QOS_tx_buffer *);
	unsigned int (*map_tx_skb) (struct net_device *, struct sk_buff *);
	void (*tx_free_mem) (struct DWC_ETH_QOS_prv_data *);
	void (*rx_free_mem) (struct DWC_ETH_QOS_prv_data *);
	void (*wrapper_tx_desc_init) (struct DWC_ETH_QOS_prv_data *);
	void (*wrapper_tx_desc_init_single_q) (struct DWC_ETH_QOS_prv_data *,
					       UINT);
	void (*wrapper_rx_desc_init) (struct DWC_ETH_QOS_prv_data *);
	void (*wrapper_rx_desc_init_single_q) (struct DWC_ETH_QOS_prv_data *,
					       UINT);

	void (*rx_skb_free_mem) (struct DWC_ETH_QOS_prv_data *, UINT);
	void (*rx_skb_free_mem_single_q) (struct DWC_ETH_QOS_prv_data *, UINT);
	void (*tx_skb_free_mem) (struct DWC_ETH_QOS_prv_data *, UINT);
	void (*tx_skb_free_mem_single_q) (struct DWC_ETH_QOS_prv_data *, UINT);

	int (*handle_tso) (struct net_device *dev, struct sk_buff *skb);
};

/*
 * This structure contains different flags and each flags will indicates
 * different hardware features.
 */
struct DWC_ETH_QOS_hw_features {
	/* HW Feature Register0 */
	unsigned int mii_sel;	/* 10/100 Mbps support */
	unsigned int gmii_sel;	/* 1000 Mbps support */
	unsigned int hd_sel;	/* Half-duplex support */
	unsigned int pcs_sel;	/* PCS registers(TBI, SGMII or RTBI PHY
				interface) */
	unsigned int vlan_hash_en;	/* VLAN Hash filter selected */
	unsigned int sma_sel;	/* SMA(MDIO) Interface */
	unsigned int rwk_sel;	/* PMT remote wake-up packet */
	unsigned int mgk_sel;	/* PMT magic packet */
	unsigned int mmc_sel;	/* RMON module */
	unsigned int arp_offld_en;	/* ARP Offload features is selected */
	unsigned int ts_sel;	/* IEEE 1588-2008 Adavanced timestamp */
	unsigned int eee_sel;	/* Energy Efficient Ethernet is enabled */
	unsigned int tx_coe_sel;	/* Tx Checksum Offload is enabled */
	unsigned int rx_coe_sel;	/* Rx Checksum Offload is enabled */
	unsigned int mac_addr16_sel;	/* MAC Addresses 1-16 are selected */
	unsigned int mac_addr32_sel;	/* MAC Addresses 32-63 are selected */
	unsigned int mac_addr64_sel;	/* MAC Addresses 64-127 are selected */
	unsigned int tsstssel;	/* Timestamp System Time Source */
	unsigned int speed_sel;	/* Speed Select */
	unsigned int sa_vlan_ins;	/* Source Address or VLAN Insertion */
	unsigned int act_phy_sel;	/* Active PHY Selected */

	/* HW Feature Register1 */
	unsigned int rx_fifo_size;	/* MTL Receive FIFO Size */
	unsigned int tx_fifo_size;	/* MTL Transmit FIFO Size */
	unsigned int adv_ts_hword;	/* Advance timestamping High Word
					selected */
	unsigned int dcb_en;	/* DCB Feature Enable */
	unsigned int sph_en;	/* Split Header Feature Enable */
	unsigned int tso_en;	/* TCP Segmentation Offload Enable */
	unsigned int dma_debug_gen;	/* DMA debug registers are enabled */
	unsigned int av_sel;	/* AV Feature Enabled */
	unsigned int lp_mode_en;	/* Low Power Mode Enabled */
	unsigned int hash_tbl_sz;	/* Hash Table Size */
	unsigned int l3l4_filter_num;	/* Total number of L3-L4 Filters */

	/* HW Feature Register2 */
	unsigned int rx_q_cnt;	/* Number of MTL Receive Queues */
	unsigned int tx_q_cnt;	/* Number of MTL Transmit Queues */
	unsigned int rx_ch_cnt;	/* Number of DMA Receive Channels */
	unsigned int tx_ch_cnt;	/* Number of DMA Transmit Channels */
	unsigned int pps_out_num;	/* Number of PPS outputs */
	unsigned int aux_snap_num;	/* Number of Auxillary snapshot
					inputs */
};

/* structure to hold MMC values */
struct DWC_ETH_QOS_mmc_counters {
	/* MMC TX counters */
	unsigned long mmc_tx_octetcount_gb;
	unsigned long mmc_tx_framecount_gb;
	unsigned long mmc_tx_broadcastframe_g;
	unsigned long mmc_tx_multicastframe_g;
	unsigned long mmc_tx_64_octets_gb;
	unsigned long mmc_tx_65_to_127_octets_gb;
	unsigned long mmc_tx_128_to_255_octets_gb;
	unsigned long mmc_tx_256_to_511_octets_gb;
	unsigned long mmc_tx_512_to_1023_octets_gb;
	unsigned long mmc_tx_1024_to_max_octets_gb;
	unsigned long mmc_tx_unicast_gb;
	unsigned long mmc_tx_multicast_gb;
	unsigned long mmc_tx_broadcast_gb;
	unsigned long mmc_tx_underflow_error;
	unsigned long mmc_tx_singlecol_g;
	unsigned long mmc_tx_multicol_g;
	unsigned long mmc_tx_deferred;
	unsigned long mmc_tx_latecol;
	unsigned long mmc_tx_exesscol;
	unsigned long mmc_tx_carrier_error;
	unsigned long mmc_tx_octetcount_g;
	unsigned long mmc_tx_framecount_g;
	unsigned long mmc_tx_excessdef;
	unsigned long mmc_tx_pause_frame;
	unsigned long mmc_tx_vlan_frame_g;
	unsigned long mmc_tx_osize_frame_g;

	/* MMC RX counters */
	unsigned long mmc_rx_framecount_gb;
	unsigned long mmc_rx_octetcount_gb;
	unsigned long mmc_rx_octetcount_g;
	unsigned long mmc_rx_broadcastframe_g;
	unsigned long mmc_rx_multicastframe_g;
	unsigned long mmc_rx_crc_errror;
	unsigned long mmc_rx_align_error;
	unsigned long mmc_rx_run_error;
	unsigned long mmc_rx_jabber_error;
	unsigned long mmc_rx_undersize_g;
	unsigned long mmc_rx_oversize_g;
	unsigned long mmc_rx_64_octets_gb;
	unsigned long mmc_rx_65_to_127_octets_gb;
	unsigned long mmc_rx_128_to_255_octets_gb;
	unsigned long mmc_rx_256_to_511_octets_gb;
	unsigned long mmc_rx_512_to_1023_octets_gb;
	unsigned long mmc_rx_1024_to_max_octets_gb;
	unsigned long mmc_rx_unicast_g;
	unsigned long mmc_rx_length_error;
	unsigned long mmc_rx_outofrangetype;
	unsigned long mmc_rx_pause_frames;
	unsigned long mmc_rx_fifo_overflow;
	unsigned long mmc_rx_vlan_frames_gb;
	unsigned long mmc_rx_watchdog_error;
	unsigned long mmc_rx_receive_error;
	unsigned long mmc_rx_ctrl_frames_g;

	/* IPC */
	unsigned long mmc_rx_ipc_intr_mask;
	unsigned long mmc_rx_ipc_intr;

	/* IPv4 */
	unsigned long mmc_rx_ipv4_gd;
	unsigned long mmc_rx_ipv4_hderr;
	unsigned long mmc_rx_ipv4_nopay;
	unsigned long mmc_rx_ipv4_frag;
	unsigned long mmc_rx_ipv4_udsbl;

	/* IPV6 */
	unsigned long mmc_rx_ipv6_gd_octets;
	unsigned long mmc_rx_ipv6_hderr_octets;
	unsigned long mmc_rx_ipv6_nopay_octets;

	/* Protocols */
	unsigned long mmc_rx_udp_gd;
	unsigned long mmc_rx_udp_err;
	unsigned long mmc_rx_tcp_gd;
	unsigned long mmc_rx_tcp_err;
	unsigned long mmc_rx_icmp_gd;
	unsigned long mmc_rx_icmp_err;

	/* IPv4 */
	unsigned long mmc_rx_ipv4_gd_octets;
	unsigned long mmc_rx_ipv4_hderr_octets;
	unsigned long mmc_rx_ipv4_nopay_octets;
	unsigned long mmc_rx_ipv4_frag_octets;
	unsigned long mmc_rx_ipv4_udsbl_octets;

	/* IPV6 */
	unsigned long mmc_rx_ipv6_gd;
	unsigned long mmc_rx_ipv6_hderr;
	unsigned long mmc_rx_ipv6_nopay;

	/* Protocols */
	unsigned long mmc_rx_udp_gd_octets;
	unsigned long mmc_rx_udp_err_octets;
	unsigned long mmc_rx_tcp_gd_octets;
	unsigned long mmc_rx_tcp_err_octets;
	unsigned long mmc_rx_icmp_gd_octets;
	unsigned long mmc_rx_icmp_err_octets;
};

struct DWC_ETH_QOS_extra_stats {
	unsigned long q_re_alloc_rx_buf_failed[NTN_DMA_RX_CH_CNT];

	/* Tx/Rx IRQ error info */
	unsigned long tx_process_stopped_irq_n[NTN_DMA_TX_CH_CNT];
	unsigned long rx_process_stopped_irq_n[NTN_DMA_RX_CH_CNT];
	unsigned long tx_buf_unavailable_irq_n[NTN_DMA_TX_CH_CNT];
	unsigned long rx_buf_unavailable_irq_n[NTN_DMA_RX_CH_CNT];
	unsigned long rx_watchdog_irq_n;
	unsigned long fatal_bus_error_irq_n;
	unsigned long pmt_irq_n;
	/* Tx/Rx IRQ Events */
	unsigned long tx_normal_irq_n[NTN_DMA_TX_CH_CNT];
	unsigned long rx_normal_irq_n[NTN_DMA_RX_CH_CNT];
	unsigned long napi_poll_n;
	unsigned long tx_clean_n[NTN_DMA_TX_CH_CNT];
	/* EEE */
	unsigned long tx_path_in_lpi_mode_irq_n;
	unsigned long tx_path_exit_lpi_mode_irq_n;
	unsigned long rx_path_in_lpi_mode_irq_n;
	unsigned long rx_path_exit_lpi_mode_irq_n;
	/* Tx/Rx frames */
	unsigned long tx_pkt_n;
	unsigned long rx_pkt_n;
	unsigned long tx_vlan_pkt_n;
	unsigned long rx_vlan_pkt_n;
	unsigned long tx_timestamp_captured_n;
	unsigned long rx_timestamp_captured_n;
	unsigned long tx_tso_pkt_n;

	/* Tx/Rx frames per channels/queues */
	unsigned long q_tx_pkt_n[NTN_DMA_TX_CH_CNT];
	unsigned long q_rx_pkt_n[NTN_DMA_RX_CH_CNT];

	/* RX DMA Descriptors Status for all channels [0-5] */
	unsigned long rxch_status[NTN_DMA_RX_CH_CNT];
	unsigned long rxch_control[NTN_DMA_RX_CH_CNT];
	unsigned long rxch_intrmask[NTN_DMA_RX_CH_CNT];
	unsigned long rxch_desc_list_haddr[NTN_DMA_RX_CH_CNT];
	unsigned long rxch_desc_list_laddr[NTN_DMA_RX_CH_CNT];
	unsigned long rxch_desc_ring_len[NTN_DMA_RX_CH_CNT];
	unsigned long rxch_desc_curr[NTN_DMA_RX_CH_CNT];
	unsigned long rxch_desc_tail[NTN_DMA_RX_CH_CNT];
	unsigned long rxch_desc_buf_haddr[NTN_DMA_RX_CH_CNT];
	unsigned long rxch_desc_buf_laddr[NTN_DMA_RX_CH_CNT];
	unsigned long rxch_sw_cur_rx[NTN_DMA_RX_CH_CNT];	/* desc_data->cur_rx:  Software Checks this index for RX packet availability */
	unsigned long rxch_sw_dirty_rx[NTN_DMA_RX_CH_CNT];	/* desc_data->dirty_rx:Software tracks skb counter for recycling */

	/* TX DMA Descriptors Status for all channels [0-4] */
	unsigned long txch_status[NTN_DMA_TX_CH_CNT];
	unsigned long txch_control[NTN_DMA_TX_CH_CNT];
	unsigned long txch_intrmask[NTN_DMA_TX_CH_CNT];
	unsigned long txch_desc_list_haddr[NTN_DMA_TX_CH_CNT];
	unsigned long txch_desc_list_laddr[NTN_DMA_TX_CH_CNT];
	unsigned long txch_desc_ring_len[NTN_DMA_TX_CH_CNT];
	unsigned long txch_desc_curr[NTN_DMA_TX_CH_CNT];
	unsigned long txch_desc_tail[NTN_DMA_TX_CH_CNT];
	unsigned long txch_desc_buf_haddr[NTN_DMA_TX_CH_CNT];
	unsigned long txch_desc_buf_laddr[NTN_DMA_TX_CH_CNT];
	unsigned long txch_sw_cur_tx[NTN_DMA_TX_CH_CNT];     /* desc_data->cur_tx:  Software tracks the desc which has to be used for current xfer */
	unsigned long txch_sw_dirty_tx[NTN_DMA_TX_CH_CNT];   /* desc_data->dirty_tx:Software tracks the desc which has to be checked for xfer complete */

	/*M3 Firmware Counters*/
	unsigned long long m3_tick_cnt;
	unsigned long m3_wdt_cnt;
	unsigned long m3_msi_txch[NTN_DMA_TX_CH_CNT];
	unsigned long m3_msi_rxch[NTN_DMA_RX_CH_CNT];
};

struct DWC_ETH_QOS_prv_data {
	struct net_device *dev;
	struct pci_dev *pdev;
	struct platform_device *pfdev;

	spinlock_t lock;
	spinlock_t tx_lock;
	spinlock_t pmt_lock;
	UINT mem_start_addr;
	UINT mem_size;
	INT irq_number;
	struct hw_if_struct hw_if;
	struct desc_if_struct desc_if;

	struct s_tx_error_counters tx_error_counters;
	struct s_rx_error_counters rx_error_counters;
	struct s_rx_pkt_features rx_pkt_features;
	struct s_tx_pkt_features tx_pkt_features;

	/* TX Queue */
	struct DWC_ETH_QOS_tx_dma_ch *tx_dma_ch;
	UCHAR tx_dma_ch_cnt;
	UCHAR tx_q_for_host[NTN_TX_Q_CNT];
	UCHAR tx_dma_ch_for_host[NTN_DMA_TX_CH_CNT];	

	/* RX Queue */
	struct DWC_ETH_QOS_rx_dma_ch *rx_dma_ch;
	UCHAR rx_dma_ch_cnt;
	UCHAR rx_q_for_host[NTN_RX_Q_CNT];
	UCHAR rx_dma_ch_for_host[NTN_DMA_RX_CH_CNT];	

	struct mii_bus *mii;
	struct phy_device *phydev;
	int oldlink;
	int speed;
	int oldduplex;
	int phyaddr;
	int bus_id;
	u32 dev_state;
	u32 interface;

	/* saving state for Wake-on-LAN */
	int wolopts;

/* Helper macros for handling FLOW control in HW */
#define DWC_ETH_QOS_FLOW_CTRL_OFF 0
#define DWC_ETH_QOS_FLOW_CTRL_RX  1
#define DWC_ETH_QOS_FLOW_CTRL_TX  2
#define DWC_ETH_QOS_FLOW_CTRL_TX_RX (DWC_ETH_QOS_FLOW_CTRL_TX |\
					DWC_ETH_QOS_FLOW_CTRL_RX)

	unsigned int flow_ctrl;

	/* keeps track of previous programmed flow control options */
	unsigned int oldflow_ctrl;

	struct DWC_ETH_QOS_hw_features hw_feat;

	/* for sa(source address) insert/replace */
	u32 tx_sa_ctrl_via_desc;
	u32 tx_sa_ctrl_via_reg;
	unsigned char mac_addr[DWC_ETH_QOS_MAC_ADDR_LEN];

	/* keeps track of power mode for API based PMT control */
	u32 power_down;
	u32 power_down_type;

	/* AXI parameters */
	UINT incr_incrx;
	UINT axi_pbl;
	UINT axi_worl;
	UINT axi_rorl;

	/* for hanlding jumbo frames and split header feature on rx path */
	int (*clean_rx) (struct DWC_ETH_QOS_prv_data *pdata, int quota, UINT chInx);
	int (*alloc_rx_buf) (UINT chInx, struct DWC_ETH_QOS_prv_data *pdata,
			     struct DWC_ETH_QOS_rx_buffer *buffer, gfp_t gfp);
	unsigned int rx_buffer_len;

	/* variable frame burst size */
	UINT drop_tx_pktburstcnt;
	unsigned int mac_enable_count;	/* counter for enabling MAC transmit at
					drop tx packet  */

	struct DWC_ETH_QOS_mmc_counters mmc;
	struct DWC_ETH_QOS_extra_stats xstats;

	/* for MAC loopback */
	unsigned int mac_loopback_mode;

	/* for hw time stamping */
	unsigned char hwts_tx_en;
	unsigned char hwts_rx_en;
	struct ptp_clock *ptp_clock;
	struct ptp_clock_info ptp_clock_ops;
	spinlock_t ptp_lock; /* protects registers */
	unsigned int default_addend;
	bool one_nsec_accuracy; /* set to 1 if one nano second accuracy
				   is enabled else set to zero */

	/* for filtering */
	int max_hash_table_size;
	int max_addr_reg_cnt;

	/* L3/L4 filtering */
	unsigned int l3_l4_filter;

	unsigned char vlan_hash_filtering;
	unsigned int l2_filtering_mode; /* 0 - if perfect and 1 - if hash filtering */

	/* For handling PCS(TBI/RTBI/SGMII) and RGMII/SMII interface */
	unsigned int pcs_link;
	unsigned int pcs_duplex;
	unsigned int pcs_speed;
	unsigned int pause;
	unsigned int duplex;
	unsigned int lp_pause;
	unsigned int lp_duplex;

	/* for handling EEE */
	struct timer_list eee_ctrl_timer;
	bool tx_path_in_lpi_mode;
	bool use_lpi_tx_automate;
	int eee_enabled;
	int eee_active;
	int tx_lpi_timer;

	/* arp offload enable/disable. */
	u32 arp_offload;

	/* set to 1 when ptp offload is enabled, else 0. */
	u32 ptp_offload;
	/* ptp offloading mode - ORDINARY_SLAVE, ORDINARY_MASTER,
     * TRANSPARENT_SLAVE, TRANSPARENT_MASTER, PTOP_TRANSPERENT.
     * */
	u32 ptp_offloading_mode;


	/* For configuring double VLAN via descriptor/reg */
	int inner_vlan_tag;
	int outer_vlan_tag;
	/* op_type will be
	 * 0/1/2/3 for none/delet/insert/replace respectively
	 * */
	int op_type;
	/* in_out will be
	 * 1/2/3 for outer/inner/both respectively.
	 * */
	int in_out;
	/* 0 for via registers and 1 for via descriptor */
	int via_reg_or_desc;



	/* this variable will hold vlan table value if vlan hash filtering
	 * is enabled else hold vlan id that is programmed in HW. Same is
	 * used to configure back into HW when device is reset during
	 * jumbo/split-header features.
	 * */
	UINT vlan_ht_or_id;

	/* Used when LRO is enabled,
	 * set to 1 if skb has TCP payload else set to 0
	 * */
	int tcp_pkt;

    	/* This is added for neutrino. It represnts maximum interrupt supported by MSI */
    	int max_irq;

#ifdef NTN_TX_DATA_BUF_IN_SRAM
	struct dma_pool* tx_mem_pool;
#endif
#ifdef NTN_RX_DATA_BUF_IN_SRAM
	struct dma_pool* rx_mem_pool;
#endif

	/* for PHY loopback */
	unsigned int phy_loopback_mode;
	ULONG dwc_eth_ntn_FLASH_pci_base_addr;
	ULONG dwc_eth_ntn_SRAM_pci_base_addr_virt;
};

typedef enum {
	eSAVE,
	eRESTORE
} e_int_state;

/* Function prototypes*/

void DWC_ETH_QOS_init_function_ptrs_dev(struct hw_if_struct *);
void DWC_ETH_QOS_init_function_ptrs_desc(struct desc_if_struct *);
struct net_device_ops *DWC_ETH_QOS_get_netdev_ops(void);
struct ethtool_ops *DWC_ETH_QOS_get_ethtool_ops(void);
int DWC_ETH_QOS_poll_mq(struct napi_struct *, int);

void DWC_ETH_QOS_get_pdata(struct DWC_ETH_QOS_prv_data *pdata);

int DWC_ETH_QOS_mdio_register(struct net_device *dev);
void DWC_ETH_QOS_mdio_unregister(struct net_device *dev);
INT DWC_ETH_QOS_mdio_read_direct(struct DWC_ETH_QOS_prv_data *pdata,
				 int phyaddr, int phyreg, int *phydata);
INT DWC_ETH_QOS_mdio_write_direct(struct DWC_ETH_QOS_prv_data *pdata,
				  int phyaddr, int phyreg, int phydata);
void dbgpr_regs(void);
void dump_phy_registers(struct DWC_ETH_QOS_prv_data *);
void dump_tx_desc(struct DWC_ETH_QOS_prv_data *pdata, int first_desc_idx,
		  int last_desc_idx, int flag, UINT chInx);
void dump_rx_desc(UINT, struct s_RX_NORMAL_DESC *desc, int cur_rx);
void dump_emac_registers(struct DWC_ETH_QOS_prv_data *);
void print_pkt(struct sk_buff *skb, int len, bool tx_rx, int desc_idx);
#ifdef NTN_DRV_TEST_LOOPBACK
void update_pkt_lp(struct sk_buff *skb);
#endif
void DWC_ETH_QOS_get_all_hw_features(struct DWC_ETH_QOS_prv_data *pdata);
void DWC_ETH_QOS_print_all_hw_features(struct DWC_ETH_QOS_prv_data *pdata);
void DWC_ETH_QOS_configure_flow_ctrl(struct DWC_ETH_QOS_prv_data *pdata);
INT DWC_ETH_QOS_powerup(struct net_device *, UINT);
INT DWC_ETH_QOS_powerdown(struct net_device *, UINT, UINT);
u32 DWC_ETH_QOS_usec2riwt(u32 usec, struct DWC_ETH_QOS_prv_data *pdata);
void DWC_ETH_QOS_init_rx_coalesce(struct DWC_ETH_QOS_prv_data *pdata);
void DWC_ETH_QOS_enable_all_ch_rx_interrpt(struct DWC_ETH_QOS_prv_data *pdata);
void DWC_ETH_QOS_disable_all_ch_rx_interrpt(struct DWC_ETH_QOS_prv_data *pdata);
void DWC_ETH_QOS_update_rx_errors(struct net_device *, unsigned int);
void DWC_ETH_QOS_stop_all_ch_tx_dma(struct DWC_ETH_QOS_prv_data *pdata);
UCHAR get_tx_queue_count(ULONG dwc_eth_ntn_reg_pci_base_addr);
UCHAR get_rx_queue_count(ULONG dwc_eth_ntn_reg_pci_base_addr);
void DWC_ETH_QOS_mmc_read(struct DWC_ETH_QOS_mmc_counters *mmc,struct DWC_ETH_QOS_prv_data *pdata);
void DWC_ETH_QOS_desc_stats_read(struct DWC_ETH_QOS_prv_data *pdata);
void DWC_ETH_QOS_m3fw_stats_read(struct DWC_ETH_QOS_prv_data *pdata);
void DWC_ETH_QOS_reset_ethtool_stats(struct DWC_ETH_QOS_prv_data *pdata);
UINT DWC_ETH_QOS_get_total_desc_cnt(struct DWC_ETH_QOS_prv_data *pdata,
		struct sk_buff *skb, UINT chInx);

int DWC_ETH_QOS_ptp_init(struct DWC_ETH_QOS_prv_data *pdata);
void DWC_ETH_QOS_ptp_remove(struct DWC_ETH_QOS_prv_data *pdata);
phy_interface_t DWC_ETH_QOS_get_phy_interface(struct DWC_ETH_QOS_prv_data *pdata);
/* PTP function to find PHC Index*/
int DWC_ETH_QOS_phc_index(struct DWC_ETH_QOS_prv_data *pdata);
bool DWC_ETH_QOS_eee_init(struct DWC_ETH_QOS_prv_data *pdata);
void DWC_ETH_QOS_handle_eee_interrupt(struct DWC_ETH_QOS_prv_data *pdata);
void DWC_ETH_QOS_disable_eee_mode(struct DWC_ETH_QOS_prv_data *pdata);
void DWC_ETH_QOS_enable_eee_mode(struct DWC_ETH_QOS_prv_data *pdata);

/* For debug prints*/
#define DRV_NAME "DWC_ETH_QOS_drv.c"

#ifdef RELEASE_PACKAGE
#undef NTN_DEBUG_L1
#undef NTN_DEBUG_L2
#undef NTN_DEBUG_TS1
#undef NTN_DEBUG_TS2
#endif

#define NMSGPR_INFO(x...)  printk(KERN_INFO x)
#define NMSGPR_ALERT(x...) printk(KERN_ALERT x)
#define NMSGPR_ERR(x...)   printk(KERN_ERR x)

#ifdef NTN_DEBUG_L1
#define NDBGPR_L1(x...) printk(KERN_DEBUG x)
#else
#define NDBGPR_L1(x...) do { } while (0)
#endif

#ifdef NTN_DEBUG_L2
#define NDBGPR_L2(x...) printk(KERN_DEBUG x)
#else
#define NDBGPR_L2(x...) do { } while (0)
#endif

#ifdef NTN_DEBUG_TS1
#define NDBGPR_TS1(x...) { NTN_PRINT_TS; printk(KERN_DEBUG x); }
#else
#define NDBGPR_TS1(x...) do { } while (0)
#endif

#ifdef NTN_DEBUG_TS2
#define NDBGPR_TS2(x...) { NTN_PRINT_TS; printk(KERN_DEBUG x); }
#else
#define NDBGPR_TS2(x...) do { } while (0)
#endif


#ifdef YDEBUG
#define DBGPR(x...) printk(KERN_ALERT x)
#define DBGPR_REGS() dbgpr_regs()
#define DBGPHY_REGS(x...) dump_phy_registers(x)
#else
#define DBGPR(x...) do { } while (0)
#define DBGPR_REGS() do { } while (0)
#define DBGPHY_REGS(x...) do { } while (0)
#endif

#ifdef YDEBUG_MDIO
#define DBGPR_MDIO(x...) printk(KERN_ALERT x)
#else
#define DBGPR_MDIO(x...) do {} while (0)
#endif

#ifdef YDEBUG_PTP
#define DBGPR_PTP(x...) printk(KERN_ALERT x)
#else
#define DBGPR_PTP(x...) do {} while (0)
#endif

#ifdef YDEBUG_FILTER
#define DBGPR_FILTER(x...) printk(KERN_ALERT x)
#else
#define DBGPR_FILTER(x...) do {} while (0)
#endif

#ifdef YDEBUG_EEE
#define DBGPR_EEE(x...) printk(KERN_ALERT x)
#else
#define DBGPR_EEE(x...) do {} while (0)
#endif

#ifdef YDEBUG_VLAN
#define DBGPR_VLAN(x...) printk(KERN_ALERT x)
#else
#define DBGPR_VLAN(x...) do {} while (0)
#endif

#endif
