
*** Running vivado
    with args -log filtering_LinearImageFiltering_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source filtering_LinearImageFiltering_0_0.tcl


****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source filtering_LinearImageFiltering_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1331.410 ; gain = 0.027 ; free physical = 2747 ; free virtual = 12847
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cristi/Documents/ACES/RC-Project/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cristi/AMD/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: filtering_LinearImageFiltering_0_0
Command: synth_design -top filtering_LinearImageFiltering_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 65380
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2052.688 ; gain = 402.746 ; free physical = 2148 ; free virtual = 11847
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'filtering_LinearImageFiltering_0_0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_0/synth/filtering_LinearImageFiltering_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/ip/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/home/cristi/AMD/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/home/cristi/AMD/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/ip/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/ip/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/ip/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_mul_30s_30s_30_2_1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_mul_30s_30s_30_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_mul_30s_30s_30_2_1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_mul_30s_30s_30_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_flow_control_loop_pipe_sequential_init' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_flow_control_loop_pipe_sequential_init' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_control_s_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_control_s_axi.v:261]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_control_s_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_store' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:998]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2927]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2927]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_store' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:998]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_load' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:845]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_cache_preprocessor' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:711]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_cache_preprocessor' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:711]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_cache_unit' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:375]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_cache_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:338]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_cache_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:338]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_cache_unit' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:375]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_load' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:845]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_write' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1741]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_burst_converter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2061]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_burst_converter' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2061]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_throttle' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2367]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_throttle' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2367]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2055]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_write' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1741]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_read' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1549]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_read' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1549]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_in_m_axi.v:11]
WARNING: [Synth 8-689] width (128) of port connection 'WSTRB' does not match port width (4) of module 'LinearImageFilter_image_in_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter.v:889]
WARNING: [Synth 8-7071] port 'cache_flush_done' of module 'LinearImageFilter_image_in_m_axi' is unconnected for instance 'image_in_m_axi_U' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter.v:872]
WARNING: [Synth 8-7023] instance 'image_in_m_axi_U' of module 'LinearImageFilter_image_in_m_axi' has 68 connections declared, but only 67 given [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter.v:872]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_store' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_store' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_load' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_mem__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_mem__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_load' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_write' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_burst_converter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_burst_converter' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_throttle' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_throttle' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_write' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_read' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_read' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_image_out_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_store' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:998]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2927]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2927]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_store' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:998]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_load' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:845]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_cache_preprocessor' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:711]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_cache_preprocessor' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:711]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_cache_unit' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:375]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_cache_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:338]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_cache_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:338]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_cache_unit' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:375]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_load' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:845]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_write' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1741]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_burst_converter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2061]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_burst_converter' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2061]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_throttle' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2367]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_throttle' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2367]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2055]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_write' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1741]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_read' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1549]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_read' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1549]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:11]
WARNING: [Synth 8-689] width (128) of port connection 'WSTRB' does not match port width (4) of module 'LinearImageFilter_kernel_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter.v:1070]
WARNING: [Synth 8-7071] port 'cache_flush_done' of module 'LinearImageFilter_kernel_m_axi' is unconnected for instance 'kernel_m_axi_U' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter.v:1053]
WARNING: [Synth 8-7023] instance 'kernel_m_axi_U' of module 'LinearImageFilter_kernel_m_axi' has 68 connections declared, but only 67 given [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter.v:1053]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_mul_32ns_32ns_64_2_1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_mul_32ns_32ns_64_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_mul_32ns_32ns_64_2_1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_mul_32ns_32ns_64_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_mul_32s_32s_32_2_1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_mul_32s_32s_32_2_1.v:5]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_mul_32s_32s_32_2_1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:83]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_image_in_WSTRB' does not match port width (128) of module 'LinearImageFilter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_0/synth/filtering_LinearImageFiltering_0_0.v:612]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_kernel_WSTRB' does not match port width (128) of module 'LinearImageFilter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_0/synth/filtering_LinearImageFiltering_0_0.v:657]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v:743]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v:750]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v:751]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v:767]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_control_s_axi.v:354]
WARNING: [Synth 8-6014] Unused sequential element data_index_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_kernel_m_axi.v:552]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:150]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1.v:150]
WARNING: [Synth 8-7129] Port reset in module LinearImageFilter_mul_32s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LinearImageFilter_mul_32ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module LinearImageFilter_kernel_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module LinearImageFilter_kernel_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module LinearImageFilter_kernel_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module LinearImageFilter_kernel_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module LinearImageFilter_kernel_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module LinearImageFilter_kernel_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module LinearImageFilter_kernel_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module LinearImageFilter_kernel_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[31] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[30] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[29] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[28] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[27] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[26] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[25] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[24] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[23] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[22] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[21] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[20] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[19] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[18] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[17] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[16] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[15] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[14] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[13] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[12] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[11] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[10] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[9] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[8] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[7] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[6] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[5] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[4] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[3] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[2] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[1] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[0] in module LinearImageFilter_kernel_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module LinearImageFilter_image_out_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module LinearImageFilter_image_out_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module LinearImageFilter_image_out_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module LinearImageFilter_image_out_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module LinearImageFilter_image_out_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module LinearImageFilter_image_out_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module LinearImageFilter_image_out_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module LinearImageFilter_image_out_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module LinearImageFilter_image_in_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module LinearImageFilter_image_in_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module LinearImageFilter_image_in_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module LinearImageFilter_image_in_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module LinearImageFilter_image_in_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module LinearImageFilter_image_in_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module LinearImageFilter_image_in_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module LinearImageFilter_image_in_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[31] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[30] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[29] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[28] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[27] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[26] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[25] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[24] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[23] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[22] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[21] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[20] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[19] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[18] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[17] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[16] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[15] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[14] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[13] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[12] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[11] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[10] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[9] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[8] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[7] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[6] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[5] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[4] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[3] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[2] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[1] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARLEN[0] in module LinearImageFilter_image_in_m_axi_cache_preprocessor is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module LinearImageFilter_mul_30s_30s_30_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2307.656 ; gain = 657.715 ; free physical = 1777 ; free virtual = 11630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2307.656 ; gain = 657.715 ; free physical = 1713 ; free virtual = 11626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2307.656 ; gain = 657.715 ; free physical = 1713 ; free virtual = 11626
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2307.656 ; gain = 0.000 ; free physical = 1649 ; free virtual = 11632
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_0/constraints/LinearImageFilter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_0/constraints/LinearImageFilter_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2423.148 ; gain = 0.000 ; free physical = 1831 ; free virtual = 11631
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2433.055 ; gain = 9.871 ; free physical = 1831 ; free virtual = 11631
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2433.055 ; gain = 783.113 ; free physical = 1602 ; free virtual = 11616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2433.055 ; gain = 783.113 ; free physical = 1602 ; free virtual = 11616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2433.055 ; gain = 783.113 ; free physical = 1602 ; free virtual = 11616
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'LinearImageFilter_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'LinearImageFilter_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1.v:40]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'LinearImageFilter_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'LinearImageFilter_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2433.055 ; gain = 783.113 ; free physical = 1092 ; free virtual = 11602
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_220/fadd_32ns_32ns_32_5_full_dsp_1_U1/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_220/fadd_32ns_32ns_32_5_full_dsp_1_U1/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_220/fadd_32ns_32ns_32_5_full_dsp_1_U1/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_220/fadd_32ns_32ns_32_5_full_dsp_1_U1/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_220/fadd_32ns_32ns_32_5_full_dsp_1_U1/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_220/fadd_32ns_32ns_32_5_full_dsp_1_U1/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_220/fmul_32ns_32ns_32_4_max_dsp_1_U2/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_220/fmul_32ns_32ns_32_4_max_dsp_1_U2/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_220/fmul_32ns_32ns_32_4_max_dsp_1_U2/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_220/fmul_32ns_32ns_32_4_max_dsp_1_U2/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'udiv_32ns_32ns_32_36_seq_1_U28/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'udiv_32ns_32ns_32_36_seq_1_U29/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/d34d/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal image_out_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_kernel_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_kernel_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_kernel_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_kernel_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_image_in_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_image_in_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_image_in_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_image_in_m_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_17_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_17_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:37 ; elapsed = 00:05:40 . Memory (MB): peak = 2434.383 ; gain = 784.441 ; free physical = 2777 ; free virtual = 11673
---------------------------------------------------------------------------------
 Sort Area is LinearImageFilter__GB2 mul_32ns_32ns_64_2_1_U26/tmp_product_6 : 0 0 : 3137 5981 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_32ns_32ns_64_2_1_U26/tmp_product_6 : 0 1 : 2844 5981 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_30s_30s_30_2_1_U3/tmp_product_0 : 0 0 : 3119 5487 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_30s_30s_30_2_1_U3/tmp_product_0 : 0 1 : 2368 5487 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_32ns_32ns_64_2_1_U26/tmp_product_9 : 0 0 : 2777 5484 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_32ns_32ns_64_2_1_U26/tmp_product_9 : 0 1 : 2707 5484 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_32s_32s_32_2_1_U27/tmp_product_c : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_32s_32s_32_2_1_U27/tmp_product_c : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_30s_30s_30_2_1_U3/tmp_product_3 : 0 0 : 2296 4424 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_30s_30s_30_2_1_U3/tmp_product_3 : 0 1 : 2128 4424 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_32s_32s_32_2_1_U27/tmp_product_f : 0 0 : 2158 4062 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_32s_32s_32_2_1_U27/tmp_product_f : 0 1 : 1904 4062 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:42 ; elapsed = 00:05:45 . Memory (MB): peak = 2434.383 ; gain = 784.441 ; free physical = 2228 ; free virtual = 11670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:52 ; elapsed = 00:05:55 . Memory (MB): peak = 2491.984 ; gain = 842.043 ; free physical = 2163 ; free virtual = 11593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[0].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[1].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[2].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[3].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[4].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[5].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[6].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[7].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[8].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[9].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[10].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[11].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[12].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[13].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[14].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[15].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[16].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[17].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[18].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[19].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[20].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[21].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[22].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[23].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[24].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[25].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[26].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[27].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[28].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[29].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[30].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[31].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[32].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[33].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[34].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[35].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[36].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[37].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[38].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[39].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[40].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[41].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[42].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[43].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[44].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[45].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[46].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[47].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[48].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[49].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[50].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[51].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[52].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[53].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[54].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[55].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[56].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[57].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[58].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[59].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[60].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[61].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[62].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[63].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[64].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[65].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[66].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[67].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[68].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[69].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[70].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[71].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[72].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[73].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[74].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[75].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[76].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[77].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[78].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[79].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[80].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[81].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[82].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[83].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[84].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[85].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[86].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[87].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[88].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[89].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[90].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[91].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[92].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[93].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[94].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[95].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[96].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[97].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[98].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[99].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:59 ; elapsed = 00:06:02 . Memory (MB): peak = 2491.984 ; gain = 842.043 ; free physical = 2304 ; free virtual = 11609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:04 ; elapsed = 00:06:07 . Memory (MB): peak = 2491.984 ; gain = 842.043 ; free physical = 2694 ; free virtual = 11608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:04 ; elapsed = 00:06:07 . Memory (MB): peak = 2491.984 ; gain = 842.043 ; free physical = 2671 ; free virtual = 11609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:07 ; elapsed = 00:06:10 . Memory (MB): peak = 2491.984 ; gain = 842.043 ; free physical = 2181 ; free virtual = 11611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:07 ; elapsed = 00:06:10 . Memory (MB): peak = 2491.984 ; gain = 842.043 ; free physical = 2173 ; free virtual = 11611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:07 ; elapsed = 00:06:10 . Memory (MB): peak = 2491.984 ; gain = 842.043 ; free physical = 2149 ; free virtual = 11611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:07 ; elapsed = 00:06:10 . Memory (MB): peak = 2491.984 ; gain = 842.043 ; free physical = 2134 ; free virtual = 11613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                    | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                                                | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0                                | C+A'*B'           | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1                                | (A*B)'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2                                | PCIN>>17+(A*B)'   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3                                | PCIN+A:B+C        | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols | (A'*B')'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols | (PCIN>>17+A*B')'  | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter                                              | A'*B'             | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter                                              | (PCIN>>17+A'*B')' | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter                                              | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter                                              | (PCIN>>17+A'*B')' | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter                                              | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter                                              | (PCIN>>17+A*B)'   | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter                                              | (A*B)'            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   327|
|2     |DSP48E1  |    15|
|11    |LUT1     |   123|
|12    |LUT2     |   917|
|13    |LUT3     |  1067|
|14    |LUT4     |  1335|
|15    |LUT5     |   762|
|16    |LUT6     |  4794|
|17    |MUXCY    |    74|
|18    |MUXF7    |  1665|
|19    |MUXF8    |   831|
|20    |RAMB18E1 |   258|
|22    |SRL16E   |   171|
|23    |XORCY    |    25|
|24    |FDE      |     3|
|25    |FDRE     |  9655|
|26    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:07 ; elapsed = 00:06:11 . Memory (MB): peak = 2491.984 ; gain = 842.043 ; free physical = 2134 ; free virtual = 11613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:01 ; elapsed = 00:06:05 . Memory (MB): peak = 2491.984 ; gain = 716.645 ; free physical = 2134 ; free virtual = 11613
Synthesis Optimization Complete : Time (s): cpu = 00:06:07 ; elapsed = 00:06:11 . Memory (MB): peak = 2491.992 ; gain = 842.043 ; free physical = 2134 ; free virtual = 11613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2491.992 ; gain = 0.000 ; free physical = 1876 ; free virtual = 11881
INFO: [Netlist 29-17] Analyzing 3198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.000 ; gain = 0.000 ; free physical = 1249 ; free virtual = 11881
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FDE => FDRE: 3 instances

Synth Design complete | Checksum: 6f688be6
INFO: [Common 17-83] Releasing license: Synthesis
370 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:16 ; elapsed = 00:06:17 . Memory (MB): peak = 2524.035 ; gain = 1192.625 ; free physical = 1080 ; free virtual = 11879
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2144.101; main = 1818.289; forked = 376.030
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3483.539; main = 2524.004; forked = 991.551
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2548.012 ; gain = 0.000 ; free physical = 1079 ; free virtual = 11879
INFO: [Common 17-1381] The checkpoint '/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/filtering_LinearImageFiltering_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP filtering_LinearImageFiltering_0_0, cache-ID = da0468604b866a7b
INFO: [Coretcl 2-1174] Renamed 429 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2548.012 ; gain = 0.000 ; free physical = 1136 ; free virtual = 11851
INFO: [Common 17-1381] The checkpoint '/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/filtering_LinearImageFiltering_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file filtering_LinearImageFiltering_0_0_utilization_synth.rpt -pb filtering_LinearImageFiltering_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 30 20:45:51 2024...
