/*******************************************************************************
 * (c) Copyright 2015 Microsemi SoC Products Group.  All rights reserved.
 *
 * Platform definitions.
 *
 * SVN $Revision:  $
 * SVN $Date:  $
 */
#ifndef __PLATFORM_H_
#define __PLATFORM_H_

/*******************************************************************************
 * Peripherals base addresses
 */

#define COREPWM_BASE_ADDR      0x50000000UL

/*******************************************************************************
 * Peripherals base addresses
 */

#define COREGPIO_BASE_ADDR         0x30001000UL


/*******************************************************************************
 * Interrupt numbers
 */
#define CORE_16550_IRQ_NB           0UL

/*******************************************************************************
 * Peripherals base addresses
 */

#define COREUARTAPB0_BASE_ADDR        0x50002000UL

#endif /*__PLATFORM_H_*/
