<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p505" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_505{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2_505{left:818px;bottom:47px;letter-spacing:0.17px;}
#t3_505{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_505{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_505{left:96px;bottom:1040px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t6_505{left:437px;bottom:1039px;letter-spacing:0.09px;word-spacing:-0.42px;}
#t7_505{left:96px;bottom:1018px;letter-spacing:0.12px;word-spacing:-0.68px;}
#t8_505{left:96px;bottom:997px;letter-spacing:0.1px;word-spacing:-0.44px;}
#t9_505{left:96px;bottom:975px;letter-spacing:0.1px;word-spacing:-0.43px;}
#ta_505{left:96px;bottom:954px;letter-spacing:0.12px;word-spacing:-0.42px;}
#tb_505{left:96px;bottom:932px;letter-spacing:0.09px;word-spacing:-0.36px;}
#tc_505{left:96px;bottom:896px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#td_505{left:336px;bottom:896px;}
#te_505{left:350px;bottom:895px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tf_505{left:96px;bottom:874px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tg_505{left:96px;bottom:852px;letter-spacing:0.12px;word-spacing:-0.41px;}
#th_505{left:96px;bottom:831px;letter-spacing:0.12px;}
#ti_505{left:96px;bottom:795px;letter-spacing:-0.13px;}
#tj_505{left:203px;bottom:794px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tk_505{left:96px;bottom:772px;letter-spacing:0.16px;word-spacing:-0.58px;}
#tl_505{left:96px;bottom:751px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tm_505{left:96px;bottom:730px;letter-spacing:0.13px;word-spacing:-1.08px;}
#tn_505{left:96px;bottom:708px;letter-spacing:0.13px;word-spacing:-0.46px;}
#to_505{left:96px;bottom:687px;letter-spacing:0.12px;word-spacing:-0.51px;}
#tp_505{left:96px;bottom:650px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tq_505{left:462px;bottom:650px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tr_505{left:96px;bottom:628px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ts_505{left:96px;bottom:607px;letter-spacing:0.12px;word-spacing:-0.41px;}
#tt_505{left:96px;bottom:586px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tu_505{left:96px;bottom:549px;letter-spacing:-0.19px;word-spacing:0.07px;}
#tv_505{left:431px;bottom:548px;letter-spacing:0.12px;word-spacing:-0.59px;}
#tw_505{left:96px;bottom:527px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tx_505{left:96px;bottom:506px;letter-spacing:0.04px;word-spacing:-0.34px;}
#ty_505{left:96px;bottom:470px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tz_505{left:96px;bottom:440px;}
#t10_505{left:124px;bottom:440px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t11_505{left:96px;bottom:412px;}
#t12_505{left:124px;bottom:412px;letter-spacing:0.11px;word-spacing:1.13px;}
#t13_505{left:124px;bottom:391px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t14_505{left:96px;bottom:356px;letter-spacing:0.07px;word-spacing:-0.97px;}
#t15_505{left:96px;bottom:334px;letter-spacing:0.09px;word-spacing:-0.89px;}
#t16_505{left:96px;bottom:313px;letter-spacing:0.06px;word-spacing:-0.44px;}
#t17_505{left:96px;bottom:278px;letter-spacing:0.13px;word-spacing:-0.75px;}
#t18_505{left:96px;bottom:257px;letter-spacing:0.15px;}
#t19_505{left:96px;bottom:220px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1a_505{left:486px;bottom:219px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1b_505{left:96px;bottom:198px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t1c_505{left:96px;bottom:177px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t1d_505{left:96px;bottom:155px;letter-spacing:0.13px;word-spacing:-0.37px;}
#t1e_505{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_505{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_505{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_505{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_505{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_505{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_505{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_505{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts505" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg505Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg505" style="-webkit-user-select: none;"><object width="935" height="1210" data="505/505.svg" type="image/svg+xml" id="pdf505" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_505" class="t s1_505">System Resources </span><span id="t2_505" class="t s2_505">50 </span>
<span id="t3_505" class="t s3_505">24593—Rev. 3.41—June 2023 </span><span id="t4_505" class="t s3_505">AMD64 Technology </span>
<span id="t5_505" class="t s4_505">User Mode Instruction Prevention (UMIP). </span><span id="t6_505" class="t s5_505">Bit 11. Setting UMIP to 1 enables a security mode to </span>
<span id="t7_505" class="t s5_505">restrict certain instructions executing at CPL&gt;0 so that they do not reveal information about structures </span>
<span id="t8_505" class="t s5_505">that are controlled by the processor when it is at CPL=0. When UMIP is enabled, execution of SGDT, </span>
<span id="t9_505" class="t s5_505">SIDT, SLDT, SMSW and STR instructions become available only at CPL=0 and any attempt to </span>
<span id="ta_505" class="t s5_505">execute them with CPL&gt;0 results in a #GP fault with error code 0. See Section 6 “System </span>
<span id="tb_505" class="t s5_505">Instructions,” on page 170 for more information about UMIP. </span>
<span id="tc_505" class="t s4_505">5-Level Paging Enable (LA57) </span><span id="td_505" class="t s4_505">. </span><span id="te_505" class="t s5_505">Bit 12. Setting this bit to 1 while EFER[LMA]=1 enables 5-Level </span>
<span id="tf_505" class="t s5_505">paging. 5-Level paging allows for the translation of up to 57 virtual address bits. See Section </span>
<span id="tg_505" class="t s5_505">Section 5.3 “Long-Mode Page Translation,” on page 139 for a description of 4-Level and 5-Level </span>
<span id="th_505" class="t s5_505">paging. </span>
<span id="ti_505" class="t s4_505">FSGSBASE. </span><span id="tj_505" class="t s5_505">Bit 16. System software must set this bit to 1 to enable the execution of the </span>
<span id="tk_505" class="t s5_505">RDFSBASE, RDGSBASE, WRFSBASE, and WRGSBASE instructions when supported. When </span>
<span id="tl_505" class="t s5_505">enabled, these instructions allow software running in 64-bit mode at any privilege level to read and </span>
<span id="tm_505" class="t s5_505">write the FS.base and GS.base hidden segment register state. See the discussion of segment registers in </span>
<span id="tn_505" class="t s5_505">64-bit mode in Section 4.5.3 “Segment Registers in 64-Bit Mode,” on page 80. Also see descriptions </span>
<span id="to_505" class="t s5_505">of the RDFSBASE, RDGSBASE, WRFSBASE, and WRGSBASE instructions in Volume 3. </span>
<span id="tp_505" class="t s4_505">Processor Context Identifier Enable (PCIDE). </span><span id="tq_505" class="t s5_505">Bit 17. Enable support for Process Context </span>
<span id="tr_505" class="t s5_505">Identifiers (PCIDs). System software must set this bit to 1 to enable execution of the INVPCID </span>
<span id="ts_505" class="t s5_505">instruction when supported. Can only be set in long mode (EFER.LMA = 1). See Chapter 5.5.1, </span>
<span id="tt_505" class="t s5_505">“Process Context Identifier,” for more information on Process Context Identifiers. </span>
<span id="tu_505" class="t s4_505">XSAVE and Extended States (OSXSAVE). </span><span id="tv_505" class="t s5_505">Bit 18. After verifying hardware support for the </span>
<span id="tw_505" class="t s5_505">extended processor state management instructions, operating system software sets this bit to indicate </span>
<span id="tx_505" class="t s5_505">support for the XGETBV, XSAVE and XRSTOR instructions. </span>
<span id="ty_505" class="t s5_505">Setting this bit also: </span>
<span id="tz_505" class="t s6_505">• </span><span id="t10_505" class="t s5_505">allows the execution of the XGETBV and XSETBV instructions, and </span>
<span id="t11_505" class="t s6_505">• </span><span id="t12_505" class="t s5_505">enables the XSAVE and XRSTOR instructions to save and restore the x87 FPU state (including </span>
<span id="t13_505" class="t s5_505">MMX registers), along with other processor extended states enabled in XCR0. </span>
<span id="t14_505" class="t s5_505">After initializing the XSAVE/XRSTOR save area, XSAVEOPT (if supported) may be used to save x87 </span>
<span id="t15_505" class="t s5_505">FPU and other enabled extended processor state. For more information on XSAVEOPT, see individual </span>
<span id="t16_505" class="t s5_505">instruction listing in Chapter 2 of Volume 4. </span>
<span id="t17_505" class="t s5_505">Note that legacy SSE instruction execution must be enabled prior to enabling extended processor state </span>
<span id="t18_505" class="t s5_505">management. </span>
<span id="t19_505" class="t s4_505">Supervisor Mode Execution Prevention (SMEP). </span><span id="t1a_505" class="t s5_505">Bit 20. Setting this bit enables the supervisor </span>
<span id="t1b_505" class="t s5_505">mode execution prevention feature, if supported. This feature prevents the execution of instructions </span>
<span id="t1c_505" class="t s5_505">that reside in pages accessible by user-mode software when the processor is in supervisor-mode. See </span>
<span id="t1d_505" class="t s5_505">Section 5.6 “Page-Protection Checks,” on page 161 for more information. </span>
<span id="t1e_505" class="t s7_505">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
