#ifndef CAPSTONE_ARM64_H
#define CAPSTONE_ARM64_H

/* Capstone Disassembly Engine */
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2015 */

#ifdef __cplusplus
extern "C" {
#endif

#include "platform.h"

#ifdef _MSC_VER
#pragma warning(disable:4201)
#endif

/// ARM64 shift type
typedef enum arm64_shifter {
	ARM64_SFT_INVALID = 0,
	ARM64_SFT_LSL = 1,
	ARM64_SFT_MSL = 2,
	ARM64_SFT_LSR = 3,
	ARM64_SFT_ASR = 4,
	ARM64_SFT_ROR = 5,
} arm64_shifter;

/// ARM64 extender type
typedef enum arm64_extender {
	ARM64_EXT_INVALID = 0,
	ARM64_EXT_UXTB = 1,
	ARM64_EXT_UXTH = 2,
	ARM64_EXT_UXTW = 3,
	ARM64_EXT_UXTX = 4,
	ARM64_EXT_SXTB = 5,
	ARM64_EXT_SXTH = 6,
	ARM64_EXT_SXTW = 7,
	ARM64_EXT_SXTX = 8,
} arm64_extender;

/// ARM64 condition code
typedef enum arm64_cc {
	ARM64_CC_INVALID = 0,
	ARM64_CC_EQ = 1,     ///< Equal
	ARM64_CC_NE = 2,     ///< Not equal:                 Not equal, or unordered
	ARM64_CC_HS = 3,     ///< Unsigned higher or same:   >, ==, or unordered
	ARM64_CC_LO = 4,     ///< Unsigned lower or same:    Less than
	ARM64_CC_MI = 5,     ///< Minus, negative:           Less than
	ARM64_CC_PL = 6,     ///< Plus, positive or zero:    >, ==, or unordered
	ARM64_CC_VS = 7,     ///< Overflow:                  Unordered
	ARM64_CC_VC = 8,     ///< No overflow:               Ordered
	ARM64_CC_HI = 9,     ///< Unsigned higher:           Greater than, or unordered
	ARM64_CC_LS = 10,     ///< Unsigned lower or same:    Less than or equal
	ARM64_CC_GE = 11,     ///< Greater than or equal:     Greater than or equal
	ARM64_CC_LT = 12,     ///< Less than:                 Less than, or unordered
	ARM64_CC_GT = 13,     ///< Signed greater than:       Greater than
	ARM64_CC_LE = 14,     ///< Signed less than or equal: <, ==, or unordered
	ARM64_CC_AL = 15,     ///< Always (unconditional):    Always (unconditional)
	ARM64_CC_NV = 16,     ///< Always (unconditional):   Always (unconditional)
	//< Note the NV exists purely to disassemble 0b1111. Execution
	//< is "always".
} arm64_cc;

/// System registers
typedef enum arm64_sysreg {
	// System registers for MRS
	ARM64_SYSREG_INVALID           = 0,
	ARM64_SYSREG_MDCCSR_EL0        = 0x9808, // 10  011  0000  0001  000
	ARM64_SYSREG_DBGDTRRX_EL0      = 0x9828, // 10  011  0000  0101  000
	ARM64_SYSREG_MDRAR_EL1         = 0x8080, // 10  000  0001  0000  000
	ARM64_SYSREG_OSLSR_EL1         = 0x808c, // 10  000  0001  0001  100
	ARM64_SYSREG_DBGAUTHSTATUS_EL1 = 0x83f6, // 10  000  0111  1110  110
	ARM64_SYSREG_PMCEID0_EL0       = 0xdce6, // 11  011  1001  1100  110
	ARM64_SYSREG_PMCEID1_EL0       = 0xdce7, // 11  011  1001  1100  111
	ARM64_SYSREG_MIDR_EL1          = 0xc000, // 11  000  0000  0000  000
	ARM64_SYSREG_CCSIDR_EL1        = 0xc800, // 11  001  0000  0000  000
	ARM64_SYSREG_CLIDR_EL1         = 0xc801, // 11  001  0000  0000  001
	ARM64_SYSREG_CTR_EL0           = 0xd801, // 11  011  0000  0000  001
	ARM64_SYSREG_MPIDR_EL1         = 0xc005, // 11  000  0000  0000  101
	ARM64_SYSREG_REVIDR_EL1        = 0xc006, // 11  000  0000  0000  110
	ARM64_SYSREG_AIDR_EL1          = 0xc807, // 11  001  0000  0000  111
	ARM64_SYSREG_DCZID_EL0         = 0xd807, // 11  011  0000  0000  111
	ARM64_SYSREG_ID_PFR0_EL1       = 0xc008, // 11  000  0000  0001  000
	ARM64_SYSREG_ID_PFR1_EL1       = 0xc009, // 11  000  0000  0001  001
	ARM64_SYSREG_ID_DFR0_EL1       = 0xc00a, // 11  000  0000  0001  010
	ARM64_SYSREG_ID_AFR0_EL1       = 0xc00b, // 11  000  0000  0001  011
	ARM64_SYSREG_ID_MMFR0_EL1      = 0xc00c, // 11  000  0000  0001  100
	ARM64_SYSREG_ID_MMFR1_EL1      = 0xc00d, // 11  000  0000  0001  101
	ARM64_SYSREG_ID_MMFR2_EL1      = 0xc00e, // 11  000  0000  0001  110
	ARM64_SYSREG_ID_MMFR3_EL1      = 0xc00f, // 11  000  0000  0001  111
	ARM64_SYSREG_ID_ISAR0_EL1      = 0xc010, // 11  000  0000  0010  000
	ARM64_SYSREG_ID_ISAR1_EL1      = 0xc011, // 11  000  0000  0010  001
	ARM64_SYSREG_ID_ISAR2_EL1      = 0xc012, // 11  000  0000  0010  010
	ARM64_SYSREG_ID_ISAR3_EL1      = 0xc013, // 11  000  0000  0010  011
	ARM64_SYSREG_ID_ISAR4_EL1      = 0xc014, // 11  000  0000  0010  100
	ARM64_SYSREG_ID_ISAR5_EL1      = 0xc015, // 11  000  0000  0010  101
	ARM64_SYSREG_ID_A64PFR0_EL1   = 0xc020, // 11  000  0000  0100  000
	ARM64_SYSREG_ID_A64PFR1_EL1   = 0xc021, // 11  000  0000  0100  001
	ARM64_SYSREG_ID_A64DFR0_EL1   = 0xc028, // 11  000  0000  0101  000
	ARM64_SYSREG_ID_A64DFR1_EL1   = 0xc029, // 11  000  0000  0101  001
	ARM64_SYSREG_ID_A64AFR0_EL1   = 0xc02c, // 11  000  0000  0101  100
	ARM64_SYSREG_ID_A64AFR1_EL1   = 0xc02d, // 11  000  0000  0101  101
	ARM64_SYSREG_ID_A64ISAR0_EL1  = 0xc030, // 11  000  0000  0110  000
	ARM64_SYSREG_ID_A64ISAR1_EL1  = 0xc031, // 11  000  0000  0110  001
	ARM64_SYSREG_ID_A64MMFR0_EL1  = 0xc038, // 11  000  0000  0111  000
	ARM64_SYSREG_ID_A64MMFR1_EL1  = 0xc039, // 11  000  0000  0111  001
	ARM64_SYSREG_MVFR0_EL1         = 0xc018, // 11  000  0000  0011  000
	ARM64_SYSREG_MVFR1_EL1         = 0xc019, // 11  000  0000  0011  001
	ARM64_SYSREG_MVFR2_EL1         = 0xc01a, // 11  000  0000  0011  010
	ARM64_SYSREG_RVBAR_EL1         = 0xc601, // 11  000  1100  0000  001
	ARM64_SYSREG_RVBAR_EL2         = 0xe601, // 11  100  1100  0000  001
	ARM64_SYSREG_RVBAR_EL3         = 0xf601, // 11  110  1100  0000  001
	ARM64_SYSREG_ISR_EL1           = 0xc608, // 11  000  1100  0001  000
	ARM64_SYSREG_CNTPCT_EL0        = 0xdf01, // 11  011  1110  0000  001
	ARM64_SYSREG_CNTVCT_EL0        = 0xdf02,  // 11  011  1110  0000  010

	// Trace registers
	ARM64_SYSREG_TRCSTATR          = 0x8818, // 10  001  0000  0011  000
	ARM64_SYSREG_TRCIDR8           = 0x8806, // 10  001  0000  0000  110
	ARM64_SYSREG_TRCIDR9           = 0x880e, // 10  001  0000  0001  110
	ARM64_SYSREG_TRCIDR10          = 0x8816, // 10  001  0000  0010  110
	ARM64_SYSREG_TRCIDR11          = 0x881e, // 10  001  0000  0011  110
	ARM64_SYSREG_TRCIDR12          = 0x8826, // 10  001  0000  0100  110
	ARM64_SYSREG_TRCIDR13          = 0x882e, // 10  001  0000  0101  110
	ARM64_SYSREG_TRCIDR0           = 0x8847, // 10  001  0000  1000  111
	ARM64_SYSREG_TRCIDR1           = 0x884f, // 10  001  0000  1001  111
	ARM64_SYSREG_TRCIDR2           = 0x8857, // 10  001  0000  1010  111
	ARM64_SYSREG_TRCIDR3           = 0x885f, // 10  001  0000  1011  111
	ARM64_SYSREG_TRCIDR4           = 0x8867, // 10  001  0000  1100  111
	ARM64_SYSREG_TRCIDR5           = 0x886f, // 10  001  0000  1101  111
	ARM64_SYSREG_TRCIDR6           = 0x8877, // 10  001  0000  1110  111
	ARM64_SYSREG_TRCIDR7           = 0x887f, // 10  001  0000  1111  111
	ARM64_SYSREG_TRCOSLSR          = 0x888c, // 10  001  0001  0001  100
	ARM64_SYSREG_TRCPDSR           = 0x88ac, // 10  001  0001  0101  100
	ARM64_SYSREG_TRCDEVAFF0        = 0x8bd6, // 10  001  0111  1010  110
	ARM64_SYSREG_TRCDEVAFF1        = 0x8bde, // 10  001  0111  1011  110
	ARM64_SYSREG_TRCLSR            = 0x8bee, // 10  001  0111  1101  110
	ARM64_SYSREG_TRCAUTHSTATUS     = 0x8bf6, // 10  001  0111  1110  110
	ARM64_SYSREG_TRCDEVARCH        = 0x8bfe, // 10  001  0111  1111  110
	ARM64_SYSREG_TRCDEVID          = 0x8b97, // 10  001  0111  0010  111
	ARM64_SYSREG_TRCDEVTYPE        = 0x8b9f, // 10  001  0111  0011  111
	ARM64_SYSREG_TRCPIDR4          = 0x8ba7, // 10  001  0111  0100  111
	ARM64_SYSREG_TRCPIDR5          = 0x8baf, // 10  001  0111  0101  111
	ARM64_SYSREG_TRCPIDR6          = 0x8bb7, // 10  001  0111  0110  111
	ARM64_SYSREG_TRCPIDR7          = 0x8bbf, // 10  001  0111  0111  111
	ARM64_SYSREG_TRCPIDR0          = 0x8bc7, // 10  001  0111  1000  111
	ARM64_SYSREG_TRCPIDR1          = 0x8bcf, // 10  001  0111  1001  111
	ARM64_SYSREG_TRCPIDR2          = 0x8bd7, // 10  001  0111  1010  111
	ARM64_SYSREG_TRCPIDR3          = 0x8bdf, // 10  001  0111  1011  111
	ARM64_SYSREG_TRCCIDR0          = 0x8be7, // 10  001  0111  1100  111
	ARM64_SYSREG_TRCCIDR1          = 0x8bef, // 10  001  0111  1101  111
	ARM64_SYSREG_TRCCIDR2          = 0x8bf7, // 10  001  0111  1110  111
	ARM64_SYSREG_TRCCIDR3          = 0x8bff, // 10  001  0111  1111  111

	// GICv3 registers
	ARM64_SYSREG_ICC_IAR1_EL1      = 0xc660, // 11  000  1100  1100  000
	ARM64_SYSREG_ICC_IAR0_EL1      = 0xc640, // 11  000  1100  1000  000
	ARM64_SYSREG_ICC_HPPIR1_EL1    = 0xc662, // 11  000  1100  1100  010
	ARM64_SYSREG_ICC_HPPIR0_EL1    = 0xc642, // 11  000  1100  1000  010
	ARM64_SYSREG_ICC_RPR_EL1       = 0xc65b, // 11  000  1100  1011  011
	ARM64_SYSREG_ICH_VTR_EL2       = 0xe659, // 11  100  1100  1011  001
	ARM64_SYSREG_ICH_EISR_EL2      = 0xe65b, // 11  100  1100  1011  011
	ARM64_SYSREG_ICH_ELSR_EL2      = 0xe65d, // 11  100  1100  1011  101
} arm64_sysreg;

typedef enum arm64_msr_reg {
	// System registers for MSR
	ARM64_SYSREG_DBGDTRTX_EL0      = 0x9828, // 10  011  0000  0101  000
	ARM64_SYSREG_OSLAR_EL1         = 0x8084, // 10  000  0001  0000  100
	ARM64_SYSREG_PMSWINC_EL0       = 0xdce4,  // 11  011  1001  1100  100

	// Trace Registers
	ARM64_SYSREG_TRCOSLAR          = 0x8884, // 10  001  0001  0000  100
	ARM64_SYSREG_TRCLAR            = 0x8be6, // 10  001  0111  1100  110

	// GICv3 registers
	ARM64_SYSREG_ICC_EOIR1_EL1     = 0xc661, // 11  000  1100  1100  001
	ARM64_SYSREG_ICC_EOIR0_EL1     = 0xc641, // 11  000  1100  1000  001
	ARM64_SYSREG_ICC_DIR_EL1       = 0xc659, // 11  000  1100  1011  001
	ARM64_SYSREG_ICC_SGI1R_EL1     = 0xc65d, // 11  000  1100  1011  101
	ARM64_SYSREG_ICC_ASGI1R_EL1    = 0xc65e, // 11  000  1100  1011  110
	ARM64_SYSREG_ICC_SGI0R_EL1     = 0xc65f, // 11  000  1100  1011  111
} arm64_msr_reg;

/// System PState Field (MSR instruction)
typedef enum arm64_pstate {
	ARM64_PSTATE_INVALID = 0,
	ARM64_PSTATE_SPSEL = 0x05,
	ARM64_PSTATE_DAIFSET = 0x1e,
	ARM64_PSTATE_DAIFCLR = 0x1f
} arm64_pstate;

/// Vector arrangement specifier (for FloatingPoint/Advanced SIMD insn)
typedef enum arm64_vas {
	ARM64_VAS_INVALID = 0,
	ARM64_VAS_8B,
	ARM64_VAS_16B,
	ARM64_VAS_4H,
	ARM64_VAS_8H,
	ARM64_VAS_2S,
	ARM64_VAS_4S,
	ARM64_VAS_1D,
	ARM64_VAS_2D,
	ARM64_VAS_1Q,
} arm64_vas;

/// Vector element size specifier
typedef enum arm64_vess {
	ARM64_VESS_INVALID = 0,
	ARM64_VESS_B,
	ARM64_VESS_H,
	ARM64_VESS_S,
	ARM64_VESS_D,
} arm64_vess;

/// Memory barrier operands
typedef enum arm64_barrier_op {
	ARM64_BARRIER_INVALID = 0,
	ARM64_BARRIER_OSHLD = 0x1,
	ARM64_BARRIER_OSHST = 0x2,
	ARM64_BARRIER_OSH =   0x3,
	ARM64_BARRIER_NSHLD = 0x5,
	ARM64_BARRIER_NSHST = 0x6,
	ARM64_BARRIER_NSH =   0x7,
	ARM64_BARRIER_ISHLD = 0x9,
	ARM64_BARRIER_ISHST = 0xa,
	ARM64_BARRIER_ISH =   0xb,
	ARM64_BARRIER_LD =    0xd,
	ARM64_BARRIER_ST =    0xe,
	ARM64_BARRIER_SY =    0xf
} arm64_barrier_op;

/// Operand type for instruction's operands
typedef enum arm64_op_type {
	ARM64_OP_INVALID = 0, ///< = CS_OP_INVALID (Uninitialized).
	ARM64_OP_REG, ///< = CS_OP_REG (Register operand).
	ARM64_OP_IMM, ///< = CS_OP_IMM (Immediate operand).
	ARM64_OP_MEM, ///< = CS_OP_MEM (Memory operand).
	ARM64_OP_FP,  ///< = CS_OP_FP (Floating-Point operand).
	ARM64_OP_CIMM = 64, ///< C-Immediate
	ARM64_OP_REG_MRS, ///< MRS register operand.
	ARM64_OP_REG_MSR, ///< MSR register operand.
	ARM64_OP_PSTATE, ///< PState operand.
	ARM64_OP_SYS, ///< SYS operand for IC/DC/AT/TLBI instructions.
	ARM64_OP_PREFETCH, ///< Prefetch operand (PRFM).
	ARM64_OP_BARRIER, ///< Memory barrier operand (ISB/DMB/DSB instructions).
} arm64_op_type;

/// TLBI operations
typedef enum arm64_tlbi_op {
	ARM64_TLBI_INVALID = 0,
	ARM64_TLBI_VMALLE1IS,
	ARM64_TLBI_VAE1IS,
	ARM64_TLBI_ASIDE1IS,
	ARM64_TLBI_VAAE1IS,
	ARM64_TLBI_VALE1IS,
	ARM64_TLBI_VAALE1IS,
	ARM64_TLBI_ALLE2IS,
	ARM64_TLBI_VAE2IS,
	ARM64_TLBI_ALLE1IS,
	ARM64_TLBI_VALE2IS,
	ARM64_TLBI_VMALLS12E1IS,
	ARM64_TLBI_ALLE3IS,
	ARM64_TLBI_VAE3IS,
	ARM64_TLBI_VALE3IS,
	ARM64_TLBI_IPAS2E1IS,
	ARM64_TLBI_IPAS2LE1IS,
	ARM64_TLBI_IPAS2E1,
	ARM64_TLBI_IPAS2LE1,
	ARM64_TLBI_VMALLE1,
	ARM64_TLBI_VAE1,
	ARM64_TLBI_ASIDE1,
	ARM64_TLBI_VAAE1,
	ARM64_TLBI_VALE1,
	ARM64_TLBI_VAALE1,
	ARM64_TLBI_ALLE2,
	ARM64_TLBI_VAE2,
	ARM64_TLBI_ALLE1,
	ARM64_TLBI_VALE2,
	ARM64_TLBI_VMALLS12E1,
	ARM64_TLBI_ALLE3,
	ARM64_TLBI_VAE3,
	ARM64_TLBI_VALE3,
} arm64_tlbi_op;

/// AT operations
typedef enum arm64_at_op {
	ARM64_AT_S1E1R,
	ARM64_AT_S1E1W,
	ARM64_AT_S1E0R,
	ARM64_AT_S1E0W,
	ARM64_AT_S1E2R,
	ARM64_AT_S1E2W,
	ARM64_AT_S12E1R,
	ARM64_AT_S12E1W,
	ARM64_AT_S12E0R,
	ARM64_AT_S12E0W,
	ARM64_AT_S1E3R,
	ARM64_AT_S1E3W,
} arm64_at_op;

/// DC operations
typedef enum arm64_dc_op {
	ARM64_DC_INVALID = 0,
	ARM64_DC_ZVA,
	ARM64_DC_IVAC,
	ARM64_DC_ISW,
	ARM64_DC_CVAC,
	ARM64_DC_CSW,
	ARM64_DC_CVAU,
	ARM64_DC_CIVAC,
	ARM64_DC_CISW,
} arm64_dc_op;

/// IC operations
typedef enum arm64_ic_op {
	ARM64_IC_INVALID = 0,
	ARM64_IC_IALLUIS,
	ARM64_IC_IALLU,
	ARM64_IC_IVAU,
} arm64_ic_op;

/// Prefetch operations (PRFM)
typedef enum arm64_prefetch_op {
	ARM64_PRFM_INVALID = 0,
	ARM64_PRFM_PLDL1KEEP = 0x00 + 1,
	ARM64_PRFM_PLDL1STRM = 0x01 + 1,
	ARM64_PRFM_PLDL2KEEP = 0x02 + 1,
	ARM64_PRFM_PLDL2STRM = 0x03 + 1,
	ARM64_PRFM_PLDL3KEEP = 0x04 + 1,
	ARM64_PRFM_PLDL3STRM = 0x05 + 1,
	ARM64_PRFM_PLIL1KEEP = 0x08 + 1,
	ARM64_PRFM_PLIL1STRM = 0x09 + 1,
	ARM64_PRFM_PLIL2KEEP = 0x0a + 1,
	ARM64_PRFM_PLIL2STRM = 0x0b + 1,
	ARM64_PRFM_PLIL3KEEP = 0x0c + 1,
	ARM64_PRFM_PLIL3STRM = 0x0d + 1,
	ARM64_PRFM_PSTL1KEEP = 0x10 + 1,
	ARM64_PRFM_PSTL1STRM = 0x11 + 1,
	ARM64_PRFM_PSTL2KEEP = 0x12 + 1,
	ARM64_PRFM_PSTL2STRM = 0x13 + 1,
	ARM64_PRFM_PSTL3KEEP = 0x14 + 1,
	ARM64_PRFM_PSTL3STRM = 0x15 + 1,
} arm64_prefetch_op;


/// ARM64 registers
typedef enum arm64_reg {
	ARM64_REG_INVALID = 0,

	ARM64_REG_X29,
	ARM64_REG_X30,
	ARM64_REG_NZCV,
	ARM64_REG_SP,
	ARM64_REG_WSP,
	ARM64_REG_WZR,
	ARM64_REG_XZR,
	ARM64_REG_B0,
	ARM64_REG_B1,
	ARM64_REG_B2,
	ARM64_REG_B3,
	ARM64_REG_B4,
	ARM64_REG_B5,
	ARM64_REG_B6,
	ARM64_REG_B7,
	ARM64_REG_B8,
	ARM64_REG_B9,
	ARM64_REG_B10,
	ARM64_REG_B11,
	ARM64_REG_B12,
	ARM64_REG_B13,
	ARM64_REG_B14,
	ARM64_REG_B15,
	ARM64_REG_B16,
	ARM64_REG_B17,
	ARM64_REG_B18,
	ARM64_REG_B19,
	ARM64_REG_B20,
	ARM64_REG_B21,
	ARM64_REG_B22,
	ARM64_REG_B23,
	ARM64_REG_B24,
	ARM64_REG_B25,
	ARM64_REG_B26,
	ARM64_REG_B27,
	ARM64_REG_B28,
	ARM64_REG_B29,
	ARM64_REG_B30,
	ARM64_REG_B31,
	ARM64_REG_D0,
	ARM64_REG_D1,
	ARM64_REG_D2,
	ARM64_REG_D3,
	ARM64_REG_D4,
	ARM64_REG_D5,
	ARM64_REG_D6,
	ARM64_REG_D7,
	ARM64_REG_D8,
	ARM64_REG_D9,
	ARM64_REG_D10,
	ARM64_REG_D11,
	ARM64_REG_D12,
	ARM64_REG_D13,
	ARM64_REG_D14,
	ARM64_REG_D15,
	ARM64_REG_D16,
	ARM64_REG_D17,
	ARM64_REG_D18,
	ARM64_REG_D19,
	ARM64_REG_D20,
	ARM64_REG_D21,
	ARM64_REG_D22,
	ARM64_REG_D23,
	ARM64_REG_D24,
	ARM64_REG_D25,
	ARM64_REG_D26,
	ARM64_REG_D27,
	ARM64_REG_D28,
	ARM64_REG_D29,
	ARM64_REG_D30,
	ARM64_REG_D31,
	ARM64_REG_H0,
	ARM64_REG_H1,
	ARM64_REG_H2,
	ARM64_REG_H3,
	ARM64_REG_H4,
	ARM64_REG_H5,
	ARM64_REG_H6,
	ARM64_REG_H7,
	ARM64_REG_H8,
	ARM64_REG_H9,
	ARM64_REG_H10,
	ARM64_REG_H11,
	ARM64_REG_H12,
	ARM64_REG_H13,
	ARM64_REG_H14,
	ARM64_REG_H15,
	ARM64_REG_H16,
	ARM64_REG_H17,
	ARM64_REG_H18,
	ARM64_REG_H19,
	ARM64_REG_H20,
	ARM64_REG_H21,
	ARM64_REG_H22,
	ARM64_REG_H23,
	ARM64_REG_H24,
	ARM64_REG_H25,
	ARM64_REG_H26,
	ARM64_REG_H27,
	ARM64_REG_H28,
	ARM64_REG_H29,
	ARM64_REG_H30,
	ARM64_REG_H31,
	ARM64_REG_Q0,
	ARM64_REG_Q1,
	ARM64_REG_Q2,
	ARM64_REG_Q3,
	ARM64_REG_Q4,
	ARM64_REG_Q5,
	ARM64_REG_Q6,
	ARM64_REG_Q7,
	ARM64_REG_Q8,
	ARM64_REG_Q9,
	ARM64_REG_Q10,
	ARM64_REG_Q11,
	ARM64_REG_Q12,
	ARM64_REG_Q13,
	ARM64_REG_Q14,
	ARM64_REG_Q15,
	ARM64_REG_Q16,
	ARM64_REG_Q17,
	ARM64_REG_Q18,
	ARM64_REG_Q19,
	ARM64_REG_Q20,
	ARM64_REG_Q21,
	ARM64_REG_Q22,
	ARM64_REG_Q23,
	ARM64_REG_Q24,
	ARM64_REG_Q25,
	ARM64_REG_Q26,
	ARM64_REG_Q27,
	ARM64_REG_Q28,
	ARM64_REG_Q29,
	ARM64_REG_Q30,
	ARM64_REG_Q31,
	ARM64_REG_S0,
	ARM64_REG_S1,
	ARM64_REG_S2,
	ARM64_REG_S3,
	ARM64_REG_S4,
	ARM64_REG_S5,
	ARM64_REG_S6,
	ARM64_REG_S7,
	ARM64_REG_S8,
	ARM64_REG_S9,
	ARM64_REG_S10,
	ARM64_REG_S11,
	ARM64_REG_S12,
	ARM64_REG_S13,
	ARM64_REG_S14,
	ARM64_REG_S15,
	ARM64_REG_S16,
	ARM64_REG_S17,
	ARM64_REG_S18,
	ARM64_REG_S19,
	ARM64_REG_S20,
	ARM64_REG_S21,
	ARM64_REG_S22,
	ARM64_REG_S23,
	ARM64_REG_S24,
	ARM64_REG_S25,
	ARM64_REG_S26,
	ARM64_REG_S27,
	ARM64_REG_S28,
	ARM64_REG_S29,
	ARM64_REG_S30,
	ARM64_REG_S31,
	ARM64_REG_W0,
	ARM64_REG_W1,
	ARM64_REG_W2,
	ARM64_REG_W3,
	ARM64_REG_W4,
	ARM64_REG_W5,
	ARM64_REG_W6,
	ARM64_REG_W7,
	ARM64_REG_W8,
	ARM64_REG_W9,
	ARM64_REG_W10,
	ARM64_REG_W11,
	ARM64_REG_W12,
	ARM64_REG_W13,
	ARM64_REG_W14,
	ARM64_REG_W15,
	ARM64_REG_W16,
	ARM64_REG_W17,
	ARM64_REG_W18,
	ARM64_REG_W19,
	ARM64_REG_W20,
	ARM64_REG_W21,
	ARM64_REG_W22,
	ARM64_REG_W23,
	ARM64_REG_W24,
	ARM64_REG_W25,
	ARM64_REG_W26,
	ARM64_REG_W27,
	ARM64_REG_W28,
	ARM64_REG_W29,
	ARM64_REG_W30,
	ARM64_REG_X0,
	ARM64_REG_X1,
	ARM64_REG_X2,
	ARM64_REG_X3,
	ARM64_REG_X4,
	ARM64_REG_X5,
	ARM64_REG_X6,
	ARM64_REG_X7,
	ARM64_REG_X8,
	ARM64_REG_X9,
	ARM64_REG_X10,
	ARM64_REG_X11,
	ARM64_REG_X12,
	ARM64_REG_X13,
	ARM64_REG_X14,
	ARM64_REG_X15,
	ARM64_REG_X16,
	ARM64_REG_X17,
	ARM64_REG_X18,
	ARM64_REG_X19,
	ARM64_REG_X20,
	ARM64_REG_X21,
	ARM64_REG_X22,
	ARM64_REG_X23,
	ARM64_REG_X24,
	ARM64_REG_X25,
	ARM64_REG_X26,
	ARM64_REG_X27,
	ARM64_REG_X28,

	ARM64_REG_V0,
	ARM64_REG_V1,
	ARM64_REG_V2,
	ARM64_REG_V3,
	ARM64_REG_V4,
	ARM64_REG_V5,
	ARM64_REG_V6,
	ARM64_REG_V7,
	ARM64_REG_V8,
	ARM64_REG_V9,
	ARM64_REG_V10,
	ARM64_REG_V11,
	ARM64_REG_V12,
	ARM64_REG_V13,
	ARM64_REG_V14,
	ARM64_REG_V15,
	ARM64_REG_V16,
	ARM64_REG_V17,
	ARM64_REG_V18,
	ARM64_REG_V19,
	ARM64_REG_V20,
	ARM64_REG_V21,
	ARM64_REG_V22,
	ARM64_REG_V23,
	ARM64_REG_V24,
	ARM64_REG_V25,
	ARM64_REG_V26,
	ARM64_REG_V27,
	ARM64_REG_V28,
	ARM64_REG_V29,
	ARM64_REG_V30,
	ARM64_REG_V31,

	ARM64_REG_ENDING,		// <-- mark the end of the list of registers

	// alias registers

	ARM64_REG_IP0 = ARM64_REG_X16,
	ARM64_REG_IP1 = ARM64_REG_X17,
	ARM64_REG_FP = ARM64_REG_X29,
	ARM64_REG_LR = ARM64_REG_X30,
} arm64_reg;

/// Instruction's operand referring to memory
/// This is associated with ARM64_OP_MEM operand type above
typedef struct arm64_op_mem {
	arm64_reg base;	///< base register
	arm64_reg index;	///< index register
	int32_t disp;	///< displacement/offset value
} arm64_op_mem;

/// Instruction operand
typedef struct cs_arm64_op {
	int vector_index;	///< Vector Index for some vector operands (or -1 if irrelevant)
	arm64_vas vas;		///< Vector Arrangement Specifier
	arm64_vess vess;	///< Vector Element Size Specifier
	struct {
		arm64_shifter type;	///< shifter type of this operand
		unsigned int value;	///< shifter value of this operand
	} shift;
	arm64_extender ext;		///< extender type of this operand
	arm64_op_type type;	///< operand type
	union {
		arm64_reg reg;	///< register value for REG operand
		int64_t imm;		///< immediate value, or index for C-IMM or IMM operand
		double fp;			///< floating point value for FP operand
		arm64_op_mem mem;		///< base/index/scale/disp value for MEM operand
		arm64_pstate pstate;		///< PState field of MSR instruction.
		unsigned int sys;  ///< IC/DC/AT/TLBI operation (see arm64_ic_op, arm64_dc_op, arm64_at_op, arm64_tlbi_op)
		arm64_prefetch_op prefetch;  ///< PRFM operation.
		arm64_barrier_op barrier;  ///< Memory barrier operation (ISB/DMB/DSB instructions).
	};

	/// How is this operand accessed? (READ, WRITE or READ|WRITE)
	/// This field is combined of cs_ac_type.
	/// NOTE: this field is irrelevant if engine is compiled in DIET mode.
	uint8_t access;
} cs_arm64_op;

/// Instruction structure
typedef struct cs_arm64 {
	arm64_cc cc;	///< conditional code for this insn
	bool update_flags;	///< does this insn update flags?
	bool writeback;	///< does this insn request writeback? 'True' means 'yes'

	/// Number of operands of this instruction,
	/// or 0 when instruction has no operand.
	uint8_t op_count;

	cs_arm64_op operands[8]; ///< operands for this instruction.
} cs_arm64;

/// ARM64 instruction
typedef enum arm64_insn {
	ARM64_INS_INVALID = 0,

	ARM64_INS_ABS_ZPmZ_B,
	ARM64_INS_ABS_ZPmZ_D,
	ARM64_INS_ABS_ZPmZ_H,
	ARM64_INS_ABS_ZPmZ_S,
	ARM64_INS_ABSv16i8,
	ARM64_INS_ABSv1i64,
	ARM64_INS_ABSv2i32,
	ARM64_INS_ABSv2i64,
	ARM64_INS_ABSv4i16,
	ARM64_INS_ABSv4i32,
	ARM64_INS_ABSv8i16,
	ARM64_INS_ABSv8i8,
	ARM64_INS_ADCSWr,
	ARM64_INS_ADCSXr,
	ARM64_INS_ADCWr,
	ARM64_INS_ADCXr,
	ARM64_INS_ADDHNv2i64_v2i32,
	ARM64_INS_ADDHNv2i64_v4i32,
	ARM64_INS_ADDHNv4i32_v4i16,
	ARM64_INS_ADDHNv4i32_v8i16,
	ARM64_INS_ADDHNv8i16_v16i8,
	ARM64_INS_ADDHNv8i16_v8i8,
	ARM64_INS_ADDPL_XXI,
	ARM64_INS_ADDPv16i8,
	ARM64_INS_ADDPv2i32,
	ARM64_INS_ADDPv2i64,
	ARM64_INS_ADDPv2i64p,
	ARM64_INS_ADDPv4i16,
	ARM64_INS_ADDPv4i32,
	ARM64_INS_ADDPv8i16,
	ARM64_INS_ADDPv8i8,
	ARM64_INS_ADDSWri,
	ARM64_INS_ADDSWrs,
	ARM64_INS_ADDSWrx,
	ARM64_INS_ADDSXri,
	ARM64_INS_ADDSXrs,
	ARM64_INS_ADDSXrx,
	ARM64_INS_ADDSXrx64,
	ARM64_INS_ADDVL_XXI,
	ARM64_INS_ADDVv16i8v,
	ARM64_INS_ADDVv4i16v,
	ARM64_INS_ADDVv4i32v,
	ARM64_INS_ADDVv8i16v,
	ARM64_INS_ADDVv8i8v,
	ARM64_INS_ADDWri,
	ARM64_INS_ADDWrs,
	ARM64_INS_ADDWrx,
	ARM64_INS_ADDXri,
	ARM64_INS_ADDXrs,
	ARM64_INS_ADDXrx,
	ARM64_INS_ADDXrx64,
	ARM64_INS_ADD_ZI_B,
	ARM64_INS_ADD_ZI_D,
	ARM64_INS_ADD_ZI_H,
	ARM64_INS_ADD_ZI_S,
	ARM64_INS_ADD_ZPmZ_B,
	ARM64_INS_ADD_ZPmZ_D,
	ARM64_INS_ADD_ZPmZ_H,
	ARM64_INS_ADD_ZPmZ_S,
	ARM64_INS_ADD_ZZZ_B,
	ARM64_INS_ADD_ZZZ_D,
	ARM64_INS_ADD_ZZZ_H,
	ARM64_INS_ADD_ZZZ_S,
	ARM64_INS_ADDv16i8,
	ARM64_INS_ADDv1i64,
	ARM64_INS_ADDv2i32,
	ARM64_INS_ADDv2i64,
	ARM64_INS_ADDv4i16,
	ARM64_INS_ADDv4i32,
	ARM64_INS_ADDv8i16,
	ARM64_INS_ADDv8i8,
	ARM64_INS_ADR_LSL_ZZZ_D_0,
	ARM64_INS_ADR_LSL_ZZZ_D_1,
	ARM64_INS_ADR_LSL_ZZZ_D_2,
	ARM64_INS_ADR_LSL_ZZZ_D_3,
	ARM64_INS_ADR_LSL_ZZZ_S_0,
	ARM64_INS_ADR_LSL_ZZZ_S_1,
	ARM64_INS_ADR_LSL_ZZZ_S_2,
	ARM64_INS_ADR_LSL_ZZZ_S_3,
	ARM64_INS_ADR_SXTW_ZZZ_D_0,
	ARM64_INS_ADR_SXTW_ZZZ_D_1,
	ARM64_INS_ADR_SXTW_ZZZ_D_2,
	ARM64_INS_ADR_SXTW_ZZZ_D_3,
	ARM64_INS_ADR_UXTW_ZZZ_D_0,
	ARM64_INS_ADR_UXTW_ZZZ_D_1,
	ARM64_INS_ADR_UXTW_ZZZ_D_2,
	ARM64_INS_ADR_UXTW_ZZZ_D_3,
	ARM64_INS_AESDrr,
	ARM64_INS_AESErr,
	ARM64_INS_AESIMCrr,
	ARM64_INS_AESMCrr,
	ARM64_INS_ANDSWri,
	ARM64_INS_ANDSWrs,
	ARM64_INS_ANDSXri,
	ARM64_INS_ANDSXrs,
	ARM64_INS_ANDS_PPzPP,
	ARM64_INS_ANDV_VPZ_B,
	ARM64_INS_ANDV_VPZ_D,
	ARM64_INS_ANDV_VPZ_H,
	ARM64_INS_ANDV_VPZ_S,
	ARM64_INS_ANDWri,
	ARM64_INS_ANDWrs,
	ARM64_INS_ANDXri,
	ARM64_INS_ANDXrs,
	ARM64_INS_AND_PPzPP,
	ARM64_INS_AND_ZI,
	ARM64_INS_AND_ZPmZ_B,
	ARM64_INS_AND_ZPmZ_D,
	ARM64_INS_AND_ZPmZ_H,
	ARM64_INS_AND_ZPmZ_S,
	ARM64_INS_AND_ZZZ,
	ARM64_INS_ANDv16i8,
	ARM64_INS_ANDv8i8,
	ARM64_INS_ASRD_ZPmI_B,
	ARM64_INS_ASRD_ZPmI_D,
	ARM64_INS_ASRD_ZPmI_H,
	ARM64_INS_ASRD_ZPmI_S,
	ARM64_INS_ASRR_ZPmZ_B,
	ARM64_INS_ASRR_ZPmZ_D,
	ARM64_INS_ASRR_ZPmZ_H,
	ARM64_INS_ASRR_ZPmZ_S,
	ARM64_INS_ASRVWr,
	ARM64_INS_ASRVXr,
	ARM64_INS_ASR_WIDE_ZPmZ_B,
	ARM64_INS_ASR_WIDE_ZPmZ_H,
	ARM64_INS_ASR_WIDE_ZPmZ_S,
	ARM64_INS_ASR_WIDE_ZZZ_B,
	ARM64_INS_ASR_WIDE_ZZZ_H,
	ARM64_INS_ASR_WIDE_ZZZ_S,
	ARM64_INS_ASR_ZPmI_B,
	ARM64_INS_ASR_ZPmI_D,
	ARM64_INS_ASR_ZPmI_H,
	ARM64_INS_ASR_ZPmI_S,
	ARM64_INS_ASR_ZPmZ_B,
	ARM64_INS_ASR_ZPmZ_D,
	ARM64_INS_ASR_ZPmZ_H,
	ARM64_INS_ASR_ZPmZ_S,
	ARM64_INS_ASR_ZZI_B,
	ARM64_INS_ASR_ZZI_D,
	ARM64_INS_ASR_ZZI_H,
	ARM64_INS_ASR_ZZI_S,
	ARM64_INS_AUTDA,
	ARM64_INS_AUTDB,
	ARM64_INS_AUTDZA,
	ARM64_INS_AUTDZB,
	ARM64_INS_AUTIA,
	ARM64_INS_AUTIA1716,
	ARM64_INS_AUTIASP,
	ARM64_INS_AUTIAZ,
	ARM64_INS_AUTIB,
	ARM64_INS_AUTIB1716,
	ARM64_INS_AUTIBSP,
	ARM64_INS_AUTIBZ,
	ARM64_INS_AUTIZA,
	ARM64_INS_AUTIZB,
	ARM64_INS_BCAX,
	ARM64_INS_BFMWri,
	ARM64_INS_BFMXri,
	ARM64_INS_BICSWrs,
	ARM64_INS_BICSXrs,
	ARM64_INS_BICS_PPzPP,
	ARM64_INS_BICWrs,
	ARM64_INS_BICXrs,
	ARM64_INS_BIC_PPzPP,
	ARM64_INS_BIC_ZPmZ_B,
	ARM64_INS_BIC_ZPmZ_D,
	ARM64_INS_BIC_ZPmZ_H,
	ARM64_INS_BIC_ZPmZ_S,
	ARM64_INS_BIC_ZZZ,
	ARM64_INS_BICv16i8,
	ARM64_INS_BICv2i32,
	ARM64_INS_BICv4i16,
	ARM64_INS_BICv4i32,
	ARM64_INS_BICv8i16,
	ARM64_INS_BICv8i8,
	ARM64_INS_BIFv16i8,
	ARM64_INS_BIFv8i8,
	ARM64_INS_BITv16i8,
	ARM64_INS_BITv8i8,
	ARM64_INS_BLRAA,
	ARM64_INS_BLRAAZ,
	ARM64_INS_BLRAB,
	ARM64_INS_BLRABZ,
	ARM64_INS_BRAA,
	ARM64_INS_BRAAZ,
	ARM64_INS_BRAB,
	ARM64_INS_BRABZ,
	ARM64_INS_BRKAS_PPzP,
	ARM64_INS_BRKA_PPmP,
	ARM64_INS_BRKA_PPzP,
	ARM64_INS_BRKBS_PPzP,
	ARM64_INS_BRKB_PPmP,
	ARM64_INS_BRKB_PPzP,
	ARM64_INS_BRKNS_PPzP,
	ARM64_INS_BRKN_PPzP,
	ARM64_INS_BRKPAS_PPzPP,
	ARM64_INS_BRKPA_PPzPP,
	ARM64_INS_BRKPBS_PPzPP,
	ARM64_INS_BRKPB_PPzPP,
	ARM64_INS_BSLv16i8,
	ARM64_INS_BSLv8i8,
	ARM64_INS_Bcc,
	ARM64_INS_CASAB,
	ARM64_INS_CASAH,
	ARM64_INS_CASALB,
	ARM64_INS_CASALH,
	ARM64_INS_CASALW,
	ARM64_INS_CASALX,
	ARM64_INS_CASAW,
	ARM64_INS_CASAX,
	ARM64_INS_CASB,
	ARM64_INS_CASH,
	ARM64_INS_CASLB,
	ARM64_INS_CASLH,
	ARM64_INS_CASLW,
	ARM64_INS_CASLX,
	ARM64_INS_CASPALW,
	ARM64_INS_CASPALX,
	ARM64_INS_CASPAW,
	ARM64_INS_CASPAX,
	ARM64_INS_CASPLW,
	ARM64_INS_CASPLX,
	ARM64_INS_CASPW,
	ARM64_INS_CASPX,
	ARM64_INS_CASW,
	ARM64_INS_CASX,
	ARM64_INS_CBNZW,
	ARM64_INS_CBNZX,
	ARM64_INS_CBZW,
	ARM64_INS_CBZX,
	ARM64_INS_CCMNWi,
	ARM64_INS_CCMNWr,
	ARM64_INS_CCMNXi,
	ARM64_INS_CCMNXr,
	ARM64_INS_CCMPWi,
	ARM64_INS_CCMPWr,
	ARM64_INS_CCMPXi,
	ARM64_INS_CCMPXr,
	ARM64_INS_CFINV,
	ARM64_INS_CLASTA_RPZ_B,
	ARM64_INS_CLASTA_RPZ_D,
	ARM64_INS_CLASTA_RPZ_H,
	ARM64_INS_CLASTA_RPZ_S,
	ARM64_INS_CLASTA_VPZ_B,
	ARM64_INS_CLASTA_VPZ_D,
	ARM64_INS_CLASTA_VPZ_H,
	ARM64_INS_CLASTA_VPZ_S,
	ARM64_INS_CLASTA_ZPZ_B,
	ARM64_INS_CLASTA_ZPZ_D,
	ARM64_INS_CLASTA_ZPZ_H,
	ARM64_INS_CLASTA_ZPZ_S,
	ARM64_INS_CLASTB_RPZ_B,
	ARM64_INS_CLASTB_RPZ_D,
	ARM64_INS_CLASTB_RPZ_H,
	ARM64_INS_CLASTB_RPZ_S,
	ARM64_INS_CLASTB_VPZ_B,
	ARM64_INS_CLASTB_VPZ_D,
	ARM64_INS_CLASTB_VPZ_H,
	ARM64_INS_CLASTB_VPZ_S,
	ARM64_INS_CLASTB_ZPZ_B,
	ARM64_INS_CLASTB_ZPZ_D,
	ARM64_INS_CLASTB_ZPZ_H,
	ARM64_INS_CLASTB_ZPZ_S,
	ARM64_INS_CLSWr,
	ARM64_INS_CLSXr,
	ARM64_INS_CLS_ZPmZ_B,
	ARM64_INS_CLS_ZPmZ_D,
	ARM64_INS_CLS_ZPmZ_H,
	ARM64_INS_CLS_ZPmZ_S,
	ARM64_INS_CLSv16i8,
	ARM64_INS_CLSv2i32,
	ARM64_INS_CLSv4i16,
	ARM64_INS_CLSv4i32,
	ARM64_INS_CLSv8i16,
	ARM64_INS_CLSv8i8,
	ARM64_INS_CLZWr,
	ARM64_INS_CLZXr,
	ARM64_INS_CLZ_ZPmZ_B,
	ARM64_INS_CLZ_ZPmZ_D,
	ARM64_INS_CLZ_ZPmZ_H,
	ARM64_INS_CLZ_ZPmZ_S,
	ARM64_INS_CLZv16i8,
	ARM64_INS_CLZv2i32,
	ARM64_INS_CLZv4i16,
	ARM64_INS_CLZv4i32,
	ARM64_INS_CLZv8i16,
	ARM64_INS_CLZv8i8,
	ARM64_INS_CMEQv16i8,
	ARM64_INS_CMEQv16i8rz,
	ARM64_INS_CMEQv1i64,
	ARM64_INS_CMEQv1i64rz,
	ARM64_INS_CMEQv2i32,
	ARM64_INS_CMEQv2i32rz,
	ARM64_INS_CMEQv2i64,
	ARM64_INS_CMEQv2i64rz,
	ARM64_INS_CMEQv4i16,
	ARM64_INS_CMEQv4i16rz,
	ARM64_INS_CMEQv4i32,
	ARM64_INS_CMEQv4i32rz,
	ARM64_INS_CMEQv8i16,
	ARM64_INS_CMEQv8i16rz,
	ARM64_INS_CMEQv8i8,
	ARM64_INS_CMEQv8i8rz,
	ARM64_INS_CMGEv16i8,
	ARM64_INS_CMGEv16i8rz,
	ARM64_INS_CMGEv1i64,
	ARM64_INS_CMGEv1i64rz,
	ARM64_INS_CMGEv2i32,
	ARM64_INS_CMGEv2i32rz,
	ARM64_INS_CMGEv2i64,
	ARM64_INS_CMGEv2i64rz,
	ARM64_INS_CMGEv4i16,
	ARM64_INS_CMGEv4i16rz,
	ARM64_INS_CMGEv4i32,
	ARM64_INS_CMGEv4i32rz,
	ARM64_INS_CMGEv8i16,
	ARM64_INS_CMGEv8i16rz,
	ARM64_INS_CMGEv8i8,
	ARM64_INS_CMGEv8i8rz,
	ARM64_INS_CMGTv16i8,
	ARM64_INS_CMGTv16i8rz,
	ARM64_INS_CMGTv1i64,
	ARM64_INS_CMGTv1i64rz,
	ARM64_INS_CMGTv2i32,
	ARM64_INS_CMGTv2i32rz,
	ARM64_INS_CMGTv2i64,
	ARM64_INS_CMGTv2i64rz,
	ARM64_INS_CMGTv4i16,
	ARM64_INS_CMGTv4i16rz,
	ARM64_INS_CMGTv4i32,
	ARM64_INS_CMGTv4i32rz,
	ARM64_INS_CMGTv8i16,
	ARM64_INS_CMGTv8i16rz,
	ARM64_INS_CMGTv8i8,
	ARM64_INS_CMGTv8i8rz,
	ARM64_INS_CMHIv16i8,
	ARM64_INS_CMHIv1i64,
	ARM64_INS_CMHIv2i32,
	ARM64_INS_CMHIv2i64,
	ARM64_INS_CMHIv4i16,
	ARM64_INS_CMHIv4i32,
	ARM64_INS_CMHIv8i16,
	ARM64_INS_CMHIv8i8,
	ARM64_INS_CMHSv16i8,
	ARM64_INS_CMHSv1i64,
	ARM64_INS_CMHSv2i32,
	ARM64_INS_CMHSv2i64,
	ARM64_INS_CMHSv4i16,
	ARM64_INS_CMHSv4i32,
	ARM64_INS_CMHSv8i16,
	ARM64_INS_CMHSv8i8,
	ARM64_INS_CMLEv16i8rz,
	ARM64_INS_CMLEv1i64rz,
	ARM64_INS_CMLEv2i32rz,
	ARM64_INS_CMLEv2i64rz,
	ARM64_INS_CMLEv4i16rz,
	ARM64_INS_CMLEv4i32rz,
	ARM64_INS_CMLEv8i16rz,
	ARM64_INS_CMLEv8i8rz,
	ARM64_INS_CMLTv16i8rz,
	ARM64_INS_CMLTv1i64rz,
	ARM64_INS_CMLTv2i32rz,
	ARM64_INS_CMLTv2i64rz,
	ARM64_INS_CMLTv4i16rz,
	ARM64_INS_CMLTv4i32rz,
	ARM64_INS_CMLTv8i16rz,
	ARM64_INS_CMLTv8i8rz,
	ARM64_INS_CMPEQ_PPzZI_B,
	ARM64_INS_CMPEQ_PPzZI_D,
	ARM64_INS_CMPEQ_PPzZI_H,
	ARM64_INS_CMPEQ_PPzZI_S,
	ARM64_INS_CMPEQ_PPzZZ_B,
	ARM64_INS_CMPEQ_PPzZZ_D,
	ARM64_INS_CMPEQ_PPzZZ_H,
	ARM64_INS_CMPEQ_PPzZZ_S,
	ARM64_INS_CMPEQ_WIDE_PPzZZ_B,
	ARM64_INS_CMPEQ_WIDE_PPzZZ_H,
	ARM64_INS_CMPEQ_WIDE_PPzZZ_S,
	ARM64_INS_CMPGE_PPzZI_B,
	ARM64_INS_CMPGE_PPzZI_D,
	ARM64_INS_CMPGE_PPzZI_H,
	ARM64_INS_CMPGE_PPzZI_S,
	ARM64_INS_CMPGE_PPzZZ_B,
	ARM64_INS_CMPGE_PPzZZ_D,
	ARM64_INS_CMPGE_PPzZZ_H,
	ARM64_INS_CMPGE_PPzZZ_S,
	ARM64_INS_CMPGE_WIDE_PPzZZ_B,
	ARM64_INS_CMPGE_WIDE_PPzZZ_H,
	ARM64_INS_CMPGE_WIDE_PPzZZ_S,
	ARM64_INS_CMPGT_PPzZI_B,
	ARM64_INS_CMPGT_PPzZI_D,
	ARM64_INS_CMPGT_PPzZI_H,
	ARM64_INS_CMPGT_PPzZI_S,
	ARM64_INS_CMPGT_PPzZZ_B,
	ARM64_INS_CMPGT_PPzZZ_D,
	ARM64_INS_CMPGT_PPzZZ_H,
	ARM64_INS_CMPGT_PPzZZ_S,
	ARM64_INS_CMPGT_WIDE_PPzZZ_B,
	ARM64_INS_CMPGT_WIDE_PPzZZ_H,
	ARM64_INS_CMPGT_WIDE_PPzZZ_S,
	ARM64_INS_CMPHI_PPzZI_B,
	ARM64_INS_CMPHI_PPzZI_D,
	ARM64_INS_CMPHI_PPzZI_H,
	ARM64_INS_CMPHI_PPzZI_S,
	ARM64_INS_CMPHI_PPzZZ_B,
	ARM64_INS_CMPHI_PPzZZ_D,
	ARM64_INS_CMPHI_PPzZZ_H,
	ARM64_INS_CMPHI_PPzZZ_S,
	ARM64_INS_CMPHI_WIDE_PPzZZ_B,
	ARM64_INS_CMPHI_WIDE_PPzZZ_H,
	ARM64_INS_CMPHI_WIDE_PPzZZ_S,
	ARM64_INS_CMPHS_PPzZI_B,
	ARM64_INS_CMPHS_PPzZI_D,
	ARM64_INS_CMPHS_PPzZI_H,
	ARM64_INS_CMPHS_PPzZI_S,
	ARM64_INS_CMPHS_PPzZZ_B,
	ARM64_INS_CMPHS_PPzZZ_D,
	ARM64_INS_CMPHS_PPzZZ_H,
	ARM64_INS_CMPHS_PPzZZ_S,
	ARM64_INS_CMPHS_WIDE_PPzZZ_B,
	ARM64_INS_CMPHS_WIDE_PPzZZ_H,
	ARM64_INS_CMPHS_WIDE_PPzZZ_S,
	ARM64_INS_CMPLE_PPzZI_B,
	ARM64_INS_CMPLE_PPzZI_D,
	ARM64_INS_CMPLE_PPzZI_H,
	ARM64_INS_CMPLE_PPzZI_S,
	ARM64_INS_CMPLE_WIDE_PPzZZ_B,
	ARM64_INS_CMPLE_WIDE_PPzZZ_H,
	ARM64_INS_CMPLE_WIDE_PPzZZ_S,
	ARM64_INS_CMPLO_PPzZI_B,
	ARM64_INS_CMPLO_PPzZI_D,
	ARM64_INS_CMPLO_PPzZI_H,
	ARM64_INS_CMPLO_PPzZI_S,
	ARM64_INS_CMPLO_WIDE_PPzZZ_B,
	ARM64_INS_CMPLO_WIDE_PPzZZ_H,
	ARM64_INS_CMPLO_WIDE_PPzZZ_S,
	ARM64_INS_CMPLS_PPzZI_B,
	ARM64_INS_CMPLS_PPzZI_D,
	ARM64_INS_CMPLS_PPzZI_H,
	ARM64_INS_CMPLS_PPzZI_S,
	ARM64_INS_CMPLS_WIDE_PPzZZ_B,
	ARM64_INS_CMPLS_WIDE_PPzZZ_H,
	ARM64_INS_CMPLS_WIDE_PPzZZ_S,
	ARM64_INS_CMPLT_PPzZI_B,
	ARM64_INS_CMPLT_PPzZI_D,
	ARM64_INS_CMPLT_PPzZI_H,
	ARM64_INS_CMPLT_PPzZI_S,
	ARM64_INS_CMPLT_WIDE_PPzZZ_B,
	ARM64_INS_CMPLT_WIDE_PPzZZ_H,
	ARM64_INS_CMPLT_WIDE_PPzZZ_S,
	ARM64_INS_CMPNE_PPzZI_B,
	ARM64_INS_CMPNE_PPzZI_D,
	ARM64_INS_CMPNE_PPzZI_H,
	ARM64_INS_CMPNE_PPzZI_S,
	ARM64_INS_CMPNE_PPzZZ_B,
	ARM64_INS_CMPNE_PPzZZ_D,
	ARM64_INS_CMPNE_PPzZZ_H,
	ARM64_INS_CMPNE_PPzZZ_S,
	ARM64_INS_CMPNE_WIDE_PPzZZ_B,
	ARM64_INS_CMPNE_WIDE_PPzZZ_H,
	ARM64_INS_CMPNE_WIDE_PPzZZ_S,
	ARM64_INS_CMTSTv16i8,
	ARM64_INS_CMTSTv1i64,
	ARM64_INS_CMTSTv2i32,
	ARM64_INS_CMTSTv2i64,
	ARM64_INS_CMTSTv4i16,
	ARM64_INS_CMTSTv4i32,
	ARM64_INS_CMTSTv8i16,
	ARM64_INS_CMTSTv8i8,
	ARM64_INS_CNOT_ZPmZ_B,
	ARM64_INS_CNOT_ZPmZ_D,
	ARM64_INS_CNOT_ZPmZ_H,
	ARM64_INS_CNOT_ZPmZ_S,
	ARM64_INS_CNTB_XPiI,
	ARM64_INS_CNTD_XPiI,
	ARM64_INS_CNTH_XPiI,
	ARM64_INS_CNTP_XPP_B,
	ARM64_INS_CNTP_XPP_D,
	ARM64_INS_CNTP_XPP_H,
	ARM64_INS_CNTP_XPP_S,
	ARM64_INS_CNTW_XPiI,
	ARM64_INS_CNT_ZPmZ_B,
	ARM64_INS_CNT_ZPmZ_D,
	ARM64_INS_CNT_ZPmZ_H,
	ARM64_INS_CNT_ZPmZ_S,
	ARM64_INS_CNTv16i8,
	ARM64_INS_CNTv8i8,
	ARM64_INS_COMPACT_ZPZ_D,
	ARM64_INS_COMPACT_ZPZ_S,
	ARM64_INS_CPY_ZPmI_B,
	ARM64_INS_CPY_ZPmI_D,
	ARM64_INS_CPY_ZPmI_H,
	ARM64_INS_CPY_ZPmI_S,
	ARM64_INS_CPY_ZPmR_B,
	ARM64_INS_CPY_ZPmR_D,
	ARM64_INS_CPY_ZPmR_H,
	ARM64_INS_CPY_ZPmR_S,
	ARM64_INS_CPY_ZPmV_B,
	ARM64_INS_CPY_ZPmV_D,
	ARM64_INS_CPY_ZPmV_H,
	ARM64_INS_CPY_ZPmV_S,
	ARM64_INS_CPY_ZPzI_B,
	ARM64_INS_CPY_ZPzI_D,
	ARM64_INS_CPY_ZPzI_H,
	ARM64_INS_CPY_ZPzI_S,
	ARM64_INS_CPYi16,
	ARM64_INS_CPYi32,
	ARM64_INS_CPYi64,
	ARM64_INS_CPYi8,
	ARM64_INS_CRC32Brr,
	ARM64_INS_CRC32CBrr,
	ARM64_INS_CRC32CHrr,
	ARM64_INS_CRC32CWrr,
	ARM64_INS_CRC32CXrr,
	ARM64_INS_CRC32Hrr,
	ARM64_INS_CRC32Wrr,
	ARM64_INS_CRC32Xrr,
	ARM64_INS_CSELWr,
	ARM64_INS_CSELXr,
	ARM64_INS_CSINCWr,
	ARM64_INS_CSINCXr,
	ARM64_INS_CSINVWr,
	ARM64_INS_CSINVXr,
	ARM64_INS_CSNEGWr,
	ARM64_INS_CSNEGXr,
	ARM64_INS_CTERMEQ_WW,
	ARM64_INS_CTERMEQ_XX,
	ARM64_INS_CTERMNE_WW,
	ARM64_INS_CTERMNE_XX,
	ARM64_INS_DECB_XPiI,
	ARM64_INS_DECD_XPiI,
	ARM64_INS_DECD_ZPiI,
	ARM64_INS_DECH_XPiI,
	ARM64_INS_DECH_ZPiI,
	ARM64_INS_DECP_XP_B,
	ARM64_INS_DECP_XP_D,
	ARM64_INS_DECP_XP_H,
	ARM64_INS_DECP_XP_S,
	ARM64_INS_DECP_ZP_D,
	ARM64_INS_DECP_ZP_H,
	ARM64_INS_DECP_ZP_S,
	ARM64_INS_DECW_XPiI,
	ARM64_INS_DECW_ZPiI,
	ARM64_INS_DUPM_ZI,
	ARM64_INS_DUP_ZI_B,
	ARM64_INS_DUP_ZI_D,
	ARM64_INS_DUP_ZI_H,
	ARM64_INS_DUP_ZI_S,
	ARM64_INS_DUP_ZR_B,
	ARM64_INS_DUP_ZR_D,
	ARM64_INS_DUP_ZR_H,
	ARM64_INS_DUP_ZR_S,
	ARM64_INS_DUP_ZZI_B,
	ARM64_INS_DUP_ZZI_D,
	ARM64_INS_DUP_ZZI_H,
	ARM64_INS_DUP_ZZI_Q,
	ARM64_INS_DUP_ZZI_S,
	ARM64_INS_DUPv16i8gpr,
	ARM64_INS_DUPv16i8lane,
	ARM64_INS_DUPv2i32gpr,
	ARM64_INS_DUPv2i32lane,
	ARM64_INS_DUPv2i64gpr,
	ARM64_INS_DUPv2i64lane,
	ARM64_INS_DUPv4i16gpr,
	ARM64_INS_DUPv4i16lane,
	ARM64_INS_DUPv4i32gpr,
	ARM64_INS_DUPv4i32lane,
	ARM64_INS_DUPv8i16gpr,
	ARM64_INS_DUPv8i16lane,
	ARM64_INS_DUPv8i8gpr,
	ARM64_INS_DUPv8i8lane,
	ARM64_INS_EONWrs,
	ARM64_INS_EONXrs,
	ARM64_INS_EOR3,
	ARM64_INS_EORS_PPzPP,
	ARM64_INS_EORV_VPZ_B,
	ARM64_INS_EORV_VPZ_D,
	ARM64_INS_EORV_VPZ_H,
	ARM64_INS_EORV_VPZ_S,
	ARM64_INS_EORWri,
	ARM64_INS_EORWrs,
	ARM64_INS_EORXri,
	ARM64_INS_EORXrs,
	ARM64_INS_EOR_PPzPP,
	ARM64_INS_EOR_ZI,
	ARM64_INS_EOR_ZPmZ_B,
	ARM64_INS_EOR_ZPmZ_D,
	ARM64_INS_EOR_ZPmZ_H,
	ARM64_INS_EOR_ZPmZ_S,
	ARM64_INS_EOR_ZZZ,
	ARM64_INS_EORv16i8,
	ARM64_INS_EORv8i8,
	ARM64_INS_ERETAA,
	ARM64_INS_ERETAB,
	ARM64_INS_EXTRWrri,
	ARM64_INS_EXTRXrri,
	ARM64_INS_EXT_ZZI,
	ARM64_INS_EXTv16i8,
	ARM64_INS_EXTv8i8,
	ARM64_INS_FABD16,
	ARM64_INS_FABD32,
	ARM64_INS_FABD64,
	ARM64_INS_FABD_ZPmZ_D,
	ARM64_INS_FABD_ZPmZ_H,
	ARM64_INS_FABD_ZPmZ_S,
	ARM64_INS_FABDv2f32,
	ARM64_INS_FABDv2f64,
	ARM64_INS_FABDv4f16,
	ARM64_INS_FABDv4f32,
	ARM64_INS_FABDv8f16,
	ARM64_INS_FABSDr,
	ARM64_INS_FABSHr,
	ARM64_INS_FABSSr,
	ARM64_INS_FABS_ZPmZ_D,
	ARM64_INS_FABS_ZPmZ_H,
	ARM64_INS_FABS_ZPmZ_S,
	ARM64_INS_FABSv2f32,
	ARM64_INS_FABSv2f64,
	ARM64_INS_FABSv4f16,
	ARM64_INS_FABSv4f32,
	ARM64_INS_FABSv8f16,
	ARM64_INS_FACGE16,
	ARM64_INS_FACGE32,
	ARM64_INS_FACGE64,
	ARM64_INS_FACGE_PPzZZ_D,
	ARM64_INS_FACGE_PPzZZ_H,
	ARM64_INS_FACGE_PPzZZ_S,
	ARM64_INS_FACGEv2f32,
	ARM64_INS_FACGEv2f64,
	ARM64_INS_FACGEv4f16,
	ARM64_INS_FACGEv4f32,
	ARM64_INS_FACGEv8f16,
	ARM64_INS_FACGT16,
	ARM64_INS_FACGT32,
	ARM64_INS_FACGT64,
	ARM64_INS_FACGT_PPzZZ_D,
	ARM64_INS_FACGT_PPzZZ_H,
	ARM64_INS_FACGT_PPzZZ_S,
	ARM64_INS_FACGTv2f32,
	ARM64_INS_FACGTv2f64,
	ARM64_INS_FACGTv4f16,
	ARM64_INS_FACGTv4f32,
	ARM64_INS_FACGTv8f16,
	ARM64_INS_FADDA_VPZ_D,
	ARM64_INS_FADDA_VPZ_H,
	ARM64_INS_FADDA_VPZ_S,
	ARM64_INS_FADDDrr,
	ARM64_INS_FADDHrr,
	ARM64_INS_FADDPv2f32,
	ARM64_INS_FADDPv2f64,
	ARM64_INS_FADDPv2i16p,
	ARM64_INS_FADDPv2i32p,
	ARM64_INS_FADDPv2i64p,
	ARM64_INS_FADDPv4f16,
	ARM64_INS_FADDPv4f32,
	ARM64_INS_FADDPv8f16,
	ARM64_INS_FADDSrr,
	ARM64_INS_FADDV_VPZ_D,
	ARM64_INS_FADDV_VPZ_H,
	ARM64_INS_FADDV_VPZ_S,
	ARM64_INS_FADD_ZPmI_D,
	ARM64_INS_FADD_ZPmI_H,
	ARM64_INS_FADD_ZPmI_S,
	ARM64_INS_FADD_ZPmZ_D,
	ARM64_INS_FADD_ZPmZ_H,
	ARM64_INS_FADD_ZPmZ_S,
	ARM64_INS_FADD_ZZZ_D,
	ARM64_INS_FADD_ZZZ_H,
	ARM64_INS_FADD_ZZZ_S,
	ARM64_INS_FADDv2f32,
	ARM64_INS_FADDv2f64,
	ARM64_INS_FADDv4f16,
	ARM64_INS_FADDv4f32,
	ARM64_INS_FADDv8f16,
	ARM64_INS_FCADD_ZPmZ_D,
	ARM64_INS_FCADD_ZPmZ_H,
	ARM64_INS_FCADD_ZPmZ_S,
	ARM64_INS_FCADDv2f32,
	ARM64_INS_FCADDv2f64,
	ARM64_INS_FCADDv4f16,
	ARM64_INS_FCADDv4f32,
	ARM64_INS_FCADDv8f16,
	ARM64_INS_FCCMPDrr,
	ARM64_INS_FCCMPEDrr,
	ARM64_INS_FCCMPEHrr,
	ARM64_INS_FCCMPESrr,
	ARM64_INS_FCCMPHrr,
	ARM64_INS_FCCMPSrr,
	ARM64_INS_FCMEQ16,
	ARM64_INS_FCMEQ32,
	ARM64_INS_FCMEQ64,
	ARM64_INS_FCMEQ_PPzZ0_D,
	ARM64_INS_FCMEQ_PPzZ0_H,
	ARM64_INS_FCMEQ_PPzZ0_S,
	ARM64_INS_FCMEQ_PPzZZ_D,
	ARM64_INS_FCMEQ_PPzZZ_H,
	ARM64_INS_FCMEQ_PPzZZ_S,
	ARM64_INS_FCMEQv1i16rz,
	ARM64_INS_FCMEQv1i32rz,
	ARM64_INS_FCMEQv1i64rz,
	ARM64_INS_FCMEQv2f32,
	ARM64_INS_FCMEQv2f64,
	ARM64_INS_FCMEQv2i32rz,
	ARM64_INS_FCMEQv2i64rz,
	ARM64_INS_FCMEQv4f16,
	ARM64_INS_FCMEQv4f32,
	ARM64_INS_FCMEQv4i16rz,
	ARM64_INS_FCMEQv4i32rz,
	ARM64_INS_FCMEQv8f16,
	ARM64_INS_FCMEQv8i16rz,
	ARM64_INS_FCMGE16,
	ARM64_INS_FCMGE32,
	ARM64_INS_FCMGE64,
	ARM64_INS_FCMGE_PPzZ0_D,
	ARM64_INS_FCMGE_PPzZ0_H,
	ARM64_INS_FCMGE_PPzZ0_S,
	ARM64_INS_FCMGE_PPzZZ_D,
	ARM64_INS_FCMGE_PPzZZ_H,
	ARM64_INS_FCMGE_PPzZZ_S,
	ARM64_INS_FCMGEv1i16rz,
	ARM64_INS_FCMGEv1i32rz,
	ARM64_INS_FCMGEv1i64rz,
	ARM64_INS_FCMGEv2f32,
	ARM64_INS_FCMGEv2f64,
	ARM64_INS_FCMGEv2i32rz,
	ARM64_INS_FCMGEv2i64rz,
	ARM64_INS_FCMGEv4f16,
	ARM64_INS_FCMGEv4f32,
	ARM64_INS_FCMGEv4i16rz,
	ARM64_INS_FCMGEv4i32rz,
	ARM64_INS_FCMGEv8f16,
	ARM64_INS_FCMGEv8i16rz,
	ARM64_INS_FCMGT16,
	ARM64_INS_FCMGT32,
	ARM64_INS_FCMGT64,
	ARM64_INS_FCMGT_PPzZ0_D,
	ARM64_INS_FCMGT_PPzZ0_H,
	ARM64_INS_FCMGT_PPzZ0_S,
	ARM64_INS_FCMGT_PPzZZ_D,
	ARM64_INS_FCMGT_PPzZZ_H,
	ARM64_INS_FCMGT_PPzZZ_S,
	ARM64_INS_FCMGTv1i16rz,
	ARM64_INS_FCMGTv1i32rz,
	ARM64_INS_FCMGTv1i64rz,
	ARM64_INS_FCMGTv2f32,
	ARM64_INS_FCMGTv2f64,
	ARM64_INS_FCMGTv2i32rz,
	ARM64_INS_FCMGTv2i64rz,
	ARM64_INS_FCMGTv4f16,
	ARM64_INS_FCMGTv4f32,
	ARM64_INS_FCMGTv4i16rz,
	ARM64_INS_FCMGTv4i32rz,
	ARM64_INS_FCMGTv8f16,
	ARM64_INS_FCMGTv8i16rz,
	ARM64_INS_FCMLA_ZPmZZ_D,
	ARM64_INS_FCMLA_ZPmZZ_H,
	ARM64_INS_FCMLA_ZPmZZ_S,
	ARM64_INS_FCMLA_ZZZI_H,
	ARM64_INS_FCMLA_ZZZI_S,
	ARM64_INS_FCMLAv2f32,
	ARM64_INS_FCMLAv2f64,
	ARM64_INS_FCMLAv4f16,
	ARM64_INS_FCMLAv4f16_indexed,
	ARM64_INS_FCMLAv4f32,
	ARM64_INS_FCMLAv4f32_indexed,
	ARM64_INS_FCMLAv8f16,
	ARM64_INS_FCMLAv8f16_indexed,
	ARM64_INS_FCMLE_PPzZ0_D,
	ARM64_INS_FCMLE_PPzZ0_H,
	ARM64_INS_FCMLE_PPzZ0_S,
	ARM64_INS_FCMLEv1i16rz,
	ARM64_INS_FCMLEv1i32rz,
	ARM64_INS_FCMLEv1i64rz,
	ARM64_INS_FCMLEv2i32rz,
	ARM64_INS_FCMLEv2i64rz,
	ARM64_INS_FCMLEv4i16rz,
	ARM64_INS_FCMLEv4i32rz,
	ARM64_INS_FCMLEv8i16rz,
	ARM64_INS_FCMLT_PPzZ0_D,
	ARM64_INS_FCMLT_PPzZ0_H,
	ARM64_INS_FCMLT_PPzZ0_S,
	ARM64_INS_FCMLTv1i16rz,
	ARM64_INS_FCMLTv1i32rz,
	ARM64_INS_FCMLTv1i64rz,
	ARM64_INS_FCMLTv2i32rz,
	ARM64_INS_FCMLTv2i64rz,
	ARM64_INS_FCMLTv4i16rz,
	ARM64_INS_FCMLTv4i32rz,
	ARM64_INS_FCMLTv8i16rz,
	ARM64_INS_FCMNE_PPzZ0_D,
	ARM64_INS_FCMNE_PPzZ0_H,
	ARM64_INS_FCMNE_PPzZ0_S,
	ARM64_INS_FCMNE_PPzZZ_D,
	ARM64_INS_FCMNE_PPzZZ_H,
	ARM64_INS_FCMNE_PPzZZ_S,
	ARM64_INS_FCMPDri,
	ARM64_INS_FCMPDrr,
	ARM64_INS_FCMPEDri,
	ARM64_INS_FCMPEDrr,
	ARM64_INS_FCMPEHri,
	ARM64_INS_FCMPEHrr,
	ARM64_INS_FCMPESri,
	ARM64_INS_FCMPESrr,
	ARM64_INS_FCMPHri,
	ARM64_INS_FCMPHrr,
	ARM64_INS_FCMPSri,
	ARM64_INS_FCMPSrr,
	ARM64_INS_FCMUO_PPzZZ_D,
	ARM64_INS_FCMUO_PPzZZ_H,
	ARM64_INS_FCMUO_PPzZZ_S,
	ARM64_INS_FCPY_ZPmI_D,
	ARM64_INS_FCPY_ZPmI_H,
	ARM64_INS_FCPY_ZPmI_S,
	ARM64_INS_FCSELDrrr,
	ARM64_INS_FCSELHrrr,
	ARM64_INS_FCSELSrrr,
	ARM64_INS_FCVTASUWDr,
	ARM64_INS_FCVTASUWHr,
	ARM64_INS_FCVTASUWSr,
	ARM64_INS_FCVTASUXDr,
	ARM64_INS_FCVTASUXHr,
	ARM64_INS_FCVTASUXSr,
	ARM64_INS_FCVTASv1f16,
	ARM64_INS_FCVTASv1i32,
	ARM64_INS_FCVTASv1i64,
	ARM64_INS_FCVTASv2f32,
	ARM64_INS_FCVTASv2f64,
	ARM64_INS_FCVTASv4f16,
	ARM64_INS_FCVTASv4f32,
	ARM64_INS_FCVTASv8f16,
	ARM64_INS_FCVTAUUWDr,
	ARM64_INS_FCVTAUUWHr,
	ARM64_INS_FCVTAUUWSr,
	ARM64_INS_FCVTAUUXDr,
	ARM64_INS_FCVTAUUXHr,
	ARM64_INS_FCVTAUUXSr,
	ARM64_INS_FCVTAUv1f16,
	ARM64_INS_FCVTAUv1i32,
	ARM64_INS_FCVTAUv1i64,
	ARM64_INS_FCVTAUv2f32,
	ARM64_INS_FCVTAUv2f64,
	ARM64_INS_FCVTAUv4f16,
	ARM64_INS_FCVTAUv4f32,
	ARM64_INS_FCVTAUv8f16,
	ARM64_INS_FCVTDHr,
	ARM64_INS_FCVTDSr,
	ARM64_INS_FCVTHDr,
	ARM64_INS_FCVTHSr,
	ARM64_INS_FCVTLv2i32,
	ARM64_INS_FCVTLv4i16,
	ARM64_INS_FCVTLv4i32,
	ARM64_INS_FCVTLv8i16,
	ARM64_INS_FCVTMSUWDr,
	ARM64_INS_FCVTMSUWHr,
	ARM64_INS_FCVTMSUWSr,
	ARM64_INS_FCVTMSUXDr,
	ARM64_INS_FCVTMSUXHr,
	ARM64_INS_FCVTMSUXSr,
	ARM64_INS_FCVTMSv1f16,
	ARM64_INS_FCVTMSv1i32,
	ARM64_INS_FCVTMSv1i64,
	ARM64_INS_FCVTMSv2f32,
	ARM64_INS_FCVTMSv2f64,
	ARM64_INS_FCVTMSv4f16,
	ARM64_INS_FCVTMSv4f32,
	ARM64_INS_FCVTMSv8f16,
	ARM64_INS_FCVTMUUWDr,
	ARM64_INS_FCVTMUUWHr,
	ARM64_INS_FCVTMUUWSr,
	ARM64_INS_FCVTMUUXDr,
	ARM64_INS_FCVTMUUXHr,
	ARM64_INS_FCVTMUUXSr,
	ARM64_INS_FCVTMUv1f16,
	ARM64_INS_FCVTMUv1i32,
	ARM64_INS_FCVTMUv1i64,
	ARM64_INS_FCVTMUv2f32,
	ARM64_INS_FCVTMUv2f64,
	ARM64_INS_FCVTMUv4f16,
	ARM64_INS_FCVTMUv4f32,
	ARM64_INS_FCVTMUv8f16,
	ARM64_INS_FCVTNSUWDr,
	ARM64_INS_FCVTNSUWHr,
	ARM64_INS_FCVTNSUWSr,
	ARM64_INS_FCVTNSUXDr,
	ARM64_INS_FCVTNSUXHr,
	ARM64_INS_FCVTNSUXSr,
	ARM64_INS_FCVTNSv1f16,
	ARM64_INS_FCVTNSv1i32,
	ARM64_INS_FCVTNSv1i64,
	ARM64_INS_FCVTNSv2f32,
	ARM64_INS_FCVTNSv2f64,
	ARM64_INS_FCVTNSv4f16,
	ARM64_INS_FCVTNSv4f32,
	ARM64_INS_FCVTNSv8f16,
	ARM64_INS_FCVTNUUWDr,
	ARM64_INS_FCVTNUUWHr,
	ARM64_INS_FCVTNUUWSr,
	ARM64_INS_FCVTNUUXDr,
	ARM64_INS_FCVTNUUXHr,
	ARM64_INS_FCVTNUUXSr,
	ARM64_INS_FCVTNUv1f16,
	ARM64_INS_FCVTNUv1i32,
	ARM64_INS_FCVTNUv1i64,
	ARM64_INS_FCVTNUv2f32,
	ARM64_INS_FCVTNUv2f64,
	ARM64_INS_FCVTNUv4f16,
	ARM64_INS_FCVTNUv4f32,
	ARM64_INS_FCVTNUv8f16,
	ARM64_INS_FCVTNv2i32,
	ARM64_INS_FCVTNv4i16,
	ARM64_INS_FCVTNv4i32,
	ARM64_INS_FCVTNv8i16,
	ARM64_INS_FCVTPSUWDr,
	ARM64_INS_FCVTPSUWHr,
	ARM64_INS_FCVTPSUWSr,
	ARM64_INS_FCVTPSUXDr,
	ARM64_INS_FCVTPSUXHr,
	ARM64_INS_FCVTPSUXSr,
	ARM64_INS_FCVTPSv1f16,
	ARM64_INS_FCVTPSv1i32,
	ARM64_INS_FCVTPSv1i64,
	ARM64_INS_FCVTPSv2f32,
	ARM64_INS_FCVTPSv2f64,
	ARM64_INS_FCVTPSv4f16,
	ARM64_INS_FCVTPSv4f32,
	ARM64_INS_FCVTPSv8f16,
	ARM64_INS_FCVTPUUWDr,
	ARM64_INS_FCVTPUUWHr,
	ARM64_INS_FCVTPUUWSr,
	ARM64_INS_FCVTPUUXDr,
	ARM64_INS_FCVTPUUXHr,
	ARM64_INS_FCVTPUUXSr,
	ARM64_INS_FCVTPUv1f16,
	ARM64_INS_FCVTPUv1i32,
	ARM64_INS_FCVTPUv1i64,
	ARM64_INS_FCVTPUv2f32,
	ARM64_INS_FCVTPUv2f64,
	ARM64_INS_FCVTPUv4f16,
	ARM64_INS_FCVTPUv4f32,
	ARM64_INS_FCVTPUv8f16,
	ARM64_INS_FCVTSDr,
	ARM64_INS_FCVTSHr,
	ARM64_INS_FCVTXNv1i64,
	ARM64_INS_FCVTXNv2f32,
	ARM64_INS_FCVTXNv4f32,
	ARM64_INS_FCVTZSSWDri,
	ARM64_INS_FCVTZSSWHri,
	ARM64_INS_FCVTZSSWSri,
	ARM64_INS_FCVTZSSXDri,
	ARM64_INS_FCVTZSSXHri,
	ARM64_INS_FCVTZSSXSri,
	ARM64_INS_FCVTZSUWDr,
	ARM64_INS_FCVTZSUWHr,
	ARM64_INS_FCVTZSUWSr,
	ARM64_INS_FCVTZSUXDr,
	ARM64_INS_FCVTZSUXHr,
	ARM64_INS_FCVTZSUXSr,
	ARM64_INS_FCVTZS_ZPmZ_DtoD,
	ARM64_INS_FCVTZS_ZPmZ_DtoS,
	ARM64_INS_FCVTZS_ZPmZ_HtoD,
	ARM64_INS_FCVTZS_ZPmZ_HtoH,
	ARM64_INS_FCVTZS_ZPmZ_HtoS,
	ARM64_INS_FCVTZS_ZPmZ_StoD,
	ARM64_INS_FCVTZS_ZPmZ_StoS,
	ARM64_INS_FCVTZSd,
	ARM64_INS_FCVTZSh,
	ARM64_INS_FCVTZSs,
	ARM64_INS_FCVTZSv1f16,
	ARM64_INS_FCVTZSv1i32,
	ARM64_INS_FCVTZSv1i64,
	ARM64_INS_FCVTZSv2f32,
	ARM64_INS_FCVTZSv2f64,
	ARM64_INS_FCVTZSv2i32_shift,
	ARM64_INS_FCVTZSv2i64_shift,
	ARM64_INS_FCVTZSv4f16,
	ARM64_INS_FCVTZSv4f32,
	ARM64_INS_FCVTZSv4i16_shift,
	ARM64_INS_FCVTZSv4i32_shift,
	ARM64_INS_FCVTZSv8f16,
	ARM64_INS_FCVTZSv8i16_shift,
	ARM64_INS_FCVTZUSWDri,
	ARM64_INS_FCVTZUSWHri,
	ARM64_INS_FCVTZUSWSri,
	ARM64_INS_FCVTZUSXDri,
	ARM64_INS_FCVTZUSXHri,
	ARM64_INS_FCVTZUSXSri,
	ARM64_INS_FCVTZUUWDr,
	ARM64_INS_FCVTZUUWHr,
	ARM64_INS_FCVTZUUWSr,
	ARM64_INS_FCVTZUUXDr,
	ARM64_INS_FCVTZUUXHr,
	ARM64_INS_FCVTZUUXSr,
	ARM64_INS_FCVTZU_ZPmZ_DtoD,
	ARM64_INS_FCVTZU_ZPmZ_DtoS,
	ARM64_INS_FCVTZU_ZPmZ_HtoD,
	ARM64_INS_FCVTZU_ZPmZ_HtoH,
	ARM64_INS_FCVTZU_ZPmZ_HtoS,
	ARM64_INS_FCVTZU_ZPmZ_StoD,
	ARM64_INS_FCVTZU_ZPmZ_StoS,
	ARM64_INS_FCVTZUd,
	ARM64_INS_FCVTZUh,
	ARM64_INS_FCVTZUs,
	ARM64_INS_FCVTZUv1f16,
	ARM64_INS_FCVTZUv1i32,
	ARM64_INS_FCVTZUv1i64,
	ARM64_INS_FCVTZUv2f32,
	ARM64_INS_FCVTZUv2f64,
	ARM64_INS_FCVTZUv2i32_shift,
	ARM64_INS_FCVTZUv2i64_shift,
	ARM64_INS_FCVTZUv4f16,
	ARM64_INS_FCVTZUv4f32,
	ARM64_INS_FCVTZUv4i16_shift,
	ARM64_INS_FCVTZUv4i32_shift,
	ARM64_INS_FCVTZUv8f16,
	ARM64_INS_FCVTZUv8i16_shift,
	ARM64_INS_FCVT_ZPmZ_DtoH,
	ARM64_INS_FCVT_ZPmZ_DtoS,
	ARM64_INS_FCVT_ZPmZ_HtoD,
	ARM64_INS_FCVT_ZPmZ_HtoS,
	ARM64_INS_FCVT_ZPmZ_StoD,
	ARM64_INS_FCVT_ZPmZ_StoH,
	ARM64_INS_FDIVDrr,
	ARM64_INS_FDIVHrr,
	ARM64_INS_FDIVR_ZPmZ_D,
	ARM64_INS_FDIVR_ZPmZ_H,
	ARM64_INS_FDIVR_ZPmZ_S,
	ARM64_INS_FDIVSrr,
	ARM64_INS_FDIV_ZPmZ_D,
	ARM64_INS_FDIV_ZPmZ_H,
	ARM64_INS_FDIV_ZPmZ_S,
	ARM64_INS_FDIVv2f32,
	ARM64_INS_FDIVv2f64,
	ARM64_INS_FDIVv4f16,
	ARM64_INS_FDIVv4f32,
	ARM64_INS_FDIVv8f16,
	ARM64_INS_FDUP_ZI_D,
	ARM64_INS_FDUP_ZI_H,
	ARM64_INS_FDUP_ZI_S,
	ARM64_INS_FEXPA_ZZ_D,
	ARM64_INS_FEXPA_ZZ_H,
	ARM64_INS_FEXPA_ZZ_S,
	ARM64_INS_FJCVTZS,
	ARM64_INS_FMADDDrrr,
	ARM64_INS_FMADDHrrr,
	ARM64_INS_FMADDSrrr,
	ARM64_INS_FMAD_ZPmZZ_D,
	ARM64_INS_FMAD_ZPmZZ_H,
	ARM64_INS_FMAD_ZPmZZ_S,
	ARM64_INS_FMAXDrr,
	ARM64_INS_FMAXHrr,
	ARM64_INS_FMAXNMDrr,
	ARM64_INS_FMAXNMHrr,
	ARM64_INS_FMAXNMPv2f32,
	ARM64_INS_FMAXNMPv2f64,
	ARM64_INS_FMAXNMPv2i16p,
	ARM64_INS_FMAXNMPv2i32p,
	ARM64_INS_FMAXNMPv2i64p,
	ARM64_INS_FMAXNMPv4f16,
	ARM64_INS_FMAXNMPv4f32,
	ARM64_INS_FMAXNMPv8f16,
	ARM64_INS_FMAXNMSrr,
	ARM64_INS_FMAXNMV_VPZ_D,
	ARM64_INS_FMAXNMV_VPZ_H,
	ARM64_INS_FMAXNMV_VPZ_S,
	ARM64_INS_FMAXNMVv4i16v,
	ARM64_INS_FMAXNMVv4i32v,
	ARM64_INS_FMAXNMVv8i16v,
	ARM64_INS_FMAXNM_ZPmI_D,
	ARM64_INS_FMAXNM_ZPmI_H,
	ARM64_INS_FMAXNM_ZPmI_S,
	ARM64_INS_FMAXNM_ZPmZ_D,
	ARM64_INS_FMAXNM_ZPmZ_H,
	ARM64_INS_FMAXNM_ZPmZ_S,
	ARM64_INS_FMAXNMv2f32,
	ARM64_INS_FMAXNMv2f64,
	ARM64_INS_FMAXNMv4f16,
	ARM64_INS_FMAXNMv4f32,
	ARM64_INS_FMAXNMv8f16,
	ARM64_INS_FMAXPv2f32,
	ARM64_INS_FMAXPv2f64,
	ARM64_INS_FMAXPv2i16p,
	ARM64_INS_FMAXPv2i32p,
	ARM64_INS_FMAXPv2i64p,
	ARM64_INS_FMAXPv4f16,
	ARM64_INS_FMAXPv4f32,
	ARM64_INS_FMAXPv8f16,
	ARM64_INS_FMAXSrr,
	ARM64_INS_FMAXV_VPZ_D,
	ARM64_INS_FMAXV_VPZ_H,
	ARM64_INS_FMAXV_VPZ_S,
	ARM64_INS_FMAXVv4i16v,
	ARM64_INS_FMAXVv4i32v,
	ARM64_INS_FMAXVv8i16v,
	ARM64_INS_FMAX_ZPmI_D,
	ARM64_INS_FMAX_ZPmI_H,
	ARM64_INS_FMAX_ZPmI_S,
	ARM64_INS_FMAX_ZPmZ_D,
	ARM64_INS_FMAX_ZPmZ_H,
	ARM64_INS_FMAX_ZPmZ_S,
	ARM64_INS_FMAXv2f32,
	ARM64_INS_FMAXv2f64,
	ARM64_INS_FMAXv4f16,
	ARM64_INS_FMAXv4f32,
	ARM64_INS_FMAXv8f16,
	ARM64_INS_FMINDrr,
	ARM64_INS_FMINHrr,
	ARM64_INS_FMINNMDrr,
	ARM64_INS_FMINNMHrr,
	ARM64_INS_FMINNMPv2f32,
	ARM64_INS_FMINNMPv2f64,
	ARM64_INS_FMINNMPv2i16p,
	ARM64_INS_FMINNMPv2i32p,
	ARM64_INS_FMINNMPv2i64p,
	ARM64_INS_FMINNMPv4f16,
	ARM64_INS_FMINNMPv4f32,
	ARM64_INS_FMINNMPv8f16,
	ARM64_INS_FMINNMSrr,
	ARM64_INS_FMINNMV_VPZ_D,
	ARM64_INS_FMINNMV_VPZ_H,
	ARM64_INS_FMINNMV_VPZ_S,
	ARM64_INS_FMINNMVv4i16v,
	ARM64_INS_FMINNMVv4i32v,
	ARM64_INS_FMINNMVv8i16v,
	ARM64_INS_FMINNM_ZPmI_D,
	ARM64_INS_FMINNM_ZPmI_H,
	ARM64_INS_FMINNM_ZPmI_S,
	ARM64_INS_FMINNM_ZPmZ_D,
	ARM64_INS_FMINNM_ZPmZ_H,
	ARM64_INS_FMINNM_ZPmZ_S,
	ARM64_INS_FMINNMv2f32,
	ARM64_INS_FMINNMv2f64,
	ARM64_INS_FMINNMv4f16,
	ARM64_INS_FMINNMv4f32,
	ARM64_INS_FMINNMv8f16,
	ARM64_INS_FMINPv2f32,
	ARM64_INS_FMINPv2f64,
	ARM64_INS_FMINPv2i16p,
	ARM64_INS_FMINPv2i32p,
	ARM64_INS_FMINPv2i64p,
	ARM64_INS_FMINPv4f16,
	ARM64_INS_FMINPv4f32,
	ARM64_INS_FMINPv8f16,
	ARM64_INS_FMINSrr,
	ARM64_INS_FMINV_VPZ_D,
	ARM64_INS_FMINV_VPZ_H,
	ARM64_INS_FMINV_VPZ_S,
	ARM64_INS_FMINVv4i16v,
	ARM64_INS_FMINVv4i32v,
	ARM64_INS_FMINVv8i16v,
	ARM64_INS_FMIN_ZPmI_D,
	ARM64_INS_FMIN_ZPmI_H,
	ARM64_INS_FMIN_ZPmI_S,
	ARM64_INS_FMIN_ZPmZ_D,
	ARM64_INS_FMIN_ZPmZ_H,
	ARM64_INS_FMIN_ZPmZ_S,
	ARM64_INS_FMINv2f32,
	ARM64_INS_FMINv2f64,
	ARM64_INS_FMINv4f16,
	ARM64_INS_FMINv4f32,
	ARM64_INS_FMINv8f16,
	ARM64_INS_FMLA_ZPmZZ_D,
	ARM64_INS_FMLA_ZPmZZ_H,
	ARM64_INS_FMLA_ZPmZZ_S,
	ARM64_INS_FMLA_ZZZI_D,
	ARM64_INS_FMLA_ZZZI_H,
	ARM64_INS_FMLA_ZZZI_S,
	ARM64_INS_FMLAv1i16_indexed,
	ARM64_INS_FMLAv1i32_indexed,
	ARM64_INS_FMLAv1i64_indexed,
	ARM64_INS_FMLAv2f32,
	ARM64_INS_FMLAv2f64,
	ARM64_INS_FMLAv2i32_indexed,
	ARM64_INS_FMLAv2i64_indexed,
	ARM64_INS_FMLAv4f16,
	ARM64_INS_FMLAv4f32,
	ARM64_INS_FMLAv4i16_indexed,
	ARM64_INS_FMLAv4i32_indexed,
	ARM64_INS_FMLAv8f16,
	ARM64_INS_FMLAv8i16_indexed,
	ARM64_INS_FMLS_ZPmZZ_D,
	ARM64_INS_FMLS_ZPmZZ_H,
	ARM64_INS_FMLS_ZPmZZ_S,
	ARM64_INS_FMLS_ZZZI_D,
	ARM64_INS_FMLS_ZZZI_H,
	ARM64_INS_FMLS_ZZZI_S,
	ARM64_INS_FMLSv1i16_indexed,
	ARM64_INS_FMLSv1i32_indexed,
	ARM64_INS_FMLSv1i64_indexed,
	ARM64_INS_FMLSv2f32,
	ARM64_INS_FMLSv2f64,
	ARM64_INS_FMLSv2i32_indexed,
	ARM64_INS_FMLSv2i64_indexed,
	ARM64_INS_FMLSv4f16,
	ARM64_INS_FMLSv4f32,
	ARM64_INS_FMLSv4i16_indexed,
	ARM64_INS_FMLSv4i32_indexed,
	ARM64_INS_FMLSv8f16,
	ARM64_INS_FMLSv8i16_indexed,
	ARM64_INS_FMOVDXHighr,
	ARM64_INS_FMOVDXr,
	ARM64_INS_FMOVDi,
	ARM64_INS_FMOVDr,
	ARM64_INS_FMOVHWr,
	ARM64_INS_FMOVHXr,
	ARM64_INS_FMOVHi,
	ARM64_INS_FMOVHr,
	ARM64_INS_FMOVSWr,
	ARM64_INS_FMOVSi,
	ARM64_INS_FMOVSr,
	ARM64_INS_FMOVWHr,
	ARM64_INS_FMOVWSr,
	ARM64_INS_FMOVXDHighr,
	ARM64_INS_FMOVXDr,
	ARM64_INS_FMOVXHr,
	ARM64_INS_FMOVv2f32_ns,
	ARM64_INS_FMOVv2f64_ns,
	ARM64_INS_FMOVv4f16_ns,
	ARM64_INS_FMOVv4f32_ns,
	ARM64_INS_FMOVv8f16_ns,
	ARM64_INS_FMSB_ZPmZZ_D,
	ARM64_INS_FMSB_ZPmZZ_H,
	ARM64_INS_FMSB_ZPmZZ_S,
	ARM64_INS_FMSUBDrrr,
	ARM64_INS_FMSUBHrrr,
	ARM64_INS_FMSUBSrrr,
	ARM64_INS_FMULDrr,
	ARM64_INS_FMULHrr,
	ARM64_INS_FMULSrr,
	ARM64_INS_FMULX16,
	ARM64_INS_FMULX32,
	ARM64_INS_FMULX64,
	ARM64_INS_FMULX_ZPmZ_D,
	ARM64_INS_FMULX_ZPmZ_H,
	ARM64_INS_FMULX_ZPmZ_S,
	ARM64_INS_FMULXv1i16_indexed,
	ARM64_INS_FMULXv1i32_indexed,
	ARM64_INS_FMULXv1i64_indexed,
	ARM64_INS_FMULXv2f32,
	ARM64_INS_FMULXv2f64,
	ARM64_INS_FMULXv2i32_indexed,
	ARM64_INS_FMULXv2i64_indexed,
	ARM64_INS_FMULXv4f16,
	ARM64_INS_FMULXv4f32,
	ARM64_INS_FMULXv4i16_indexed,
	ARM64_INS_FMULXv4i32_indexed,
	ARM64_INS_FMULXv8f16,
	ARM64_INS_FMULXv8i16_indexed,
	ARM64_INS_FMUL_ZPmI_D,
	ARM64_INS_FMUL_ZPmI_H,
	ARM64_INS_FMUL_ZPmI_S,
	ARM64_INS_FMUL_ZPmZ_D,
	ARM64_INS_FMUL_ZPmZ_H,
	ARM64_INS_FMUL_ZPmZ_S,
	ARM64_INS_FMUL_ZZZI_D,
	ARM64_INS_FMUL_ZZZI_H,
	ARM64_INS_FMUL_ZZZI_S,
	ARM64_INS_FMUL_ZZZ_D,
	ARM64_INS_FMUL_ZZZ_H,
	ARM64_INS_FMUL_ZZZ_S,
	ARM64_INS_FMULv1i16_indexed,
	ARM64_INS_FMULv1i32_indexed,
	ARM64_INS_FMULv1i64_indexed,
	ARM64_INS_FMULv2f32,
	ARM64_INS_FMULv2f64,
	ARM64_INS_FMULv2i32_indexed,
	ARM64_INS_FMULv2i64_indexed,
	ARM64_INS_FMULv4f16,
	ARM64_INS_FMULv4f32,
	ARM64_INS_FMULv4i16_indexed,
	ARM64_INS_FMULv4i32_indexed,
	ARM64_INS_FMULv8f16,
	ARM64_INS_FMULv8i16_indexed,
	ARM64_INS_FNEGDr,
	ARM64_INS_FNEGHr,
	ARM64_INS_FNEGSr,
	ARM64_INS_FNEG_ZPmZ_D,
	ARM64_INS_FNEG_ZPmZ_H,
	ARM64_INS_FNEG_ZPmZ_S,
	ARM64_INS_FNEGv2f32,
	ARM64_INS_FNEGv2f64,
	ARM64_INS_FNEGv4f16,
	ARM64_INS_FNEGv4f32,
	ARM64_INS_FNEGv8f16,
	ARM64_INS_FNMADDDrrr,
	ARM64_INS_FNMADDHrrr,
	ARM64_INS_FNMADDSrrr,
	ARM64_INS_FNMAD_ZPmZZ_D,
	ARM64_INS_FNMAD_ZPmZZ_H,
	ARM64_INS_FNMAD_ZPmZZ_S,
	ARM64_INS_FNMLA_ZPmZZ_D,
	ARM64_INS_FNMLA_ZPmZZ_H,
	ARM64_INS_FNMLA_ZPmZZ_S,
	ARM64_INS_FNMLS_ZPmZZ_D,
	ARM64_INS_FNMLS_ZPmZZ_H,
	ARM64_INS_FNMLS_ZPmZZ_S,
	ARM64_INS_FNMSB_ZPmZZ_D,
	ARM64_INS_FNMSB_ZPmZZ_H,
	ARM64_INS_FNMSB_ZPmZZ_S,
	ARM64_INS_FNMSUBDrrr,
	ARM64_INS_FNMSUBHrrr,
	ARM64_INS_FNMSUBSrrr,
	ARM64_INS_FNMULDrr,
	ARM64_INS_FNMULHrr,
	ARM64_INS_FNMULSrr,
	ARM64_INS_FRECPE_ZZ_D,
	ARM64_INS_FRECPE_ZZ_H,
	ARM64_INS_FRECPE_ZZ_S,
	ARM64_INS_FRECPEv1f16,
	ARM64_INS_FRECPEv1i32,
	ARM64_INS_FRECPEv1i64,
	ARM64_INS_FRECPEv2f32,
	ARM64_INS_FRECPEv2f64,
	ARM64_INS_FRECPEv4f16,
	ARM64_INS_FRECPEv4f32,
	ARM64_INS_FRECPEv8f16,
	ARM64_INS_FRECPS16,
	ARM64_INS_FRECPS32,
	ARM64_INS_FRECPS64,
	ARM64_INS_FRECPS_ZZZ_D,
	ARM64_INS_FRECPS_ZZZ_H,
	ARM64_INS_FRECPS_ZZZ_S,
	ARM64_INS_FRECPSv2f32,
	ARM64_INS_FRECPSv2f64,
	ARM64_INS_FRECPSv4f16,
	ARM64_INS_FRECPSv4f32,
	ARM64_INS_FRECPSv8f16,
	ARM64_INS_FRECPX_ZPmZ_D,
	ARM64_INS_FRECPX_ZPmZ_H,
	ARM64_INS_FRECPX_ZPmZ_S,
	ARM64_INS_FRECPXv1f16,
	ARM64_INS_FRECPXv1i32,
	ARM64_INS_FRECPXv1i64,
	ARM64_INS_FRINTADr,
	ARM64_INS_FRINTAHr,
	ARM64_INS_FRINTASr,
	ARM64_INS_FRINTA_ZPmZ_D,
	ARM64_INS_FRINTA_ZPmZ_H,
	ARM64_INS_FRINTA_ZPmZ_S,
	ARM64_INS_FRINTAv2f32,
	ARM64_INS_FRINTAv2f64,
	ARM64_INS_FRINTAv4f16,
	ARM64_INS_FRINTAv4f32,
	ARM64_INS_FRINTAv8f16,
	ARM64_INS_FRINTIDr,
	ARM64_INS_FRINTIHr,
	ARM64_INS_FRINTISr,
	ARM64_INS_FRINTI_ZPmZ_D,
	ARM64_INS_FRINTI_ZPmZ_H,
	ARM64_INS_FRINTI_ZPmZ_S,
	ARM64_INS_FRINTIv2f32,
	ARM64_INS_FRINTIv2f64,
	ARM64_INS_FRINTIv4f16,
	ARM64_INS_FRINTIv4f32,
	ARM64_INS_FRINTIv8f16,
	ARM64_INS_FRINTMDr,
	ARM64_INS_FRINTMHr,
	ARM64_INS_FRINTMSr,
	ARM64_INS_FRINTM_ZPmZ_D,
	ARM64_INS_FRINTM_ZPmZ_H,
	ARM64_INS_FRINTM_ZPmZ_S,
	ARM64_INS_FRINTMv2f32,
	ARM64_INS_FRINTMv2f64,
	ARM64_INS_FRINTMv4f16,
	ARM64_INS_FRINTMv4f32,
	ARM64_INS_FRINTMv8f16,
	ARM64_INS_FRINTNDr,
	ARM64_INS_FRINTNHr,
	ARM64_INS_FRINTNSr,
	ARM64_INS_FRINTN_ZPmZ_D,
	ARM64_INS_FRINTN_ZPmZ_H,
	ARM64_INS_FRINTN_ZPmZ_S,
	ARM64_INS_FRINTNv2f32,
	ARM64_INS_FRINTNv2f64,
	ARM64_INS_FRINTNv4f16,
	ARM64_INS_FRINTNv4f32,
	ARM64_INS_FRINTNv8f16,
	ARM64_INS_FRINTPDr,
	ARM64_INS_FRINTPHr,
	ARM64_INS_FRINTPSr,
	ARM64_INS_FRINTP_ZPmZ_D,
	ARM64_INS_FRINTP_ZPmZ_H,
	ARM64_INS_FRINTP_ZPmZ_S,
	ARM64_INS_FRINTPv2f32,
	ARM64_INS_FRINTPv2f64,
	ARM64_INS_FRINTPv4f16,
	ARM64_INS_FRINTPv4f32,
	ARM64_INS_FRINTPv8f16,
	ARM64_INS_FRINTXDr,
	ARM64_INS_FRINTXHr,
	ARM64_INS_FRINTXSr,
	ARM64_INS_FRINTX_ZPmZ_D,
	ARM64_INS_FRINTX_ZPmZ_H,
	ARM64_INS_FRINTX_ZPmZ_S,
	ARM64_INS_FRINTXv2f32,
	ARM64_INS_FRINTXv2f64,
	ARM64_INS_FRINTXv4f16,
	ARM64_INS_FRINTXv4f32,
	ARM64_INS_FRINTXv8f16,
	ARM64_INS_FRINTZDr,
	ARM64_INS_FRINTZHr,
	ARM64_INS_FRINTZSr,
	ARM64_INS_FRINTZ_ZPmZ_D,
	ARM64_INS_FRINTZ_ZPmZ_H,
	ARM64_INS_FRINTZ_ZPmZ_S,
	ARM64_INS_FRINTZv2f32,
	ARM64_INS_FRINTZv2f64,
	ARM64_INS_FRINTZv4f16,
	ARM64_INS_FRINTZv4f32,
	ARM64_INS_FRINTZv8f16,
	ARM64_INS_FRSQRTE_ZZ_D,
	ARM64_INS_FRSQRTE_ZZ_H,
	ARM64_INS_FRSQRTE_ZZ_S,
	ARM64_INS_FRSQRTEv1f16,
	ARM64_INS_FRSQRTEv1i32,
	ARM64_INS_FRSQRTEv1i64,
	ARM64_INS_FRSQRTEv2f32,
	ARM64_INS_FRSQRTEv2f64,
	ARM64_INS_FRSQRTEv4f16,
	ARM64_INS_FRSQRTEv4f32,
	ARM64_INS_FRSQRTEv8f16,
	ARM64_INS_FRSQRTS16,
	ARM64_INS_FRSQRTS32,
	ARM64_INS_FRSQRTS64,
	ARM64_INS_FRSQRTS_ZZZ_D,
	ARM64_INS_FRSQRTS_ZZZ_H,
	ARM64_INS_FRSQRTS_ZZZ_S,
	ARM64_INS_FRSQRTSv2f32,
	ARM64_INS_FRSQRTSv2f64,
	ARM64_INS_FRSQRTSv4f16,
	ARM64_INS_FRSQRTSv4f32,
	ARM64_INS_FRSQRTSv8f16,
	ARM64_INS_FSCALE_ZPmZ_D,
	ARM64_INS_FSCALE_ZPmZ_H,
	ARM64_INS_FSCALE_ZPmZ_S,
	ARM64_INS_FSQRTDr,
	ARM64_INS_FSQRTHr,
	ARM64_INS_FSQRTSr,
	ARM64_INS_FSQRT_ZPmZ_D,
	ARM64_INS_FSQRT_ZPmZ_H,
	ARM64_INS_FSQRT_ZPmZ_S,
	ARM64_INS_FSQRTv2f32,
	ARM64_INS_FSQRTv2f64,
	ARM64_INS_FSQRTv4f16,
	ARM64_INS_FSQRTv4f32,
	ARM64_INS_FSQRTv8f16,
	ARM64_INS_FSUBDrr,
	ARM64_INS_FSUBHrr,
	ARM64_INS_FSUBR_ZPmI_D,
	ARM64_INS_FSUBR_ZPmI_H,
	ARM64_INS_FSUBR_ZPmI_S,
	ARM64_INS_FSUBR_ZPmZ_D,
	ARM64_INS_FSUBR_ZPmZ_H,
	ARM64_INS_FSUBR_ZPmZ_S,
	ARM64_INS_FSUBSrr,
	ARM64_INS_FSUB_ZPmI_D,
	ARM64_INS_FSUB_ZPmI_H,
	ARM64_INS_FSUB_ZPmI_S,
	ARM64_INS_FSUB_ZPmZ_D,
	ARM64_INS_FSUB_ZPmZ_H,
	ARM64_INS_FSUB_ZPmZ_S,
	ARM64_INS_FSUB_ZZZ_D,
	ARM64_INS_FSUB_ZZZ_H,
	ARM64_INS_FSUB_ZZZ_S,
	ARM64_INS_FSUBv2f32,
	ARM64_INS_FSUBv2f64,
	ARM64_INS_FSUBv4f16,
	ARM64_INS_FSUBv4f32,
	ARM64_INS_FSUBv8f16,
	ARM64_INS_FTMAD_ZZI_D,
	ARM64_INS_FTMAD_ZZI_H,
	ARM64_INS_FTMAD_ZZI_S,
	ARM64_INS_FTSMUL_ZZZ_D,
	ARM64_INS_FTSMUL_ZZZ_H,
	ARM64_INS_FTSMUL_ZZZ_S,
	ARM64_INS_FTSSEL_ZZZ_D,
	ARM64_INS_FTSSEL_ZZZ_H,
	ARM64_INS_FTSSEL_ZZZ_S,
	ARM64_INS_GLD1B_D_IMM_REAL,
	ARM64_INS_GLD1B_D_REAL,
	ARM64_INS_GLD1B_D_SXTW_REAL,
	ARM64_INS_GLD1B_D_UXTW_REAL,
	ARM64_INS_GLD1B_S_IMM_REAL,
	ARM64_INS_GLD1B_S_SXTW_REAL,
	ARM64_INS_GLD1B_S_UXTW_REAL,
	ARM64_INS_GLD1D_IMM_REAL,
	ARM64_INS_GLD1D_REAL,
	ARM64_INS_GLD1D_SCALED_REAL,
	ARM64_INS_GLD1D_SXTW_REAL,
	ARM64_INS_GLD1D_SXTW_SCALED_REAL,
	ARM64_INS_GLD1D_UXTW_REAL,
	ARM64_INS_GLD1D_UXTW_SCALED_REAL,
	ARM64_INS_GLD1H_D_IMM_REAL,
	ARM64_INS_GLD1H_D_REAL,
	ARM64_INS_GLD1H_D_SCALED_REAL,
	ARM64_INS_GLD1H_D_SXTW_REAL,
	ARM64_INS_GLD1H_D_SXTW_SCALED_REAL,
	ARM64_INS_GLD1H_D_UXTW_REAL,
	ARM64_INS_GLD1H_D_UXTW_SCALED_REAL,
	ARM64_INS_GLD1H_S_IMM_REAL,
	ARM64_INS_GLD1H_S_SXTW_REAL,
	ARM64_INS_GLD1H_S_SXTW_SCALED_REAL,
	ARM64_INS_GLD1H_S_UXTW_REAL,
	ARM64_INS_GLD1H_S_UXTW_SCALED_REAL,
	ARM64_INS_GLD1SB_D_IMM_REAL,
	ARM64_INS_GLD1SB_D_REAL,
	ARM64_INS_GLD1SB_D_SXTW_REAL,
	ARM64_INS_GLD1SB_D_UXTW_REAL,
	ARM64_INS_GLD1SB_S_IMM_REAL,
	ARM64_INS_GLD1SB_S_SXTW_REAL,
	ARM64_INS_GLD1SB_S_UXTW_REAL,
	ARM64_INS_GLD1SH_D_IMM_REAL,
	ARM64_INS_GLD1SH_D_REAL,
	ARM64_INS_GLD1SH_D_SCALED_REAL,
	ARM64_INS_GLD1SH_D_SXTW_REAL,
	ARM64_INS_GLD1SH_D_SXTW_SCALED_REAL,
	ARM64_INS_GLD1SH_D_UXTW_REAL,
	ARM64_INS_GLD1SH_D_UXTW_SCALED_REAL,
	ARM64_INS_GLD1SH_S_IMM_REAL,
	ARM64_INS_GLD1SH_S_SXTW_REAL,
	ARM64_INS_GLD1SH_S_SXTW_SCALED_REAL,
	ARM64_INS_GLD1SH_S_UXTW_REAL,
	ARM64_INS_GLD1SH_S_UXTW_SCALED_REAL,
	ARM64_INS_GLD1SW_D_IMM_REAL,
	ARM64_INS_GLD1SW_D_REAL,
	ARM64_INS_GLD1SW_D_SCALED_REAL,
	ARM64_INS_GLD1SW_D_SXTW_REAL,
	ARM64_INS_GLD1SW_D_SXTW_SCALED_REAL,
	ARM64_INS_GLD1SW_D_UXTW_REAL,
	ARM64_INS_GLD1SW_D_UXTW_SCALED_REAL,
	ARM64_INS_GLD1W_D_IMM_REAL,
	ARM64_INS_GLD1W_D_REAL,
	ARM64_INS_GLD1W_D_SCALED_REAL,
	ARM64_INS_GLD1W_D_SXTW_REAL,
	ARM64_INS_GLD1W_D_SXTW_SCALED_REAL,
	ARM64_INS_GLD1W_D_UXTW_REAL,
	ARM64_INS_GLD1W_D_UXTW_SCALED_REAL,
	ARM64_INS_GLD1W_IMM_REAL,
	ARM64_INS_GLD1W_SXTW_REAL,
	ARM64_INS_GLD1W_SXTW_SCALED_REAL,
	ARM64_INS_GLD1W_UXTW_REAL,
	ARM64_INS_GLD1W_UXTW_SCALED_REAL,
	ARM64_INS_GLDFF1B_D_IMM_REAL,
	ARM64_INS_GLDFF1B_D_REAL,
	ARM64_INS_GLDFF1B_D_SXTW_REAL,
	ARM64_INS_GLDFF1B_D_UXTW_REAL,
	ARM64_INS_GLDFF1B_S_IMM_REAL,
	ARM64_INS_GLDFF1B_S_SXTW_REAL,
	ARM64_INS_GLDFF1B_S_UXTW_REAL,
	ARM64_INS_GLDFF1D_IMM_REAL,
	ARM64_INS_GLDFF1D_REAL,
	ARM64_INS_GLDFF1D_SCALED_REAL,
	ARM64_INS_GLDFF1D_SXTW_REAL,
	ARM64_INS_GLDFF1D_SXTW_SCALED_REAL,
	ARM64_INS_GLDFF1D_UXTW_REAL,
	ARM64_INS_GLDFF1D_UXTW_SCALED_REAL,
	ARM64_INS_GLDFF1H_D_IMM_REAL,
	ARM64_INS_GLDFF1H_D_REAL,
	ARM64_INS_GLDFF1H_D_SCALED_REAL,
	ARM64_INS_GLDFF1H_D_SXTW_REAL,
	ARM64_INS_GLDFF1H_D_SXTW_SCALED_REAL,
	ARM64_INS_GLDFF1H_D_UXTW_REAL,
	ARM64_INS_GLDFF1H_D_UXTW_SCALED_REAL,
	ARM64_INS_GLDFF1H_S_IMM_REAL,
	ARM64_INS_GLDFF1H_S_SXTW_REAL,
	ARM64_INS_GLDFF1H_S_SXTW_SCALED_REAL,
	ARM64_INS_GLDFF1H_S_UXTW_REAL,
	ARM64_INS_GLDFF1H_S_UXTW_SCALED_REAL,
	ARM64_INS_GLDFF1SB_D_IMM_REAL,
	ARM64_INS_GLDFF1SB_D_REAL,
	ARM64_INS_GLDFF1SB_D_SXTW_REAL,
	ARM64_INS_GLDFF1SB_D_UXTW_REAL,
	ARM64_INS_GLDFF1SB_S_IMM_REAL,
	ARM64_INS_GLDFF1SB_S_SXTW_REAL,
	ARM64_INS_GLDFF1SB_S_UXTW_REAL,
	ARM64_INS_GLDFF1SH_D_IMM_REAL,
	ARM64_INS_GLDFF1SH_D_REAL,
	ARM64_INS_GLDFF1SH_D_SCALED_REAL,
	ARM64_INS_GLDFF1SH_D_SXTW_REAL,
	ARM64_INS_GLDFF1SH_D_SXTW_SCALED_REAL,
	ARM64_INS_GLDFF1SH_D_UXTW_REAL,
	ARM64_INS_GLDFF1SH_D_UXTW_SCALED_REAL,
	ARM64_INS_GLDFF1SH_S_IMM_REAL,
	ARM64_INS_GLDFF1SH_S_SXTW_REAL,
	ARM64_INS_GLDFF1SH_S_SXTW_SCALED_REAL,
	ARM64_INS_GLDFF1SH_S_UXTW_REAL,
	ARM64_INS_GLDFF1SH_S_UXTW_SCALED_REAL,
	ARM64_INS_GLDFF1SW_D_IMM_REAL,
	ARM64_INS_GLDFF1SW_D_REAL,
	ARM64_INS_GLDFF1SW_D_SCALED_REAL,
	ARM64_INS_GLDFF1SW_D_SXTW_REAL,
	ARM64_INS_GLDFF1SW_D_SXTW_SCALED_REAL,
	ARM64_INS_GLDFF1SW_D_UXTW_REAL,
	ARM64_INS_GLDFF1SW_D_UXTW_SCALED_REAL,
	ARM64_INS_GLDFF1W_D_IMM_REAL,
	ARM64_INS_GLDFF1W_D_REAL,
	ARM64_INS_GLDFF1W_D_SCALED_REAL,
	ARM64_INS_GLDFF1W_D_SXTW_REAL,
	ARM64_INS_GLDFF1W_D_SXTW_SCALED_REAL,
	ARM64_INS_GLDFF1W_D_UXTW_REAL,
	ARM64_INS_GLDFF1W_D_UXTW_SCALED_REAL,
	ARM64_INS_GLDFF1W_IMM_REAL,
	ARM64_INS_GLDFF1W_SXTW_REAL,
	ARM64_INS_GLDFF1W_SXTW_SCALED_REAL,
	ARM64_INS_GLDFF1W_UXTW_REAL,
	ARM64_INS_GLDFF1W_UXTW_SCALED_REAL,
	ARM64_INS_INCB_XPiI,
	ARM64_INS_INCD_XPiI,
	ARM64_INS_INCD_ZPiI,
	ARM64_INS_INCH_XPiI,
	ARM64_INS_INCH_ZPiI,
	ARM64_INS_INCP_XP_B,
	ARM64_INS_INCP_XP_D,
	ARM64_INS_INCP_XP_H,
	ARM64_INS_INCP_XP_S,
	ARM64_INS_INCP_ZP_D,
	ARM64_INS_INCP_ZP_H,
	ARM64_INS_INCP_ZP_S,
	ARM64_INS_INCW_XPiI,
	ARM64_INS_INCW_ZPiI,
	ARM64_INS_INDEX_II_B,
	ARM64_INS_INDEX_II_D,
	ARM64_INS_INDEX_II_H,
	ARM64_INS_INDEX_II_S,
	ARM64_INS_INDEX_IR_B,
	ARM64_INS_INDEX_IR_D,
	ARM64_INS_INDEX_IR_H,
	ARM64_INS_INDEX_IR_S,
	ARM64_INS_INDEX_RI_B,
	ARM64_INS_INDEX_RI_D,
	ARM64_INS_INDEX_RI_H,
	ARM64_INS_INDEX_RI_S,
	ARM64_INS_INDEX_RR_B,
	ARM64_INS_INDEX_RR_D,
	ARM64_INS_INDEX_RR_H,
	ARM64_INS_INDEX_RR_S,
	ARM64_INS_INSR_ZR_B,
	ARM64_INS_INSR_ZR_D,
	ARM64_INS_INSR_ZR_H,
	ARM64_INS_INSR_ZR_S,
	ARM64_INS_INSR_ZV_B,
	ARM64_INS_INSR_ZV_D,
	ARM64_INS_INSR_ZV_H,
	ARM64_INS_INSR_ZV_S,
	ARM64_INS_INSvi16gpr,
	ARM64_INS_INSvi16lane,
	ARM64_INS_INSvi32gpr,
	ARM64_INS_INSvi32lane,
	ARM64_INS_INSvi64gpr,
	ARM64_INS_INSvi64lane,
	ARM64_INS_INSvi8gpr,
	ARM64_INS_INSvi8lane,
	ARM64_INS_LASTA_RPZ_B,
	ARM64_INS_LASTA_RPZ_D,
	ARM64_INS_LASTA_RPZ_H,
	ARM64_INS_LASTA_RPZ_S,
	ARM64_INS_LASTA_VPZ_B,
	ARM64_INS_LASTA_VPZ_D,
	ARM64_INS_LASTA_VPZ_H,
	ARM64_INS_LASTA_VPZ_S,
	ARM64_INS_LASTB_RPZ_B,
	ARM64_INS_LASTB_RPZ_D,
	ARM64_INS_LASTB_RPZ_H,
	ARM64_INS_LASTB_RPZ_S,
	ARM64_INS_LASTB_VPZ_B,
	ARM64_INS_LASTB_VPZ_D,
	ARM64_INS_LASTB_VPZ_H,
	ARM64_INS_LASTB_VPZ_S,
	ARM64_INS_LD1B,
	ARM64_INS_LD1B_D,
	ARM64_INS_LD1B_D_IMM_REAL,
	ARM64_INS_LD1B_H,
	ARM64_INS_LD1B_H_IMM_REAL,
	ARM64_INS_LD1B_IMM_REAL,
	ARM64_INS_LD1B_S,
	ARM64_INS_LD1B_S_IMM_REAL,
	ARM64_INS_LD1D,
	ARM64_INS_LD1D_IMM_REAL,
	ARM64_INS_LD1Fourv16b,
	ARM64_INS_LD1Fourv16b_POST,
	ARM64_INS_LD1Fourv1d,
	ARM64_INS_LD1Fourv1d_POST,
	ARM64_INS_LD1Fourv2d,
	ARM64_INS_LD1Fourv2d_POST,
	ARM64_INS_LD1Fourv2s,
	ARM64_INS_LD1Fourv2s_POST,
	ARM64_INS_LD1Fourv4h,
	ARM64_INS_LD1Fourv4h_POST,
	ARM64_INS_LD1Fourv4s,
	ARM64_INS_LD1Fourv4s_POST,
	ARM64_INS_LD1Fourv8b,
	ARM64_INS_LD1Fourv8b_POST,
	ARM64_INS_LD1Fourv8h,
	ARM64_INS_LD1Fourv8h_POST,
	ARM64_INS_LD1H,
	ARM64_INS_LD1H_D,
	ARM64_INS_LD1H_D_IMM_REAL,
	ARM64_INS_LD1H_IMM_REAL,
	ARM64_INS_LD1H_S,
	ARM64_INS_LD1H_S_IMM_REAL,
	ARM64_INS_LD1Onev16b,
	ARM64_INS_LD1Onev16b_POST,
	ARM64_INS_LD1Onev1d,
	ARM64_INS_LD1Onev1d_POST,
	ARM64_INS_LD1Onev2d,
	ARM64_INS_LD1Onev2d_POST,
	ARM64_INS_LD1Onev2s,
	ARM64_INS_LD1Onev2s_POST,
	ARM64_INS_LD1Onev4h,
	ARM64_INS_LD1Onev4h_POST,
	ARM64_INS_LD1Onev4s,
	ARM64_INS_LD1Onev4s_POST,
	ARM64_INS_LD1Onev8b,
	ARM64_INS_LD1Onev8b_POST,
	ARM64_INS_LD1Onev8h,
	ARM64_INS_LD1Onev8h_POST,
	ARM64_INS_LD1RB_D_IMM,
	ARM64_INS_LD1RB_H_IMM,
	ARM64_INS_LD1RB_IMM,
	ARM64_INS_LD1RB_S_IMM,
	ARM64_INS_LD1RD_IMM,
	ARM64_INS_LD1RH_D_IMM,
	ARM64_INS_LD1RH_IMM,
	ARM64_INS_LD1RH_S_IMM,
	ARM64_INS_LD1RQ_B,
	ARM64_INS_LD1RQ_B_IMM,
	ARM64_INS_LD1RQ_D,
	ARM64_INS_LD1RQ_D_IMM,
	ARM64_INS_LD1RQ_H,
	ARM64_INS_LD1RQ_H_IMM,
	ARM64_INS_LD1RQ_W,
	ARM64_INS_LD1RQ_W_IMM,
	ARM64_INS_LD1RSB_D_IMM,
	ARM64_INS_LD1RSB_H_IMM,
	ARM64_INS_LD1RSB_S_IMM,
	ARM64_INS_LD1RSH_D_IMM,
	ARM64_INS_LD1RSH_S_IMM,
	ARM64_INS_LD1RSW_IMM,
	ARM64_INS_LD1RW_D_IMM,
	ARM64_INS_LD1RW_IMM,
	ARM64_INS_LD1Rv16b,
	ARM64_INS_LD1Rv16b_POST,
	ARM64_INS_LD1Rv1d,
	ARM64_INS_LD1Rv1d_POST,
	ARM64_INS_LD1Rv2d,
	ARM64_INS_LD1Rv2d_POST,
	ARM64_INS_LD1Rv2s,
	ARM64_INS_LD1Rv2s_POST,
	ARM64_INS_LD1Rv4h,
	ARM64_INS_LD1Rv4h_POST,
	ARM64_INS_LD1Rv4s,
	ARM64_INS_LD1Rv4s_POST,
	ARM64_INS_LD1Rv8b,
	ARM64_INS_LD1Rv8b_POST,
	ARM64_INS_LD1Rv8h,
	ARM64_INS_LD1Rv8h_POST,
	ARM64_INS_LD1SB_D,
	ARM64_INS_LD1SB_D_IMM_REAL,
	ARM64_INS_LD1SB_H,
	ARM64_INS_LD1SB_H_IMM_REAL,
	ARM64_INS_LD1SB_S,
	ARM64_INS_LD1SB_S_IMM_REAL,
	ARM64_INS_LD1SH_D,
	ARM64_INS_LD1SH_D_IMM_REAL,
	ARM64_INS_LD1SH_S,
	ARM64_INS_LD1SH_S_IMM_REAL,
	ARM64_INS_LD1SW_D,
	ARM64_INS_LD1SW_D_IMM_REAL,
	ARM64_INS_LD1Threev16b,
	ARM64_INS_LD1Threev16b_POST,
	ARM64_INS_LD1Threev1d,
	ARM64_INS_LD1Threev1d_POST,
	ARM64_INS_LD1Threev2d,
	ARM64_INS_LD1Threev2d_POST,
	ARM64_INS_LD1Threev2s,
	ARM64_INS_LD1Threev2s_POST,
	ARM64_INS_LD1Threev4h,
	ARM64_INS_LD1Threev4h_POST,
	ARM64_INS_LD1Threev4s,
	ARM64_INS_LD1Threev4s_POST,
	ARM64_INS_LD1Threev8b,
	ARM64_INS_LD1Threev8b_POST,
	ARM64_INS_LD1Threev8h,
	ARM64_INS_LD1Threev8h_POST,
	ARM64_INS_LD1Twov16b,
	ARM64_INS_LD1Twov16b_POST,
	ARM64_INS_LD1Twov1d,
	ARM64_INS_LD1Twov1d_POST,
	ARM64_INS_LD1Twov2d,
	ARM64_INS_LD1Twov2d_POST,
	ARM64_INS_LD1Twov2s,
	ARM64_INS_LD1Twov2s_POST,
	ARM64_INS_LD1Twov4h,
	ARM64_INS_LD1Twov4h_POST,
	ARM64_INS_LD1Twov4s,
	ARM64_INS_LD1Twov4s_POST,
	ARM64_INS_LD1Twov8b,
	ARM64_INS_LD1Twov8b_POST,
	ARM64_INS_LD1Twov8h,
	ARM64_INS_LD1Twov8h_POST,
	ARM64_INS_LD1W,
	ARM64_INS_LD1W_D,
	ARM64_INS_LD1W_D_IMM_REAL,
	ARM64_INS_LD1W_IMM_REAL,
	ARM64_INS_LD1i16,
	ARM64_INS_LD1i16_POST,
	ARM64_INS_LD1i32,
	ARM64_INS_LD1i32_POST,
	ARM64_INS_LD1i64,
	ARM64_INS_LD1i64_POST,
	ARM64_INS_LD1i8,
	ARM64_INS_LD1i8_POST,
	ARM64_INS_LD2B,
	ARM64_INS_LD2B_IMM,
	ARM64_INS_LD2D,
	ARM64_INS_LD2D_IMM,
	ARM64_INS_LD2H,
	ARM64_INS_LD2H_IMM,
	ARM64_INS_LD2Rv16b,
	ARM64_INS_LD2Rv16b_POST,
	ARM64_INS_LD2Rv1d,
	ARM64_INS_LD2Rv1d_POST,
	ARM64_INS_LD2Rv2d,
	ARM64_INS_LD2Rv2d_POST,
	ARM64_INS_LD2Rv2s,
	ARM64_INS_LD2Rv2s_POST,
	ARM64_INS_LD2Rv4h,
	ARM64_INS_LD2Rv4h_POST,
	ARM64_INS_LD2Rv4s,
	ARM64_INS_LD2Rv4s_POST,
	ARM64_INS_LD2Rv8b,
	ARM64_INS_LD2Rv8b_POST,
	ARM64_INS_LD2Rv8h,
	ARM64_INS_LD2Rv8h_POST,
	ARM64_INS_LD2Twov16b,
	ARM64_INS_LD2Twov16b_POST,
	ARM64_INS_LD2Twov2d,
	ARM64_INS_LD2Twov2d_POST,
	ARM64_INS_LD2Twov2s,
	ARM64_INS_LD2Twov2s_POST,
	ARM64_INS_LD2Twov4h,
	ARM64_INS_LD2Twov4h_POST,
	ARM64_INS_LD2Twov4s,
	ARM64_INS_LD2Twov4s_POST,
	ARM64_INS_LD2Twov8b,
	ARM64_INS_LD2Twov8b_POST,
	ARM64_INS_LD2Twov8h,
	ARM64_INS_LD2Twov8h_POST,
	ARM64_INS_LD2W,
	ARM64_INS_LD2W_IMM,
	ARM64_INS_LD2i16,
	ARM64_INS_LD2i16_POST,
	ARM64_INS_LD2i32,
	ARM64_INS_LD2i32_POST,
	ARM64_INS_LD2i64,
	ARM64_INS_LD2i64_POST,
	ARM64_INS_LD2i8,
	ARM64_INS_LD2i8_POST,
	ARM64_INS_LD3B,
	ARM64_INS_LD3B_IMM,
	ARM64_INS_LD3D,
	ARM64_INS_LD3D_IMM,
	ARM64_INS_LD3H,
	ARM64_INS_LD3H_IMM,
	ARM64_INS_LD3Rv16b,
	ARM64_INS_LD3Rv16b_POST,
	ARM64_INS_LD3Rv1d,
	ARM64_INS_LD3Rv1d_POST,
	ARM64_INS_LD3Rv2d,
	ARM64_INS_LD3Rv2d_POST,
	ARM64_INS_LD3Rv2s,
	ARM64_INS_LD3Rv2s_POST,
	ARM64_INS_LD3Rv4h,
	ARM64_INS_LD3Rv4h_POST,
	ARM64_INS_LD3Rv4s,
	ARM64_INS_LD3Rv4s_POST,
	ARM64_INS_LD3Rv8b,
	ARM64_INS_LD3Rv8b_POST,
	ARM64_INS_LD3Rv8h,
	ARM64_INS_LD3Rv8h_POST,
	ARM64_INS_LD3Threev16b,
	ARM64_INS_LD3Threev16b_POST,
	ARM64_INS_LD3Threev2d,
	ARM64_INS_LD3Threev2d_POST,
	ARM64_INS_LD3Threev2s,
	ARM64_INS_LD3Threev2s_POST,
	ARM64_INS_LD3Threev4h,
	ARM64_INS_LD3Threev4h_POST,
	ARM64_INS_LD3Threev4s,
	ARM64_INS_LD3Threev4s_POST,
	ARM64_INS_LD3Threev8b,
	ARM64_INS_LD3Threev8b_POST,
	ARM64_INS_LD3Threev8h,
	ARM64_INS_LD3Threev8h_POST,
	ARM64_INS_LD3W,
	ARM64_INS_LD3W_IMM,
	ARM64_INS_LD3i16,
	ARM64_INS_LD3i16_POST,
	ARM64_INS_LD3i32,
	ARM64_INS_LD3i32_POST,
	ARM64_INS_LD3i64,
	ARM64_INS_LD3i64_POST,
	ARM64_INS_LD3i8,
	ARM64_INS_LD3i8_POST,
	ARM64_INS_LD4B,
	ARM64_INS_LD4B_IMM,
	ARM64_INS_LD4D,
	ARM64_INS_LD4D_IMM,
	ARM64_INS_LD4Fourv16b,
	ARM64_INS_LD4Fourv16b_POST,
	ARM64_INS_LD4Fourv2d,
	ARM64_INS_LD4Fourv2d_POST,
	ARM64_INS_LD4Fourv2s,
	ARM64_INS_LD4Fourv2s_POST,
	ARM64_INS_LD4Fourv4h,
	ARM64_INS_LD4Fourv4h_POST,
	ARM64_INS_LD4Fourv4s,
	ARM64_INS_LD4Fourv4s_POST,
	ARM64_INS_LD4Fourv8b,
	ARM64_INS_LD4Fourv8b_POST,
	ARM64_INS_LD4Fourv8h,
	ARM64_INS_LD4Fourv8h_POST,
	ARM64_INS_LD4H,
	ARM64_INS_LD4H_IMM,
	ARM64_INS_LD4Rv16b,
	ARM64_INS_LD4Rv16b_POST,
	ARM64_INS_LD4Rv1d,
	ARM64_INS_LD4Rv1d_POST,
	ARM64_INS_LD4Rv2d,
	ARM64_INS_LD4Rv2d_POST,
	ARM64_INS_LD4Rv2s,
	ARM64_INS_LD4Rv2s_POST,
	ARM64_INS_LD4Rv4h,
	ARM64_INS_LD4Rv4h_POST,
	ARM64_INS_LD4Rv4s,
	ARM64_INS_LD4Rv4s_POST,
	ARM64_INS_LD4Rv8b,
	ARM64_INS_LD4Rv8b_POST,
	ARM64_INS_LD4Rv8h,
	ARM64_INS_LD4Rv8h_POST,
	ARM64_INS_LD4W,
	ARM64_INS_LD4W_IMM,
	ARM64_INS_LD4i16,
	ARM64_INS_LD4i16_POST,
	ARM64_INS_LD4i32,
	ARM64_INS_LD4i32_POST,
	ARM64_INS_LD4i64,
	ARM64_INS_LD4i64_POST,
	ARM64_INS_LD4i8,
	ARM64_INS_LD4i8_POST,
	ARM64_INS_LDADDAB,
	ARM64_INS_LDADDAH,
	ARM64_INS_LDADDALB,
	ARM64_INS_LDADDALH,
	ARM64_INS_LDADDALW,
	ARM64_INS_LDADDALX,
	ARM64_INS_LDADDAW,
	ARM64_INS_LDADDAX,
	ARM64_INS_LDADDB,
	ARM64_INS_LDADDH,
	ARM64_INS_LDADDLB,
	ARM64_INS_LDADDLH,
	ARM64_INS_LDADDLW,
	ARM64_INS_LDADDLX,
	ARM64_INS_LDADDW,
	ARM64_INS_LDADDX,
	ARM64_INS_LDAPRB,
	ARM64_INS_LDAPRH,
	ARM64_INS_LDAPRW,
	ARM64_INS_LDAPRX,
	ARM64_INS_LDAPURBi,
	ARM64_INS_LDAPURHi,
	ARM64_INS_LDAPURSBWi,
	ARM64_INS_LDAPURSBXi,
	ARM64_INS_LDAPURSHWi,
	ARM64_INS_LDAPURSHXi,
	ARM64_INS_LDAPURSWi,
	ARM64_INS_LDAPURXi,
	ARM64_INS_LDAPURi,
	ARM64_INS_LDARW,
	ARM64_INS_LDARX,
	ARM64_INS_LDAXPW,
	ARM64_INS_LDAXPX,
	ARM64_INS_LDAXRW,
	ARM64_INS_LDAXRX,
	ARM64_INS_LDCLRAB,
	ARM64_INS_LDCLRAH,
	ARM64_INS_LDCLRALB,
	ARM64_INS_LDCLRALH,
	ARM64_INS_LDCLRALW,
	ARM64_INS_LDCLRALX,
	ARM64_INS_LDCLRAW,
	ARM64_INS_LDCLRAX,
	ARM64_INS_LDCLRB,
	ARM64_INS_LDCLRH,
	ARM64_INS_LDCLRLB,
	ARM64_INS_LDCLRLH,
	ARM64_INS_LDCLRLW,
	ARM64_INS_LDCLRLX,
	ARM64_INS_LDCLRW,
	ARM64_INS_LDCLRX,
	ARM64_INS_LDEORAB,
	ARM64_INS_LDEORAH,
	ARM64_INS_LDEORALB,
	ARM64_INS_LDEORALH,
	ARM64_INS_LDEORALW,
	ARM64_INS_LDEORALX,
	ARM64_INS_LDEORAW,
	ARM64_INS_LDEORAX,
	ARM64_INS_LDEORB,
	ARM64_INS_LDEORH,
	ARM64_INS_LDEORLB,
	ARM64_INS_LDEORLH,
	ARM64_INS_LDEORLW,
	ARM64_INS_LDEORLX,
	ARM64_INS_LDEORW,
	ARM64_INS_LDEORX,
	ARM64_INS_LDFF1B_D_REAL,
	ARM64_INS_LDFF1B_H_REAL,
	ARM64_INS_LDFF1B_REAL,
	ARM64_INS_LDFF1B_S_REAL,
	ARM64_INS_LDFF1D_REAL,
	ARM64_INS_LDFF1H_D_REAL,
	ARM64_INS_LDFF1H_REAL,
	ARM64_INS_LDFF1H_S_REAL,
	ARM64_INS_LDFF1SB_D_REAL,
	ARM64_INS_LDFF1SB_H_REAL,
	ARM64_INS_LDFF1SB_S_REAL,
	ARM64_INS_LDFF1SH_D_REAL,
	ARM64_INS_LDFF1SH_S_REAL,
	ARM64_INS_LDFF1SW_D_REAL,
	ARM64_INS_LDFF1W_D_REAL,
	ARM64_INS_LDFF1W_REAL,
	ARM64_INS_LDLARB,
	ARM64_INS_LDLARH,
	ARM64_INS_LDLARW,
	ARM64_INS_LDLARX,
	ARM64_INS_LDNF1B_D_IMM_REAL,
	ARM64_INS_LDNF1B_H_IMM_REAL,
	ARM64_INS_LDNF1B_IMM_REAL,
	ARM64_INS_LDNF1B_S_IMM_REAL,
	ARM64_INS_LDNF1D_IMM_REAL,
	ARM64_INS_LDNF1H_D_IMM_REAL,
	ARM64_INS_LDNF1H_IMM_REAL,
	ARM64_INS_LDNF1H_S_IMM_REAL,
	ARM64_INS_LDNF1SB_D_IMM_REAL,
	ARM64_INS_LDNF1SB_H_IMM_REAL,
	ARM64_INS_LDNF1SB_S_IMM_REAL,
	ARM64_INS_LDNF1SH_D_IMM_REAL,
	ARM64_INS_LDNF1SH_S_IMM_REAL,
	ARM64_INS_LDNF1SW_D_IMM_REAL,
	ARM64_INS_LDNF1W_D_IMM_REAL,
	ARM64_INS_LDNF1W_IMM_REAL,
	ARM64_INS_LDNPDi,
	ARM64_INS_LDNPQi,
	ARM64_INS_LDNPSi,
	ARM64_INS_LDNPWi,
	ARM64_INS_LDNPXi,
	ARM64_INS_LDNT1B_ZRI,
	ARM64_INS_LDNT1B_ZRR,
	ARM64_INS_LDNT1D_ZRI,
	ARM64_INS_LDNT1D_ZRR,
	ARM64_INS_LDNT1H_ZRI,
	ARM64_INS_LDNT1H_ZRR,
	ARM64_INS_LDNT1W_ZRI,
	ARM64_INS_LDNT1W_ZRR,
	ARM64_INS_LDPDi,
	ARM64_INS_LDPDpost,
	ARM64_INS_LDPDpre,
	ARM64_INS_LDPQi,
	ARM64_INS_LDPQpost,
	ARM64_INS_LDPQpre,
	ARM64_INS_LDPSWi,
	ARM64_INS_LDPSWpost,
	ARM64_INS_LDPSWpre,
	ARM64_INS_LDPSi,
	ARM64_INS_LDPSpost,
	ARM64_INS_LDPSpre,
	ARM64_INS_LDPWi,
	ARM64_INS_LDPWpost,
	ARM64_INS_LDPWpre,
	ARM64_INS_LDPXi,
	ARM64_INS_LDPXpost,
	ARM64_INS_LDPXpre,
	ARM64_INS_LDRAAindexed,
	ARM64_INS_LDRAAwriteback,
	ARM64_INS_LDRABindexed,
	ARM64_INS_LDRABwriteback,
	ARM64_INS_LDRBBpost,
	ARM64_INS_LDRBBpre,
	ARM64_INS_LDRBBroW,
	ARM64_INS_LDRBBroX,
	ARM64_INS_LDRBBui,
	ARM64_INS_LDRBpost,
	ARM64_INS_LDRBpre,
	ARM64_INS_LDRBroW,
	ARM64_INS_LDRBroX,
	ARM64_INS_LDRBui,
	ARM64_INS_LDRDl,
	ARM64_INS_LDRDpost,
	ARM64_INS_LDRDpre,
	ARM64_INS_LDRDroW,
	ARM64_INS_LDRDroX,
	ARM64_INS_LDRDui,
	ARM64_INS_LDRHHpost,
	ARM64_INS_LDRHHpre,
	ARM64_INS_LDRHHroW,
	ARM64_INS_LDRHHroX,
	ARM64_INS_LDRHHui,
	ARM64_INS_LDRHpost,
	ARM64_INS_LDRHpre,
	ARM64_INS_LDRHroW,
	ARM64_INS_LDRHroX,
	ARM64_INS_LDRHui,
	ARM64_INS_LDRQl,
	ARM64_INS_LDRQpost,
	ARM64_INS_LDRQpre,
	ARM64_INS_LDRQroW,
	ARM64_INS_LDRQroX,
	ARM64_INS_LDRQui,
	ARM64_INS_LDRSBWpost,
	ARM64_INS_LDRSBWpre,
	ARM64_INS_LDRSBWroW,
	ARM64_INS_LDRSBWroX,
	ARM64_INS_LDRSBWui,
	ARM64_INS_LDRSBXpost,
	ARM64_INS_LDRSBXpre,
	ARM64_INS_LDRSBXroW,
	ARM64_INS_LDRSBXroX,
	ARM64_INS_LDRSBXui,
	ARM64_INS_LDRSHWpost,
	ARM64_INS_LDRSHWpre,
	ARM64_INS_LDRSHWroW,
	ARM64_INS_LDRSHWroX,
	ARM64_INS_LDRSHWui,
	ARM64_INS_LDRSHXpost,
	ARM64_INS_LDRSHXpre,
	ARM64_INS_LDRSHXroW,
	ARM64_INS_LDRSHXroX,
	ARM64_INS_LDRSHXui,
	ARM64_INS_LDRSWl,
	ARM64_INS_LDRSWpost,
	ARM64_INS_LDRSWpre,
	ARM64_INS_LDRSWroW,
	ARM64_INS_LDRSWroX,
	ARM64_INS_LDRSWui,
	ARM64_INS_LDRSl,
	ARM64_INS_LDRSpost,
	ARM64_INS_LDRSpre,
	ARM64_INS_LDRSroW,
	ARM64_INS_LDRSroX,
	ARM64_INS_LDRSui,
	ARM64_INS_LDRWl,
	ARM64_INS_LDRWpost,
	ARM64_INS_LDRWpre,
	ARM64_INS_LDRWroW,
	ARM64_INS_LDRWroX,
	ARM64_INS_LDRWui,
	ARM64_INS_LDRXl,
	ARM64_INS_LDRXpost,
	ARM64_INS_LDRXpre,
	ARM64_INS_LDRXroW,
	ARM64_INS_LDRXroX,
	ARM64_INS_LDRXui,
	ARM64_INS_LDR_PXI,
	ARM64_INS_LDR_ZXI,
	ARM64_INS_LDSETAB,
	ARM64_INS_LDSETAH,
	ARM64_INS_LDSETALB,
	ARM64_INS_LDSETALH,
	ARM64_INS_LDSETALW,
	ARM64_INS_LDSETALX,
	ARM64_INS_LDSETAW,
	ARM64_INS_LDSETAX,
	ARM64_INS_LDSETB,
	ARM64_INS_LDSETH,
	ARM64_INS_LDSETLB,
	ARM64_INS_LDSETLH,
	ARM64_INS_LDSETLW,
	ARM64_INS_LDSETLX,
	ARM64_INS_LDSETW,
	ARM64_INS_LDSETX,
	ARM64_INS_LDSMAXAB,
	ARM64_INS_LDSMAXAH,
	ARM64_INS_LDSMAXALB,
	ARM64_INS_LDSMAXALH,
	ARM64_INS_LDSMAXALW,
	ARM64_INS_LDSMAXALX,
	ARM64_INS_LDSMAXAW,
	ARM64_INS_LDSMAXAX,
	ARM64_INS_LDSMAXB,
	ARM64_INS_LDSMAXH,
	ARM64_INS_LDSMAXLB,
	ARM64_INS_LDSMAXLH,
	ARM64_INS_LDSMAXLW,
	ARM64_INS_LDSMAXLX,
	ARM64_INS_LDSMAXW,
	ARM64_INS_LDSMAXX,
	ARM64_INS_LDSMINAB,
	ARM64_INS_LDSMINAH,
	ARM64_INS_LDSMINALB,
	ARM64_INS_LDSMINALH,
	ARM64_INS_LDSMINALW,
	ARM64_INS_LDSMINALX,
	ARM64_INS_LDSMINAW,
	ARM64_INS_LDSMINAX,
	ARM64_INS_LDSMINB,
	ARM64_INS_LDSMINH,
	ARM64_INS_LDSMINLB,
	ARM64_INS_LDSMINLH,
	ARM64_INS_LDSMINLW,
	ARM64_INS_LDSMINLX,
	ARM64_INS_LDSMINW,
	ARM64_INS_LDSMINX,
	ARM64_INS_LDTRBi,
	ARM64_INS_LDTRHi,
	ARM64_INS_LDTRSBWi,
	ARM64_INS_LDTRSBXi,
	ARM64_INS_LDTRSHWi,
	ARM64_INS_LDTRSHXi,
	ARM64_INS_LDTRSWi,
	ARM64_INS_LDTRWi,
	ARM64_INS_LDTRXi,
	ARM64_INS_LDUMAXAB,
	ARM64_INS_LDUMAXAH,
	ARM64_INS_LDUMAXALB,
	ARM64_INS_LDUMAXALH,
	ARM64_INS_LDUMAXALW,
	ARM64_INS_LDUMAXALX,
	ARM64_INS_LDUMAXAW,
	ARM64_INS_LDUMAXAX,
	ARM64_INS_LDUMAXB,
	ARM64_INS_LDUMAXH,
	ARM64_INS_LDUMAXLB,
	ARM64_INS_LDUMAXLH,
	ARM64_INS_LDUMAXLW,
	ARM64_INS_LDUMAXLX,
	ARM64_INS_LDUMAXW,
	ARM64_INS_LDUMAXX,
	ARM64_INS_LDUMINAB,
	ARM64_INS_LDUMINAH,
	ARM64_INS_LDUMINALB,
	ARM64_INS_LDUMINALH,
	ARM64_INS_LDUMINALW,
	ARM64_INS_LDUMINALX,
	ARM64_INS_LDUMINAW,
	ARM64_INS_LDUMINAX,
	ARM64_INS_LDUMINB,
	ARM64_INS_LDUMINH,
	ARM64_INS_LDUMINLB,
	ARM64_INS_LDUMINLH,
	ARM64_INS_LDUMINLW,
	ARM64_INS_LDUMINLX,
	ARM64_INS_LDUMINW,
	ARM64_INS_LDUMINX,
	ARM64_INS_LDURBBi,
	ARM64_INS_LDURBi,
	ARM64_INS_LDURDi,
	ARM64_INS_LDURHHi,
	ARM64_INS_LDURHi,
	ARM64_INS_LDURQi,
	ARM64_INS_LDURSBWi,
	ARM64_INS_LDURSBXi,
	ARM64_INS_LDURSHWi,
	ARM64_INS_LDURSHXi,
	ARM64_INS_LDURSWi,
	ARM64_INS_LDURSi,
	ARM64_INS_LDURWi,
	ARM64_INS_LDURXi,
	ARM64_INS_LDXPW,
	ARM64_INS_LDXPX,
	ARM64_INS_LDXRW,
	ARM64_INS_LDXRX,
	ARM64_INS_LSLR_ZPmZ_B,
	ARM64_INS_LSLR_ZPmZ_D,
	ARM64_INS_LSLR_ZPmZ_H,
	ARM64_INS_LSLR_ZPmZ_S,
	ARM64_INS_LSLVWr,
	ARM64_INS_LSLVXr,
	ARM64_INS_LSL_WIDE_ZPmZ_B,
	ARM64_INS_LSL_WIDE_ZPmZ_H,
	ARM64_INS_LSL_WIDE_ZPmZ_S,
	ARM64_INS_LSL_WIDE_ZZZ_B,
	ARM64_INS_LSL_WIDE_ZZZ_H,
	ARM64_INS_LSL_WIDE_ZZZ_S,
	ARM64_INS_LSL_ZPmI_B,
	ARM64_INS_LSL_ZPmI_D,
	ARM64_INS_LSL_ZPmI_H,
	ARM64_INS_LSL_ZPmI_S,
	ARM64_INS_LSL_ZPmZ_B,
	ARM64_INS_LSL_ZPmZ_D,
	ARM64_INS_LSL_ZPmZ_H,
	ARM64_INS_LSL_ZPmZ_S,
	ARM64_INS_LSL_ZZI_B,
	ARM64_INS_LSL_ZZI_D,
	ARM64_INS_LSL_ZZI_H,
	ARM64_INS_LSL_ZZI_S,
	ARM64_INS_LSRR_ZPmZ_B,
	ARM64_INS_LSRR_ZPmZ_D,
	ARM64_INS_LSRR_ZPmZ_H,
	ARM64_INS_LSRR_ZPmZ_S,
	ARM64_INS_LSRVWr,
	ARM64_INS_LSRVXr,
	ARM64_INS_LSR_WIDE_ZPmZ_B,
	ARM64_INS_LSR_WIDE_ZPmZ_H,
	ARM64_INS_LSR_WIDE_ZPmZ_S,
	ARM64_INS_LSR_WIDE_ZZZ_B,
	ARM64_INS_LSR_WIDE_ZZZ_H,
	ARM64_INS_LSR_WIDE_ZZZ_S,
	ARM64_INS_LSR_ZPmI_B,
	ARM64_INS_LSR_ZPmI_D,
	ARM64_INS_LSR_ZPmI_H,
	ARM64_INS_LSR_ZPmI_S,
	ARM64_INS_LSR_ZPmZ_B,
	ARM64_INS_LSR_ZPmZ_D,
	ARM64_INS_LSR_ZPmZ_H,
	ARM64_INS_LSR_ZPmZ_S,
	ARM64_INS_LSR_ZZI_B,
	ARM64_INS_LSR_ZZI_D,
	ARM64_INS_LSR_ZZI_H,
	ARM64_INS_LSR_ZZI_S,
	ARM64_INS_MADDWrrr,
	ARM64_INS_MADDXrrr,
	ARM64_INS_MAD_ZPmZZ_B,
	ARM64_INS_MAD_ZPmZZ_D,
	ARM64_INS_MAD_ZPmZZ_H,
	ARM64_INS_MAD_ZPmZZ_S,
	ARM64_INS_MLA_ZPmZZ_B,
	ARM64_INS_MLA_ZPmZZ_D,
	ARM64_INS_MLA_ZPmZZ_H,
	ARM64_INS_MLA_ZPmZZ_S,
	ARM64_INS_MLAv16i8,
	ARM64_INS_MLAv2i32,
	ARM64_INS_MLAv2i32_indexed,
	ARM64_INS_MLAv4i16,
	ARM64_INS_MLAv4i16_indexed,
	ARM64_INS_MLAv4i32,
	ARM64_INS_MLAv4i32_indexed,
	ARM64_INS_MLAv8i16,
	ARM64_INS_MLAv8i16_indexed,
	ARM64_INS_MLAv8i8,
	ARM64_INS_MLS_ZPmZZ_B,
	ARM64_INS_MLS_ZPmZZ_D,
	ARM64_INS_MLS_ZPmZZ_H,
	ARM64_INS_MLS_ZPmZZ_S,
	ARM64_INS_MLSv16i8,
	ARM64_INS_MLSv2i32,
	ARM64_INS_MLSv2i32_indexed,
	ARM64_INS_MLSv4i16,
	ARM64_INS_MLSv4i16_indexed,
	ARM64_INS_MLSv4i32,
	ARM64_INS_MLSv4i32_indexed,
	ARM64_INS_MLSv8i16,
	ARM64_INS_MLSv8i16_indexed,
	ARM64_INS_MLSv8i8,
	ARM64_INS_MOVID,
	ARM64_INS_MOVIv16b_ns,
	ARM64_INS_MOVIv2d_ns,
	ARM64_INS_MOVIv2i32,
	ARM64_INS_MOVIv2s_msl,
	ARM64_INS_MOVIv4i16,
	ARM64_INS_MOVIv4i32,
	ARM64_INS_MOVIv4s_msl,
	ARM64_INS_MOVIv8b_ns,
	ARM64_INS_MOVIv8i16,
	ARM64_INS_MOVKWi,
	ARM64_INS_MOVKXi,
	ARM64_INS_MOVNWi,
	ARM64_INS_MOVNXi,
	ARM64_INS_MOVPRFX_ZPmZ_B,
	ARM64_INS_MOVPRFX_ZPmZ_D,
	ARM64_INS_MOVPRFX_ZPmZ_H,
	ARM64_INS_MOVPRFX_ZPmZ_S,
	ARM64_INS_MOVPRFX_ZPzZ_B,
	ARM64_INS_MOVPRFX_ZPzZ_D,
	ARM64_INS_MOVPRFX_ZPzZ_H,
	ARM64_INS_MOVPRFX_ZPzZ_S,
	ARM64_INS_MOVPRFX_ZZ,
	ARM64_INS_MOVZWi,
	ARM64_INS_MOVZXi,
	ARM64_INS_MSB_ZPmZZ_B,
	ARM64_INS_MSB_ZPmZZ_D,
	ARM64_INS_MSB_ZPmZZ_H,
	ARM64_INS_MSB_ZPmZZ_S,
	ARM64_INS_MSRpstateImm1,
	ARM64_INS_MSRpstateImm4,
	ARM64_INS_MSUBWrrr,
	ARM64_INS_MSUBXrrr,
	ARM64_INS_MUL_ZI_B,
	ARM64_INS_MUL_ZI_D,
	ARM64_INS_MUL_ZI_H,
	ARM64_INS_MUL_ZI_S,
	ARM64_INS_MUL_ZPmZ_B,
	ARM64_INS_MUL_ZPmZ_D,
	ARM64_INS_MUL_ZPmZ_H,
	ARM64_INS_MUL_ZPmZ_S,
	ARM64_INS_MULv16i8,
	ARM64_INS_MULv2i32,
	ARM64_INS_MULv2i32_indexed,
	ARM64_INS_MULv4i16,
	ARM64_INS_MULv4i16_indexed,
	ARM64_INS_MULv4i32,
	ARM64_INS_MULv4i32_indexed,
	ARM64_INS_MULv8i16,
	ARM64_INS_MULv8i16_indexed,
	ARM64_INS_MULv8i8,
	ARM64_INS_MVNIv2i32,
	ARM64_INS_MVNIv2s_msl,
	ARM64_INS_MVNIv4i16,
	ARM64_INS_MVNIv4i32,
	ARM64_INS_MVNIv4s_msl,
	ARM64_INS_MVNIv8i16,
	ARM64_INS_NANDS_PPzPP,
	ARM64_INS_NAND_PPzPP,
	ARM64_INS_NEG_ZPmZ_B,
	ARM64_INS_NEG_ZPmZ_D,
	ARM64_INS_NEG_ZPmZ_H,
	ARM64_INS_NEG_ZPmZ_S,
	ARM64_INS_NEGv16i8,
	ARM64_INS_NEGv1i64,
	ARM64_INS_NEGv2i32,
	ARM64_INS_NEGv2i64,
	ARM64_INS_NEGv4i16,
	ARM64_INS_NEGv4i32,
	ARM64_INS_NEGv8i16,
	ARM64_INS_NEGv8i8,
	ARM64_INS_NORS_PPzPP,
	ARM64_INS_NOR_PPzPP,
	ARM64_INS_NOT_ZPmZ_B,
	ARM64_INS_NOT_ZPmZ_D,
	ARM64_INS_NOT_ZPmZ_H,
	ARM64_INS_NOT_ZPmZ_S,
	ARM64_INS_NOTv16i8,
	ARM64_INS_NOTv8i8,
	ARM64_INS_ORNS_PPzPP,
	ARM64_INS_ORNWrs,
	ARM64_INS_ORNXrs,
	ARM64_INS_ORN_PPzPP,
	ARM64_INS_ORNv16i8,
	ARM64_INS_ORNv8i8,
	ARM64_INS_ORRS_PPzPP,
	ARM64_INS_ORRWri,
	ARM64_INS_ORRWrs,
	ARM64_INS_ORRXri,
	ARM64_INS_ORRXrs,
	ARM64_INS_ORR_PPzPP,
	ARM64_INS_ORR_ZI,
	ARM64_INS_ORR_ZPmZ_B,
	ARM64_INS_ORR_ZPmZ_D,
	ARM64_INS_ORR_ZPmZ_H,
	ARM64_INS_ORR_ZPmZ_S,
	ARM64_INS_ORR_ZZZ,
	ARM64_INS_ORRv16i8,
	ARM64_INS_ORRv2i32,
	ARM64_INS_ORRv4i16,
	ARM64_INS_ORRv4i32,
	ARM64_INS_ORRv8i16,
	ARM64_INS_ORRv8i8,
	ARM64_INS_ORV_VPZ_B,
	ARM64_INS_ORV_VPZ_D,
	ARM64_INS_ORV_VPZ_H,
	ARM64_INS_ORV_VPZ_S,
	ARM64_INS_PACDA,
	ARM64_INS_PACDB,
	ARM64_INS_PACDZA,
	ARM64_INS_PACDZB,
	ARM64_INS_PACGA,
	ARM64_INS_PACIA,
	ARM64_INS_PACIA1716,
	ARM64_INS_PACIASP,
	ARM64_INS_PACIAZ,
	ARM64_INS_PACIB,
	ARM64_INS_PACIB1716,
	ARM64_INS_PACIBSP,
	ARM64_INS_PACIBZ,
	ARM64_INS_PACIZA,
	ARM64_INS_PACIZB,
	ARM64_INS_PFALSE,
	ARM64_INS_PMULLv16i8,
	ARM64_INS_PMULLv1i64,
	ARM64_INS_PMULLv2i64,
	ARM64_INS_PMULLv8i8,
	ARM64_INS_PMULv16i8,
	ARM64_INS_PMULv8i8,
	ARM64_INS_PNEXT_B,
	ARM64_INS_PNEXT_D,
	ARM64_INS_PNEXT_H,
	ARM64_INS_PNEXT_S,
	ARM64_INS_PRFB_D_PZI,
	ARM64_INS_PRFB_D_SCALED,
	ARM64_INS_PRFB_D_SXTW_SCALED,
	ARM64_INS_PRFB_D_UXTW_SCALED,
	ARM64_INS_PRFB_PRI,
	ARM64_INS_PRFB_PRR,
	ARM64_INS_PRFB_S_PZI,
	ARM64_INS_PRFB_S_SXTW_SCALED,
	ARM64_INS_PRFB_S_UXTW_SCALED,
	ARM64_INS_PRFD_D_PZI,
	ARM64_INS_PRFD_D_SCALED,
	ARM64_INS_PRFD_D_SXTW_SCALED,
	ARM64_INS_PRFD_D_UXTW_SCALED,
	ARM64_INS_PRFD_PRI,
	ARM64_INS_PRFD_PRR,
	ARM64_INS_PRFD_S_PZI,
	ARM64_INS_PRFD_S_SXTW_SCALED,
	ARM64_INS_PRFD_S_UXTW_SCALED,
	ARM64_INS_PRFH_D_PZI,
	ARM64_INS_PRFH_D_SCALED,
	ARM64_INS_PRFH_D_SXTW_SCALED,
	ARM64_INS_PRFH_D_UXTW_SCALED,
	ARM64_INS_PRFH_PRI,
	ARM64_INS_PRFH_PRR,
	ARM64_INS_PRFH_S_PZI,
	ARM64_INS_PRFH_S_SXTW_SCALED,
	ARM64_INS_PRFH_S_UXTW_SCALED,
	ARM64_INS_PRFMl,
	ARM64_INS_PRFMroW,
	ARM64_INS_PRFMroX,
	ARM64_INS_PRFMui,
	ARM64_INS_PRFS_PRR,
	ARM64_INS_PRFUMi,
	ARM64_INS_PRFW_D_PZI,
	ARM64_INS_PRFW_D_SCALED,
	ARM64_INS_PRFW_D_SXTW_SCALED,
	ARM64_INS_PRFW_D_UXTW_SCALED,
	ARM64_INS_PRFW_PRI,
	ARM64_INS_PRFW_S_PZI,
	ARM64_INS_PRFW_S_SXTW_SCALED,
	ARM64_INS_PRFW_S_UXTW_SCALED,
	ARM64_INS_PTEST_PP,
	ARM64_INS_PTRUES_B,
	ARM64_INS_PTRUES_D,
	ARM64_INS_PTRUES_H,
	ARM64_INS_PTRUES_S,
	ARM64_INS_PTRUE_B,
	ARM64_INS_PTRUE_D,
	ARM64_INS_PTRUE_H,
	ARM64_INS_PTRUE_S,
	ARM64_INS_PUNPKHI_PP,
	ARM64_INS_PUNPKLO_PP,
	ARM64_INS_RADDHNv2i64_v2i32,
	ARM64_INS_RADDHNv2i64_v4i32,
	ARM64_INS_RADDHNv4i32_v4i16,
	ARM64_INS_RADDHNv4i32_v8i16,
	ARM64_INS_RADDHNv8i16_v16i8,
	ARM64_INS_RADDHNv8i16_v8i8,
	ARM64_INS_RAX1,
	ARM64_INS_RBITWr,
	ARM64_INS_RBITXr,
	ARM64_INS_RBIT_ZPmZ_B,
	ARM64_INS_RBIT_ZPmZ_D,
	ARM64_INS_RBIT_ZPmZ_H,
	ARM64_INS_RBIT_ZPmZ_S,
	ARM64_INS_RBITv16i8,
	ARM64_INS_RBITv8i8,
	ARM64_INS_RDFFRS_PPz,
	ARM64_INS_RDFFR_P,
	ARM64_INS_RDFFR_PPz,
	ARM64_INS_RDVLI_XI,
	ARM64_INS_RETAA,
	ARM64_INS_RETAB,
	ARM64_INS_REV16Wr,
	ARM64_INS_REV16Xr,
	ARM64_INS_REV16v16i8,
	ARM64_INS_REV16v8i8,
	ARM64_INS_REV32Xr,
	ARM64_INS_REV32v16i8,
	ARM64_INS_REV32v4i16,
	ARM64_INS_REV32v8i16,
	ARM64_INS_REV32v8i8,
	ARM64_INS_REV64v16i8,
	ARM64_INS_REV64v2i32,
	ARM64_INS_REV64v4i16,
	ARM64_INS_REV64v4i32,
	ARM64_INS_REV64v8i16,
	ARM64_INS_REV64v8i8,
	ARM64_INS_REVB_ZPmZ_D,
	ARM64_INS_REVB_ZPmZ_H,
	ARM64_INS_REVB_ZPmZ_S,
	ARM64_INS_REVH_ZPmZ_D,
	ARM64_INS_REVH_ZPmZ_S,
	ARM64_INS_REVW_ZPmZ_D,
	ARM64_INS_REVWr,
	ARM64_INS_REVXr,
	ARM64_INS_REV_PP_B,
	ARM64_INS_REV_PP_D,
	ARM64_INS_REV_PP_H,
	ARM64_INS_REV_PP_S,
	ARM64_INS_REV_ZZ_B,
	ARM64_INS_REV_ZZ_D,
	ARM64_INS_REV_ZZ_H,
	ARM64_INS_REV_ZZ_S,
	ARM64_INS_RMIF,
	ARM64_INS_RORVWr,
	ARM64_INS_RORVXr,
	ARM64_INS_RSHRNv16i8_shift,
	ARM64_INS_RSHRNv2i32_shift,
	ARM64_INS_RSHRNv4i16_shift,
	ARM64_INS_RSHRNv4i32_shift,
	ARM64_INS_RSHRNv8i16_shift,
	ARM64_INS_RSHRNv8i8_shift,
	ARM64_INS_RSUBHNv2i64_v2i32,
	ARM64_INS_RSUBHNv2i64_v4i32,
	ARM64_INS_RSUBHNv4i32_v4i16,
	ARM64_INS_RSUBHNv4i32_v8i16,
	ARM64_INS_RSUBHNv8i16_v16i8,
	ARM64_INS_RSUBHNv8i16_v8i8,
	ARM64_INS_SABALv16i8_v8i16,
	ARM64_INS_SABALv2i32_v2i64,
	ARM64_INS_SABALv4i16_v4i32,
	ARM64_INS_SABALv4i32_v2i64,
	ARM64_INS_SABALv8i16_v4i32,
	ARM64_INS_SABALv8i8_v8i16,
	ARM64_INS_SABAv16i8,
	ARM64_INS_SABAv2i32,
	ARM64_INS_SABAv4i16,
	ARM64_INS_SABAv4i32,
	ARM64_INS_SABAv8i16,
	ARM64_INS_SABAv8i8,
	ARM64_INS_SABDLv16i8_v8i16,
	ARM64_INS_SABDLv2i32_v2i64,
	ARM64_INS_SABDLv4i16_v4i32,
	ARM64_INS_SABDLv4i32_v2i64,
	ARM64_INS_SABDLv8i16_v4i32,
	ARM64_INS_SABDLv8i8_v8i16,
	ARM64_INS_SABD_ZPmZ_B,
	ARM64_INS_SABD_ZPmZ_D,
	ARM64_INS_SABD_ZPmZ_H,
	ARM64_INS_SABD_ZPmZ_S,
	ARM64_INS_SABDv16i8,
	ARM64_INS_SABDv2i32,
	ARM64_INS_SABDv4i16,
	ARM64_INS_SABDv4i32,
	ARM64_INS_SABDv8i16,
	ARM64_INS_SABDv8i8,
	ARM64_INS_SADALPv16i8_v8i16,
	ARM64_INS_SADALPv2i32_v1i64,
	ARM64_INS_SADALPv4i16_v2i32,
	ARM64_INS_SADALPv4i32_v2i64,
	ARM64_INS_SADALPv8i16_v4i32,
	ARM64_INS_SADALPv8i8_v4i16,
	ARM64_INS_SADDLPv16i8_v8i16,
	ARM64_INS_SADDLPv2i32_v1i64,
	ARM64_INS_SADDLPv4i16_v2i32,
	ARM64_INS_SADDLPv4i32_v2i64,
	ARM64_INS_SADDLPv8i16_v4i32,
	ARM64_INS_SADDLPv8i8_v4i16,
	ARM64_INS_SADDLVv16i8v,
	ARM64_INS_SADDLVv4i16v,
	ARM64_INS_SADDLVv4i32v,
	ARM64_INS_SADDLVv8i16v,
	ARM64_INS_SADDLVv8i8v,
	ARM64_INS_SADDLv16i8_v8i16,
	ARM64_INS_SADDLv2i32_v2i64,
	ARM64_INS_SADDLv4i16_v4i32,
	ARM64_INS_SADDLv4i32_v2i64,
	ARM64_INS_SADDLv8i16_v4i32,
	ARM64_INS_SADDLv8i8_v8i16,
	ARM64_INS_SADDV_VPZ_B,
	ARM64_INS_SADDV_VPZ_H,
	ARM64_INS_SADDV_VPZ_S,
	ARM64_INS_SADDWv16i8_v8i16,
	ARM64_INS_SADDWv2i32_v2i64,
	ARM64_INS_SADDWv4i16_v4i32,
	ARM64_INS_SADDWv4i32_v2i64,
	ARM64_INS_SADDWv8i16_v4i32,
	ARM64_INS_SADDWv8i8_v8i16,
	ARM64_INS_SBCSWr,
	ARM64_INS_SBCSXr,
	ARM64_INS_SBCWr,
	ARM64_INS_SBCXr,
	ARM64_INS_SBFMWri,
	ARM64_INS_SBFMXri,
	ARM64_INS_SCVTFSWDri,
	ARM64_INS_SCVTFSWHri,
	ARM64_INS_SCVTFSWSri,
	ARM64_INS_SCVTFSXDri,
	ARM64_INS_SCVTFSXHri,
	ARM64_INS_SCVTFSXSri,
	ARM64_INS_SCVTFUWDri,
	ARM64_INS_SCVTFUWHri,
	ARM64_INS_SCVTFUWSri,
	ARM64_INS_SCVTFUXDri,
	ARM64_INS_SCVTFUXHri,
	ARM64_INS_SCVTFUXSri,
	ARM64_INS_SCVTF_ZPmZ_DtoD,
	ARM64_INS_SCVTF_ZPmZ_DtoH,
	ARM64_INS_SCVTF_ZPmZ_DtoS,
	ARM64_INS_SCVTF_ZPmZ_HtoH,
	ARM64_INS_SCVTF_ZPmZ_StoD,
	ARM64_INS_SCVTF_ZPmZ_StoH,
	ARM64_INS_SCVTF_ZPmZ_StoS,
	ARM64_INS_SCVTFd,
	ARM64_INS_SCVTFh,
	ARM64_INS_SCVTFs,
	ARM64_INS_SCVTFv1i16,
	ARM64_INS_SCVTFv1i32,
	ARM64_INS_SCVTFv1i64,
	ARM64_INS_SCVTFv2f32,
	ARM64_INS_SCVTFv2f64,
	ARM64_INS_SCVTFv2i32_shift,
	ARM64_INS_SCVTFv2i64_shift,
	ARM64_INS_SCVTFv4f16,
	ARM64_INS_SCVTFv4f32,
	ARM64_INS_SCVTFv4i16_shift,
	ARM64_INS_SCVTFv4i32_shift,
	ARM64_INS_SCVTFv8f16,
	ARM64_INS_SCVTFv8i16_shift,
	ARM64_INS_SDIVR_ZPmZ_D,
	ARM64_INS_SDIVR_ZPmZ_S,
	ARM64_INS_SDIVWr,
	ARM64_INS_SDIVXr,
	ARM64_INS_SDIV_ZPmZ_D,
	ARM64_INS_SDIV_ZPmZ_S,
	ARM64_INS_SDOT_ZZZI_D,
	ARM64_INS_SDOT_ZZZI_S,
	ARM64_INS_SDOT_ZZZ_D,
	ARM64_INS_SDOT_ZZZ_S,
	ARM64_INS_SDOTlanev16i8,
	ARM64_INS_SDOTlanev8i8,
	ARM64_INS_SDOTv16i8,
	ARM64_INS_SDOTv8i8,
	ARM64_INS_SEL_PPPP,
	ARM64_INS_SEL_ZPZZ_B,
	ARM64_INS_SEL_ZPZZ_D,
	ARM64_INS_SEL_ZPZZ_H,
	ARM64_INS_SEL_ZPZZ_S,
	ARM64_INS_SETF16,
	ARM64_INS_SETF8,
	ARM64_INS_SETFFR,
	ARM64_INS_SHA1Crrr,
	ARM64_INS_SHA1Hrr,
	ARM64_INS_SHA1Mrrr,
	ARM64_INS_SHA1Prrr,
	ARM64_INS_SHA1SU0rrr,
	ARM64_INS_SHA1SU1rr,
	ARM64_INS_SHA256H2rrr,
	ARM64_INS_SHA256Hrrr,
	ARM64_INS_SHA256SU0rr,
	ARM64_INS_SHA256SU1rrr,
	ARM64_INS_SHA512H,
	ARM64_INS_SHA512H2,
	ARM64_INS_SHA512SU0,
	ARM64_INS_SHA512SU1,
	ARM64_INS_SHADDv16i8,
	ARM64_INS_SHADDv2i32,
	ARM64_INS_SHADDv4i16,
	ARM64_INS_SHADDv4i32,
	ARM64_INS_SHADDv8i16,
	ARM64_INS_SHADDv8i8,
	ARM64_INS_SHLLv16i8,
	ARM64_INS_SHLLv2i32,
	ARM64_INS_SHLLv4i16,
	ARM64_INS_SHLLv4i32,
	ARM64_INS_SHLLv8i16,
	ARM64_INS_SHLLv8i8,
	ARM64_INS_SHLd,
	ARM64_INS_SHLv16i8_shift,
	ARM64_INS_SHLv2i32_shift,
	ARM64_INS_SHLv2i64_shift,
	ARM64_INS_SHLv4i16_shift,
	ARM64_INS_SHLv4i32_shift,
	ARM64_INS_SHLv8i16_shift,
	ARM64_INS_SHLv8i8_shift,
	ARM64_INS_SHRNv16i8_shift,
	ARM64_INS_SHRNv2i32_shift,
	ARM64_INS_SHRNv4i16_shift,
	ARM64_INS_SHRNv4i32_shift,
	ARM64_INS_SHRNv8i16_shift,
	ARM64_INS_SHRNv8i8_shift,
	ARM64_INS_SHSUBv16i8,
	ARM64_INS_SHSUBv2i32,
	ARM64_INS_SHSUBv4i16,
	ARM64_INS_SHSUBv4i32,
	ARM64_INS_SHSUBv8i16,
	ARM64_INS_SHSUBv8i8,
	ARM64_INS_SLId,
	ARM64_INS_SLIv16i8_shift,
	ARM64_INS_SLIv2i32_shift,
	ARM64_INS_SLIv2i64_shift,
	ARM64_INS_SLIv4i16_shift,
	ARM64_INS_SLIv4i32_shift,
	ARM64_INS_SLIv8i16_shift,
	ARM64_INS_SLIv8i8_shift,
	ARM64_INS_SM3PARTW1,
	ARM64_INS_SM3PARTW2,
	ARM64_INS_SM3SS1,
	ARM64_INS_SM3TT1A,
	ARM64_INS_SM3TT1B,
	ARM64_INS_SM3TT2A,
	ARM64_INS_SM3TT2B,
	ARM64_INS_SM4E,
	ARM64_INS_SM4ENCKEY,
	ARM64_INS_SMADDLrrr,
	ARM64_INS_SMAXPv16i8,
	ARM64_INS_SMAXPv2i32,
	ARM64_INS_SMAXPv4i16,
	ARM64_INS_SMAXPv4i32,
	ARM64_INS_SMAXPv8i16,
	ARM64_INS_SMAXPv8i8,
	ARM64_INS_SMAXV_VPZ_B,
	ARM64_INS_SMAXV_VPZ_D,
	ARM64_INS_SMAXV_VPZ_H,
	ARM64_INS_SMAXV_VPZ_S,
	ARM64_INS_SMAXVv16i8v,
	ARM64_INS_SMAXVv4i16v,
	ARM64_INS_SMAXVv4i32v,
	ARM64_INS_SMAXVv8i16v,
	ARM64_INS_SMAXVv8i8v,
	ARM64_INS_SMAX_ZI_B,
	ARM64_INS_SMAX_ZI_D,
	ARM64_INS_SMAX_ZI_H,
	ARM64_INS_SMAX_ZI_S,
	ARM64_INS_SMAX_ZPmZ_B,
	ARM64_INS_SMAX_ZPmZ_D,
	ARM64_INS_SMAX_ZPmZ_H,
	ARM64_INS_SMAX_ZPmZ_S,
	ARM64_INS_SMAXv16i8,
	ARM64_INS_SMAXv2i32,
	ARM64_INS_SMAXv4i16,
	ARM64_INS_SMAXv4i32,
	ARM64_INS_SMAXv8i16,
	ARM64_INS_SMAXv8i8,
	ARM64_INS_SMINPv16i8,
	ARM64_INS_SMINPv2i32,
	ARM64_INS_SMINPv4i16,
	ARM64_INS_SMINPv4i32,
	ARM64_INS_SMINPv8i16,
	ARM64_INS_SMINPv8i8,
	ARM64_INS_SMINV_VPZ_B,
	ARM64_INS_SMINV_VPZ_D,
	ARM64_INS_SMINV_VPZ_H,
	ARM64_INS_SMINV_VPZ_S,
	ARM64_INS_SMINVv16i8v,
	ARM64_INS_SMINVv4i16v,
	ARM64_INS_SMINVv4i32v,
	ARM64_INS_SMINVv8i16v,
	ARM64_INS_SMINVv8i8v,
	ARM64_INS_SMIN_ZI_B,
	ARM64_INS_SMIN_ZI_D,
	ARM64_INS_SMIN_ZI_H,
	ARM64_INS_SMIN_ZI_S,
	ARM64_INS_SMIN_ZPmZ_B,
	ARM64_INS_SMIN_ZPmZ_D,
	ARM64_INS_SMIN_ZPmZ_H,
	ARM64_INS_SMIN_ZPmZ_S,
	ARM64_INS_SMINv16i8,
	ARM64_INS_SMINv2i32,
	ARM64_INS_SMINv4i16,
	ARM64_INS_SMINv4i32,
	ARM64_INS_SMINv8i16,
	ARM64_INS_SMINv8i8,
	ARM64_INS_SMLALv16i8_v8i16,
	ARM64_INS_SMLALv2i32_indexed,
	ARM64_INS_SMLALv2i32_v2i64,
	ARM64_INS_SMLALv4i16_indexed,
	ARM64_INS_SMLALv4i16_v4i32,
	ARM64_INS_SMLALv4i32_indexed,
	ARM64_INS_SMLALv4i32_v2i64,
	ARM64_INS_SMLALv8i16_indexed,
	ARM64_INS_SMLALv8i16_v4i32,
	ARM64_INS_SMLALv8i8_v8i16,
	ARM64_INS_SMLSLv16i8_v8i16,
	ARM64_INS_SMLSLv2i32_indexed,
	ARM64_INS_SMLSLv2i32_v2i64,
	ARM64_INS_SMLSLv4i16_indexed,
	ARM64_INS_SMLSLv4i16_v4i32,
	ARM64_INS_SMLSLv4i32_indexed,
	ARM64_INS_SMLSLv4i32_v2i64,
	ARM64_INS_SMLSLv8i16_indexed,
	ARM64_INS_SMLSLv8i16_v4i32,
	ARM64_INS_SMLSLv8i8_v8i16,
	ARM64_INS_SMOVvi16to32,
	ARM64_INS_SMOVvi16to64,
	ARM64_INS_SMOVvi32to64,
	ARM64_INS_SMOVvi8to32,
	ARM64_INS_SMOVvi8to64,
	ARM64_INS_SMSUBLrrr,
	ARM64_INS_SMULH_ZPmZ_B,
	ARM64_INS_SMULH_ZPmZ_D,
	ARM64_INS_SMULH_ZPmZ_H,
	ARM64_INS_SMULH_ZPmZ_S,
	ARM64_INS_SMULHrr,
	ARM64_INS_SMULLv16i8_v8i16,
	ARM64_INS_SMULLv2i32_indexed,
	ARM64_INS_SMULLv2i32_v2i64,
	ARM64_INS_SMULLv4i16_indexed,
	ARM64_INS_SMULLv4i16_v4i32,
	ARM64_INS_SMULLv4i32_indexed,
	ARM64_INS_SMULLv4i32_v2i64,
	ARM64_INS_SMULLv8i16_indexed,
	ARM64_INS_SMULLv8i16_v4i32,
	ARM64_INS_SMULLv8i8_v8i16,
	ARM64_INS_SPLICE_ZPZ_B,
	ARM64_INS_SPLICE_ZPZ_D,
	ARM64_INS_SPLICE_ZPZ_H,
	ARM64_INS_SPLICE_ZPZ_S,
	ARM64_INS_SQABSv16i8,
	ARM64_INS_SQABSv1i16,
	ARM64_INS_SQABSv1i32,
	ARM64_INS_SQABSv1i64,
	ARM64_INS_SQABSv1i8,
	ARM64_INS_SQABSv2i32,
	ARM64_INS_SQABSv2i64,
	ARM64_INS_SQABSv4i16,
	ARM64_INS_SQABSv4i32,
	ARM64_INS_SQABSv8i16,
	ARM64_INS_SQABSv8i8,
	ARM64_INS_SQADD_ZI_B,
	ARM64_INS_SQADD_ZI_D,
	ARM64_INS_SQADD_ZI_H,
	ARM64_INS_SQADD_ZI_S,
	ARM64_INS_SQADD_ZZZ_B,
	ARM64_INS_SQADD_ZZZ_D,
	ARM64_INS_SQADD_ZZZ_H,
	ARM64_INS_SQADD_ZZZ_S,
	ARM64_INS_SQADDv16i8,
	ARM64_INS_SQADDv1i16,
	ARM64_INS_SQADDv1i32,
	ARM64_INS_SQADDv1i64,
	ARM64_INS_SQADDv1i8,
	ARM64_INS_SQADDv2i32,
	ARM64_INS_SQADDv2i64,
	ARM64_INS_SQADDv4i16,
	ARM64_INS_SQADDv4i32,
	ARM64_INS_SQADDv8i16,
	ARM64_INS_SQADDv8i8,
	ARM64_INS_SQDECB_XPiI,
	ARM64_INS_SQDECB_XPiWdI,
	ARM64_INS_SQDECD_XPiI,
	ARM64_INS_SQDECD_XPiWdI,
	ARM64_INS_SQDECD_ZPiI,
	ARM64_INS_SQDECH_XPiI,
	ARM64_INS_SQDECH_XPiWdI,
	ARM64_INS_SQDECH_ZPiI,
	ARM64_INS_SQDECP_XPWd_B,
	ARM64_INS_SQDECP_XPWd_D,
	ARM64_INS_SQDECP_XPWd_H,
	ARM64_INS_SQDECP_XPWd_S,
	ARM64_INS_SQDECP_XP_B,
	ARM64_INS_SQDECP_XP_D,
	ARM64_INS_SQDECP_XP_H,
	ARM64_INS_SQDECP_XP_S,
	ARM64_INS_SQDECP_ZP_D,
	ARM64_INS_SQDECP_ZP_H,
	ARM64_INS_SQDECP_ZP_S,
	ARM64_INS_SQDECW_XPiI,
	ARM64_INS_SQDECW_XPiWdI,
	ARM64_INS_SQDECW_ZPiI,
	ARM64_INS_SQDMLALi16,
	ARM64_INS_SQDMLALi32,
	ARM64_INS_SQDMLALv1i32_indexed,
	ARM64_INS_SQDMLALv1i64_indexed,
	ARM64_INS_SQDMLALv2i32_indexed,
	ARM64_INS_SQDMLALv2i32_v2i64,
	ARM64_INS_SQDMLALv4i16_indexed,
	ARM64_INS_SQDMLALv4i16_v4i32,
	ARM64_INS_SQDMLALv4i32_indexed,
	ARM64_INS_SQDMLALv4i32_v2i64,
	ARM64_INS_SQDMLALv8i16_indexed,
	ARM64_INS_SQDMLALv8i16_v4i32,
	ARM64_INS_SQDMLSLi16,
	ARM64_INS_SQDMLSLi32,
	ARM64_INS_SQDMLSLv1i32_indexed,
	ARM64_INS_SQDMLSLv1i64_indexed,
	ARM64_INS_SQDMLSLv2i32_indexed,
	ARM64_INS_SQDMLSLv2i32_v2i64,
	ARM64_INS_SQDMLSLv4i16_indexed,
	ARM64_INS_SQDMLSLv4i16_v4i32,
	ARM64_INS_SQDMLSLv4i32_indexed,
	ARM64_INS_SQDMLSLv4i32_v2i64,
	ARM64_INS_SQDMLSLv8i16_indexed,
	ARM64_INS_SQDMLSLv8i16_v4i32,
	ARM64_INS_SQDMULHv1i16,
	ARM64_INS_SQDMULHv1i16_indexed,
	ARM64_INS_SQDMULHv1i32,
	ARM64_INS_SQDMULHv1i32_indexed,
	ARM64_INS_SQDMULHv2i32,
	ARM64_INS_SQDMULHv2i32_indexed,
	ARM64_INS_SQDMULHv4i16,
	ARM64_INS_SQDMULHv4i16_indexed,
	ARM64_INS_SQDMULHv4i32,
	ARM64_INS_SQDMULHv4i32_indexed,
	ARM64_INS_SQDMULHv8i16,
	ARM64_INS_SQDMULHv8i16_indexed,
	ARM64_INS_SQDMULLi16,
	ARM64_INS_SQDMULLi32,
	ARM64_INS_SQDMULLv1i32_indexed,
	ARM64_INS_SQDMULLv1i64_indexed,
	ARM64_INS_SQDMULLv2i32_indexed,
	ARM64_INS_SQDMULLv2i32_v2i64,
	ARM64_INS_SQDMULLv4i16_indexed,
	ARM64_INS_SQDMULLv4i16_v4i32,
	ARM64_INS_SQDMULLv4i32_indexed,
	ARM64_INS_SQDMULLv4i32_v2i64,
	ARM64_INS_SQDMULLv8i16_indexed,
	ARM64_INS_SQDMULLv8i16_v4i32,
	ARM64_INS_SQINCB_XPiI,
	ARM64_INS_SQINCB_XPiWdI,
	ARM64_INS_SQINCD_XPiI,
	ARM64_INS_SQINCD_XPiWdI,
	ARM64_INS_SQINCD_ZPiI,
	ARM64_INS_SQINCH_XPiI,
	ARM64_INS_SQINCH_XPiWdI,
	ARM64_INS_SQINCH_ZPiI,
	ARM64_INS_SQINCP_XPWd_B,
	ARM64_INS_SQINCP_XPWd_D,
	ARM64_INS_SQINCP_XPWd_H,
	ARM64_INS_SQINCP_XPWd_S,
	ARM64_INS_SQINCP_XP_B,
	ARM64_INS_SQINCP_XP_D,
	ARM64_INS_SQINCP_XP_H,
	ARM64_INS_SQINCP_XP_S,
	ARM64_INS_SQINCP_ZP_D,
	ARM64_INS_SQINCP_ZP_H,
	ARM64_INS_SQINCP_ZP_S,
	ARM64_INS_SQINCW_XPiI,
	ARM64_INS_SQINCW_XPiWdI,
	ARM64_INS_SQINCW_ZPiI,
	ARM64_INS_SQNEGv16i8,
	ARM64_INS_SQNEGv1i16,
	ARM64_INS_SQNEGv1i32,
	ARM64_INS_SQNEGv1i64,
	ARM64_INS_SQNEGv1i8,
	ARM64_INS_SQNEGv2i32,
	ARM64_INS_SQNEGv2i64,
	ARM64_INS_SQNEGv4i16,
	ARM64_INS_SQNEGv4i32,
	ARM64_INS_SQNEGv8i16,
	ARM64_INS_SQNEGv8i8,
	ARM64_INS_SQRDMLAHi16_indexed,
	ARM64_INS_SQRDMLAHi32_indexed,
	ARM64_INS_SQRDMLAHv1i16,
	ARM64_INS_SQRDMLAHv1i32,
	ARM64_INS_SQRDMLAHv2i32,
	ARM64_INS_SQRDMLAHv2i32_indexed,
	ARM64_INS_SQRDMLAHv4i16,
	ARM64_INS_SQRDMLAHv4i16_indexed,
	ARM64_INS_SQRDMLAHv4i32,
	ARM64_INS_SQRDMLAHv4i32_indexed,
	ARM64_INS_SQRDMLAHv8i16,
	ARM64_INS_SQRDMLAHv8i16_indexed,
	ARM64_INS_SQRDMLSHi16_indexed,
	ARM64_INS_SQRDMLSHi32_indexed,
	ARM64_INS_SQRDMLSHv1i16,
	ARM64_INS_SQRDMLSHv1i32,
	ARM64_INS_SQRDMLSHv2i32,
	ARM64_INS_SQRDMLSHv2i32_indexed,
	ARM64_INS_SQRDMLSHv4i16,
	ARM64_INS_SQRDMLSHv4i16_indexed,
	ARM64_INS_SQRDMLSHv4i32,
	ARM64_INS_SQRDMLSHv4i32_indexed,
	ARM64_INS_SQRDMLSHv8i16,
	ARM64_INS_SQRDMLSHv8i16_indexed,
	ARM64_INS_SQRDMULHv1i16,
	ARM64_INS_SQRDMULHv1i16_indexed,
	ARM64_INS_SQRDMULHv1i32,
	ARM64_INS_SQRDMULHv1i32_indexed,
	ARM64_INS_SQRDMULHv2i32,
	ARM64_INS_SQRDMULHv2i32_indexed,
	ARM64_INS_SQRDMULHv4i16,
	ARM64_INS_SQRDMULHv4i16_indexed,
	ARM64_INS_SQRDMULHv4i32,
	ARM64_INS_SQRDMULHv4i32_indexed,
	ARM64_INS_SQRDMULHv8i16,
	ARM64_INS_SQRDMULHv8i16_indexed,
	ARM64_INS_SQRSHLv16i8,
	ARM64_INS_SQRSHLv1i16,
	ARM64_INS_SQRSHLv1i32,
	ARM64_INS_SQRSHLv1i64,
	ARM64_INS_SQRSHLv1i8,
	ARM64_INS_SQRSHLv2i32,
	ARM64_INS_SQRSHLv2i64,
	ARM64_INS_SQRSHLv4i16,
	ARM64_INS_SQRSHLv4i32,
	ARM64_INS_SQRSHLv8i16,
	ARM64_INS_SQRSHLv8i8,
	ARM64_INS_SQRSHRNb,
	ARM64_INS_SQRSHRNh,
	ARM64_INS_SQRSHRNs,
	ARM64_INS_SQRSHRNv16i8_shift,
	ARM64_INS_SQRSHRNv2i32_shift,
	ARM64_INS_SQRSHRNv4i16_shift,
	ARM64_INS_SQRSHRNv4i32_shift,
	ARM64_INS_SQRSHRNv8i16_shift,
	ARM64_INS_SQRSHRNv8i8_shift,
	ARM64_INS_SQRSHRUNb,
	ARM64_INS_SQRSHRUNh,
	ARM64_INS_SQRSHRUNs,
	ARM64_INS_SQRSHRUNv16i8_shift,
	ARM64_INS_SQRSHRUNv2i32_shift,
	ARM64_INS_SQRSHRUNv4i16_shift,
	ARM64_INS_SQRSHRUNv4i32_shift,
	ARM64_INS_SQRSHRUNv8i16_shift,
	ARM64_INS_SQRSHRUNv8i8_shift,
	ARM64_INS_SQSHLUb,
	ARM64_INS_SQSHLUd,
	ARM64_INS_SQSHLUh,
	ARM64_INS_SQSHLUs,
	ARM64_INS_SQSHLUv16i8_shift,
	ARM64_INS_SQSHLUv2i32_shift,
	ARM64_INS_SQSHLUv2i64_shift,
	ARM64_INS_SQSHLUv4i16_shift,
	ARM64_INS_SQSHLUv4i32_shift,
	ARM64_INS_SQSHLUv8i16_shift,
	ARM64_INS_SQSHLUv8i8_shift,
	ARM64_INS_SQSHLb,
	ARM64_INS_SQSHLd,
	ARM64_INS_SQSHLh,
	ARM64_INS_SQSHLs,
	ARM64_INS_SQSHLv16i8,
	ARM64_INS_SQSHLv16i8_shift,
	ARM64_INS_SQSHLv1i16,
	ARM64_INS_SQSHLv1i32,
	ARM64_INS_SQSHLv1i64,
	ARM64_INS_SQSHLv1i8,
	ARM64_INS_SQSHLv2i32,
	ARM64_INS_SQSHLv2i32_shift,
	ARM64_INS_SQSHLv2i64,
	ARM64_INS_SQSHLv2i64_shift,
	ARM64_INS_SQSHLv4i16,
	ARM64_INS_SQSHLv4i16_shift,
	ARM64_INS_SQSHLv4i32,
	ARM64_INS_SQSHLv4i32_shift,
	ARM64_INS_SQSHLv8i16,
	ARM64_INS_SQSHLv8i16_shift,
	ARM64_INS_SQSHLv8i8,
	ARM64_INS_SQSHLv8i8_shift,
	ARM64_INS_SQSHRNb,
	ARM64_INS_SQSHRNh,
	ARM64_INS_SQSHRNs,
	ARM64_INS_SQSHRNv16i8_shift,
	ARM64_INS_SQSHRNv2i32_shift,
	ARM64_INS_SQSHRNv4i16_shift,
	ARM64_INS_SQSHRNv4i32_shift,
	ARM64_INS_SQSHRNv8i16_shift,
	ARM64_INS_SQSHRNv8i8_shift,
	ARM64_INS_SQSHRUNb,
	ARM64_INS_SQSHRUNh,
	ARM64_INS_SQSHRUNs,
	ARM64_INS_SQSHRUNv16i8_shift,
	ARM64_INS_SQSHRUNv2i32_shift,
	ARM64_INS_SQSHRUNv4i16_shift,
	ARM64_INS_SQSHRUNv4i32_shift,
	ARM64_INS_SQSHRUNv8i16_shift,
	ARM64_INS_SQSHRUNv8i8_shift,
	ARM64_INS_SQSUB_ZI_B,
	ARM64_INS_SQSUB_ZI_D,
	ARM64_INS_SQSUB_ZI_H,
	ARM64_INS_SQSUB_ZI_S,
	ARM64_INS_SQSUB_ZZZ_B,
	ARM64_INS_SQSUB_ZZZ_D,
	ARM64_INS_SQSUB_ZZZ_H,
	ARM64_INS_SQSUB_ZZZ_S,
	ARM64_INS_SQSUBv16i8,
	ARM64_INS_SQSUBv1i16,
	ARM64_INS_SQSUBv1i32,
	ARM64_INS_SQSUBv1i64,
	ARM64_INS_SQSUBv1i8,
	ARM64_INS_SQSUBv2i32,
	ARM64_INS_SQSUBv2i64,
	ARM64_INS_SQSUBv4i16,
	ARM64_INS_SQSUBv4i32,
	ARM64_INS_SQSUBv8i16,
	ARM64_INS_SQSUBv8i8,
	ARM64_INS_SQXTNv16i8,
	ARM64_INS_SQXTNv1i16,
	ARM64_INS_SQXTNv1i32,
	ARM64_INS_SQXTNv1i8,
	ARM64_INS_SQXTNv2i32,
	ARM64_INS_SQXTNv4i16,
	ARM64_INS_SQXTNv4i32,
	ARM64_INS_SQXTNv8i16,
	ARM64_INS_SQXTNv8i8,
	ARM64_INS_SQXTUNv16i8,
	ARM64_INS_SQXTUNv1i16,
	ARM64_INS_SQXTUNv1i32,
	ARM64_INS_SQXTUNv1i8,
	ARM64_INS_SQXTUNv2i32,
	ARM64_INS_SQXTUNv4i16,
	ARM64_INS_SQXTUNv4i32,
	ARM64_INS_SQXTUNv8i16,
	ARM64_INS_SQXTUNv8i8,
	ARM64_INS_SRHADDv16i8,
	ARM64_INS_SRHADDv2i32,
	ARM64_INS_SRHADDv4i16,
	ARM64_INS_SRHADDv4i32,
	ARM64_INS_SRHADDv8i16,
	ARM64_INS_SRHADDv8i8,
	ARM64_INS_SRId,
	ARM64_INS_SRIv16i8_shift,
	ARM64_INS_SRIv2i32_shift,
	ARM64_INS_SRIv2i64_shift,
	ARM64_INS_SRIv4i16_shift,
	ARM64_INS_SRIv4i32_shift,
	ARM64_INS_SRIv8i16_shift,
	ARM64_INS_SRIv8i8_shift,
	ARM64_INS_SRSHLv16i8,
	ARM64_INS_SRSHLv1i64,
	ARM64_INS_SRSHLv2i32,
	ARM64_INS_SRSHLv2i64,
	ARM64_INS_SRSHLv4i16,
	ARM64_INS_SRSHLv4i32,
	ARM64_INS_SRSHLv8i16,
	ARM64_INS_SRSHLv8i8,
	ARM64_INS_SRSHRd,
	ARM64_INS_SRSHRv16i8_shift,
	ARM64_INS_SRSHRv2i32_shift,
	ARM64_INS_SRSHRv2i64_shift,
	ARM64_INS_SRSHRv4i16_shift,
	ARM64_INS_SRSHRv4i32_shift,
	ARM64_INS_SRSHRv8i16_shift,
	ARM64_INS_SRSHRv8i8_shift,
	ARM64_INS_SRSRAd,
	ARM64_INS_SRSRAv16i8_shift,
	ARM64_INS_SRSRAv2i32_shift,
	ARM64_INS_SRSRAv2i64_shift,
	ARM64_INS_SRSRAv4i16_shift,
	ARM64_INS_SRSRAv4i32_shift,
	ARM64_INS_SRSRAv8i16_shift,
	ARM64_INS_SRSRAv8i8_shift,
	ARM64_INS_SSHLLv16i8_shift,
	ARM64_INS_SSHLLv2i32_shift,
	ARM64_INS_SSHLLv4i16_shift,
	ARM64_INS_SSHLLv4i32_shift,
	ARM64_INS_SSHLLv8i16_shift,
	ARM64_INS_SSHLLv8i8_shift,
	ARM64_INS_SSHLv16i8,
	ARM64_INS_SSHLv1i64,
	ARM64_INS_SSHLv2i32,
	ARM64_INS_SSHLv2i64,
	ARM64_INS_SSHLv4i16,
	ARM64_INS_SSHLv4i32,
	ARM64_INS_SSHLv8i16,
	ARM64_INS_SSHLv8i8,
	ARM64_INS_SSHRd,
	ARM64_INS_SSHRv16i8_shift,
	ARM64_INS_SSHRv2i32_shift,
	ARM64_INS_SSHRv2i64_shift,
	ARM64_INS_SSHRv4i16_shift,
	ARM64_INS_SSHRv4i32_shift,
	ARM64_INS_SSHRv8i16_shift,
	ARM64_INS_SSHRv8i8_shift,
	ARM64_INS_SSRAd,
	ARM64_INS_SSRAv16i8_shift,
	ARM64_INS_SSRAv2i32_shift,
	ARM64_INS_SSRAv2i64_shift,
	ARM64_INS_SSRAv4i16_shift,
	ARM64_INS_SSRAv4i32_shift,
	ARM64_INS_SSRAv8i16_shift,
	ARM64_INS_SSRAv8i8_shift,
	ARM64_INS_SST1B_D,
	ARM64_INS_SST1B_D_IMM,
	ARM64_INS_SST1B_D_SXTW,
	ARM64_INS_SST1B_D_UXTW,
	ARM64_INS_SST1B_S_IMM,
	ARM64_INS_SST1B_S_SXTW,
	ARM64_INS_SST1B_S_UXTW,
	ARM64_INS_SST1D,
	ARM64_INS_SST1D_IMM,
	ARM64_INS_SST1D_SCALED,
	ARM64_INS_SST1D_SXTW,
	ARM64_INS_SST1D_SXTW_SCALED,
	ARM64_INS_SST1D_UXTW,
	ARM64_INS_SST1D_UXTW_SCALED,
	ARM64_INS_SST1H_D,
	ARM64_INS_SST1H_D_IMM,
	ARM64_INS_SST1H_D_SCALED,
	ARM64_INS_SST1H_D_SXTW,
	ARM64_INS_SST1H_D_SXTW_SCALED,
	ARM64_INS_SST1H_D_UXTW,
	ARM64_INS_SST1H_D_UXTW_SCALED,
	ARM64_INS_SST1H_S_IMM,
	ARM64_INS_SST1H_S_SXTW,
	ARM64_INS_SST1H_S_SXTW_SCALED,
	ARM64_INS_SST1H_S_UXTW,
	ARM64_INS_SST1H_S_UXTW_SCALED,
	ARM64_INS_SST1W_D,
	ARM64_INS_SST1W_D_IMM,
	ARM64_INS_SST1W_D_SCALED,
	ARM64_INS_SST1W_D_SXTW,
	ARM64_INS_SST1W_D_SXTW_SCALED,
	ARM64_INS_SST1W_D_UXTW,
	ARM64_INS_SST1W_D_UXTW_SCALED,
	ARM64_INS_SST1W_IMM,
	ARM64_INS_SST1W_SXTW,
	ARM64_INS_SST1W_SXTW_SCALED,
	ARM64_INS_SST1W_UXTW,
	ARM64_INS_SST1W_UXTW_SCALED,
	ARM64_INS_SSUBLv16i8_v8i16,
	ARM64_INS_SSUBLv2i32_v2i64,
	ARM64_INS_SSUBLv4i16_v4i32,
	ARM64_INS_SSUBLv4i32_v2i64,
	ARM64_INS_SSUBLv8i16_v4i32,
	ARM64_INS_SSUBLv8i8_v8i16,
	ARM64_INS_SSUBWv16i8_v8i16,
	ARM64_INS_SSUBWv2i32_v2i64,
	ARM64_INS_SSUBWv4i16_v4i32,
	ARM64_INS_SSUBWv4i32_v2i64,
	ARM64_INS_SSUBWv8i16_v4i32,
	ARM64_INS_SSUBWv8i8_v8i16,
	ARM64_INS_ST1B,
	ARM64_INS_ST1B_D,
	ARM64_INS_ST1B_D_IMM,
	ARM64_INS_ST1B_H,
	ARM64_INS_ST1B_H_IMM,
	ARM64_INS_ST1B_IMM,
	ARM64_INS_ST1B_S,
	ARM64_INS_ST1B_S_IMM,
	ARM64_INS_ST1D,
	ARM64_INS_ST1D_IMM,
	ARM64_INS_ST1Fourv16b,
	ARM64_INS_ST1Fourv16b_POST,
	ARM64_INS_ST1Fourv1d,
	ARM64_INS_ST1Fourv1d_POST,
	ARM64_INS_ST1Fourv2d,
	ARM64_INS_ST1Fourv2d_POST,
	ARM64_INS_ST1Fourv2s,
	ARM64_INS_ST1Fourv2s_POST,
	ARM64_INS_ST1Fourv4h,
	ARM64_INS_ST1Fourv4h_POST,
	ARM64_INS_ST1Fourv4s,
	ARM64_INS_ST1Fourv4s_POST,
	ARM64_INS_ST1Fourv8b,
	ARM64_INS_ST1Fourv8b_POST,
	ARM64_INS_ST1Fourv8h,
	ARM64_INS_ST1Fourv8h_POST,
	ARM64_INS_ST1H,
	ARM64_INS_ST1H_D,
	ARM64_INS_ST1H_D_IMM,
	ARM64_INS_ST1H_IMM,
	ARM64_INS_ST1H_S,
	ARM64_INS_ST1H_S_IMM,
	ARM64_INS_ST1Onev16b,
	ARM64_INS_ST1Onev16b_POST,
	ARM64_INS_ST1Onev1d,
	ARM64_INS_ST1Onev1d_POST,
	ARM64_INS_ST1Onev2d,
	ARM64_INS_ST1Onev2d_POST,
	ARM64_INS_ST1Onev2s,
	ARM64_INS_ST1Onev2s_POST,
	ARM64_INS_ST1Onev4h,
	ARM64_INS_ST1Onev4h_POST,
	ARM64_INS_ST1Onev4s,
	ARM64_INS_ST1Onev4s_POST,
	ARM64_INS_ST1Onev8b,
	ARM64_INS_ST1Onev8b_POST,
	ARM64_INS_ST1Onev8h,
	ARM64_INS_ST1Onev8h_POST,
	ARM64_INS_ST1Threev16b,
	ARM64_INS_ST1Threev16b_POST,
	ARM64_INS_ST1Threev1d,
	ARM64_INS_ST1Threev1d_POST,
	ARM64_INS_ST1Threev2d,
	ARM64_INS_ST1Threev2d_POST,
	ARM64_INS_ST1Threev2s,
	ARM64_INS_ST1Threev2s_POST,
	ARM64_INS_ST1Threev4h,
	ARM64_INS_ST1Threev4h_POST,
	ARM64_INS_ST1Threev4s,
	ARM64_INS_ST1Threev4s_POST,
	ARM64_INS_ST1Threev8b,
	ARM64_INS_ST1Threev8b_POST,
	ARM64_INS_ST1Threev8h,
	ARM64_INS_ST1Threev8h_POST,
	ARM64_INS_ST1Twov16b,
	ARM64_INS_ST1Twov16b_POST,
	ARM64_INS_ST1Twov1d,
	ARM64_INS_ST1Twov1d_POST,
	ARM64_INS_ST1Twov2d,
	ARM64_INS_ST1Twov2d_POST,
	ARM64_INS_ST1Twov2s,
	ARM64_INS_ST1Twov2s_POST,
	ARM64_INS_ST1Twov4h,
	ARM64_INS_ST1Twov4h_POST,
	ARM64_INS_ST1Twov4s,
	ARM64_INS_ST1Twov4s_POST,
	ARM64_INS_ST1Twov8b,
	ARM64_INS_ST1Twov8b_POST,
	ARM64_INS_ST1Twov8h,
	ARM64_INS_ST1Twov8h_POST,
	ARM64_INS_ST1W,
	ARM64_INS_ST1W_D,
	ARM64_INS_ST1W_D_IMM,
	ARM64_INS_ST1W_IMM,
	ARM64_INS_ST1i16,
	ARM64_INS_ST1i16_POST,
	ARM64_INS_ST1i32,
	ARM64_INS_ST1i32_POST,
	ARM64_INS_ST1i64,
	ARM64_INS_ST1i64_POST,
	ARM64_INS_ST1i8,
	ARM64_INS_ST1i8_POST,
	ARM64_INS_ST2B,
	ARM64_INS_ST2B_IMM,
	ARM64_INS_ST2D,
	ARM64_INS_ST2D_IMM,
	ARM64_INS_ST2H,
	ARM64_INS_ST2H_IMM,
	ARM64_INS_ST2Twov16b,
	ARM64_INS_ST2Twov16b_POST,
	ARM64_INS_ST2Twov2d,
	ARM64_INS_ST2Twov2d_POST,
	ARM64_INS_ST2Twov2s,
	ARM64_INS_ST2Twov2s_POST,
	ARM64_INS_ST2Twov4h,
	ARM64_INS_ST2Twov4h_POST,
	ARM64_INS_ST2Twov4s,
	ARM64_INS_ST2Twov4s_POST,
	ARM64_INS_ST2Twov8b,
	ARM64_INS_ST2Twov8b_POST,
	ARM64_INS_ST2Twov8h,
	ARM64_INS_ST2Twov8h_POST,
	ARM64_INS_ST2W,
	ARM64_INS_ST2W_IMM,
	ARM64_INS_ST2i16,
	ARM64_INS_ST2i16_POST,
	ARM64_INS_ST2i32,
	ARM64_INS_ST2i32_POST,
	ARM64_INS_ST2i64,
	ARM64_INS_ST2i64_POST,
	ARM64_INS_ST2i8,
	ARM64_INS_ST2i8_POST,
	ARM64_INS_ST3B,
	ARM64_INS_ST3B_IMM,
	ARM64_INS_ST3D,
	ARM64_INS_ST3D_IMM,
	ARM64_INS_ST3H,
	ARM64_INS_ST3H_IMM,
	ARM64_INS_ST3Threev16b,
	ARM64_INS_ST3Threev16b_POST,
	ARM64_INS_ST3Threev2d,
	ARM64_INS_ST3Threev2d_POST,
	ARM64_INS_ST3Threev2s,
	ARM64_INS_ST3Threev2s_POST,
	ARM64_INS_ST3Threev4h,
	ARM64_INS_ST3Threev4h_POST,
	ARM64_INS_ST3Threev4s,
	ARM64_INS_ST3Threev4s_POST,
	ARM64_INS_ST3Threev8b,
	ARM64_INS_ST3Threev8b_POST,
	ARM64_INS_ST3Threev8h,
	ARM64_INS_ST3Threev8h_POST,
	ARM64_INS_ST3W,
	ARM64_INS_ST3W_IMM,
	ARM64_INS_ST3i16,
	ARM64_INS_ST3i16_POST,
	ARM64_INS_ST3i32,
	ARM64_INS_ST3i32_POST,
	ARM64_INS_ST3i64,
	ARM64_INS_ST3i64_POST,
	ARM64_INS_ST3i8,
	ARM64_INS_ST3i8_POST,
	ARM64_INS_ST4B,
	ARM64_INS_ST4B_IMM,
	ARM64_INS_ST4D,
	ARM64_INS_ST4D_IMM,
	ARM64_INS_ST4Fourv16b,
	ARM64_INS_ST4Fourv16b_POST,
	ARM64_INS_ST4Fourv2d,
	ARM64_INS_ST4Fourv2d_POST,
	ARM64_INS_ST4Fourv2s,
	ARM64_INS_ST4Fourv2s_POST,
	ARM64_INS_ST4Fourv4h,
	ARM64_INS_ST4Fourv4h_POST,
	ARM64_INS_ST4Fourv4s,
	ARM64_INS_ST4Fourv4s_POST,
	ARM64_INS_ST4Fourv8b,
	ARM64_INS_ST4Fourv8b_POST,
	ARM64_INS_ST4Fourv8h,
	ARM64_INS_ST4Fourv8h_POST,
	ARM64_INS_ST4H,
	ARM64_INS_ST4H_IMM,
	ARM64_INS_ST4W,
	ARM64_INS_ST4W_IMM,
	ARM64_INS_ST4i16,
	ARM64_INS_ST4i16_POST,
	ARM64_INS_ST4i32,
	ARM64_INS_ST4i32_POST,
	ARM64_INS_ST4i64,
	ARM64_INS_ST4i64_POST,
	ARM64_INS_ST4i8,
	ARM64_INS_ST4i8_POST,
	ARM64_INS_STLLRB,
	ARM64_INS_STLLRH,
	ARM64_INS_STLLRW,
	ARM64_INS_STLLRX,
	ARM64_INS_STLRW,
	ARM64_INS_STLRX,
	ARM64_INS_STLURBi,
	ARM64_INS_STLURHi,
	ARM64_INS_STLURWi,
	ARM64_INS_STLURXi,
	ARM64_INS_STLXPW,
	ARM64_INS_STLXPX,
	ARM64_INS_STLXRW,
	ARM64_INS_STLXRX,
	ARM64_INS_STNPDi,
	ARM64_INS_STNPQi,
	ARM64_INS_STNPSi,
	ARM64_INS_STNPWi,
	ARM64_INS_STNPXi,
	ARM64_INS_STNT1B_ZRI,
	ARM64_INS_STNT1B_ZRR,
	ARM64_INS_STNT1D_ZRI,
	ARM64_INS_STNT1D_ZRR,
	ARM64_INS_STNT1H_ZRI,
	ARM64_INS_STNT1H_ZRR,
	ARM64_INS_STNT1W_ZRI,
	ARM64_INS_STNT1W_ZRR,
	ARM64_INS_STPDi,
	ARM64_INS_STPDpost,
	ARM64_INS_STPDpre,
	ARM64_INS_STPQi,
	ARM64_INS_STPQpost,
	ARM64_INS_STPQpre,
	ARM64_INS_STPSi,
	ARM64_INS_STPSpost,
	ARM64_INS_STPSpre,
	ARM64_INS_STPWi,
	ARM64_INS_STPWpost,
	ARM64_INS_STPWpre,
	ARM64_INS_STPXi,
	ARM64_INS_STPXpost,
	ARM64_INS_STPXpre,
	ARM64_INS_STRBBpost,
	ARM64_INS_STRBBpre,
	ARM64_INS_STRBBroW,
	ARM64_INS_STRBBroX,
	ARM64_INS_STRBBui,
	ARM64_INS_STRBpost,
	ARM64_INS_STRBpre,
	ARM64_INS_STRBroW,
	ARM64_INS_STRBroX,
	ARM64_INS_STRBui,
	ARM64_INS_STRDpost,
	ARM64_INS_STRDpre,
	ARM64_INS_STRDroW,
	ARM64_INS_STRDroX,
	ARM64_INS_STRDui,
	ARM64_INS_STRHHpost,
	ARM64_INS_STRHHpre,
	ARM64_INS_STRHHroW,
	ARM64_INS_STRHHroX,
	ARM64_INS_STRHHui,
	ARM64_INS_STRHpost,
	ARM64_INS_STRHpre,
	ARM64_INS_STRHroW,
	ARM64_INS_STRHroX,
	ARM64_INS_STRHui,
	ARM64_INS_STRQpost,
	ARM64_INS_STRQpre,
	ARM64_INS_STRQroW,
	ARM64_INS_STRQroX,
	ARM64_INS_STRQui,
	ARM64_INS_STRSpost,
	ARM64_INS_STRSpre,
	ARM64_INS_STRSroW,
	ARM64_INS_STRSroX,
	ARM64_INS_STRSui,
	ARM64_INS_STRWpost,
	ARM64_INS_STRWpre,
	ARM64_INS_STRWroW,
	ARM64_INS_STRWroX,
	ARM64_INS_STRWui,
	ARM64_INS_STRXpost,
	ARM64_INS_STRXpre,
	ARM64_INS_STRXroW,
	ARM64_INS_STRXroX,
	ARM64_INS_STRXui,
	ARM64_INS_STR_PXI,
	ARM64_INS_STR_ZXI,
	ARM64_INS_STTRBi,
	ARM64_INS_STTRHi,
	ARM64_INS_STTRWi,
	ARM64_INS_STTRXi,
	ARM64_INS_STURBBi,
	ARM64_INS_STURBi,
	ARM64_INS_STURDi,
	ARM64_INS_STURHHi,
	ARM64_INS_STURHi,
	ARM64_INS_STURQi,
	ARM64_INS_STURSi,
	ARM64_INS_STURWi,
	ARM64_INS_STURXi,
	ARM64_INS_STXPW,
	ARM64_INS_STXPX,
	ARM64_INS_STXRW,
	ARM64_INS_STXRX,
	ARM64_INS_SUBHNv2i64_v2i32,
	ARM64_INS_SUBHNv2i64_v4i32,
	ARM64_INS_SUBHNv4i32_v4i16,
	ARM64_INS_SUBHNv4i32_v8i16,
	ARM64_INS_SUBHNv8i16_v16i8,
	ARM64_INS_SUBHNv8i16_v8i8,
	ARM64_INS_SUBR_ZI_B,
	ARM64_INS_SUBR_ZI_D,
	ARM64_INS_SUBR_ZI_H,
	ARM64_INS_SUBR_ZI_S,
	ARM64_INS_SUBR_ZPmZ_B,
	ARM64_INS_SUBR_ZPmZ_D,
	ARM64_INS_SUBR_ZPmZ_H,
	ARM64_INS_SUBR_ZPmZ_S,
	ARM64_INS_SUBSWri,
	ARM64_INS_SUBSWrs,
	ARM64_INS_SUBSWrx,
	ARM64_INS_SUBSXri,
	ARM64_INS_SUBSXrs,
	ARM64_INS_SUBSXrx,
	ARM64_INS_SUBSXrx64,
	ARM64_INS_SUBWri,
	ARM64_INS_SUBWrs,
	ARM64_INS_SUBWrx,
	ARM64_INS_SUBXri,
	ARM64_INS_SUBXrs,
	ARM64_INS_SUBXrx,
	ARM64_INS_SUBXrx64,
	ARM64_INS_SUB_ZI_B,
	ARM64_INS_SUB_ZI_D,
	ARM64_INS_SUB_ZI_H,
	ARM64_INS_SUB_ZI_S,
	ARM64_INS_SUB_ZPmZ_B,
	ARM64_INS_SUB_ZPmZ_D,
	ARM64_INS_SUB_ZPmZ_H,
	ARM64_INS_SUB_ZPmZ_S,
	ARM64_INS_SUB_ZZZ_B,
	ARM64_INS_SUB_ZZZ_D,
	ARM64_INS_SUB_ZZZ_H,
	ARM64_INS_SUB_ZZZ_S,
	ARM64_INS_SUBv16i8,
	ARM64_INS_SUBv1i64,
	ARM64_INS_SUBv2i32,
	ARM64_INS_SUBv2i64,
	ARM64_INS_SUBv4i16,
	ARM64_INS_SUBv4i32,
	ARM64_INS_SUBv8i16,
	ARM64_INS_SUBv8i8,
	ARM64_INS_SUNPKHI_ZZ_D,
	ARM64_INS_SUNPKHI_ZZ_H,
	ARM64_INS_SUNPKHI_ZZ_S,
	ARM64_INS_SUNPKLO_ZZ_D,
	ARM64_INS_SUNPKLO_ZZ_H,
	ARM64_INS_SUNPKLO_ZZ_S,
	ARM64_INS_SUQADDv16i8,
	ARM64_INS_SUQADDv1i16,
	ARM64_INS_SUQADDv1i32,
	ARM64_INS_SUQADDv1i64,
	ARM64_INS_SUQADDv1i8,
	ARM64_INS_SUQADDv2i32,
	ARM64_INS_SUQADDv2i64,
	ARM64_INS_SUQADDv4i16,
	ARM64_INS_SUQADDv4i32,
	ARM64_INS_SUQADDv8i16,
	ARM64_INS_SUQADDv8i8,
	ARM64_INS_SWPAB,
	ARM64_INS_SWPAH,
	ARM64_INS_SWPALB,
	ARM64_INS_SWPALH,
	ARM64_INS_SWPALW,
	ARM64_INS_SWPALX,
	ARM64_INS_SWPAW,
	ARM64_INS_SWPAX,
	ARM64_INS_SWPB,
	ARM64_INS_SWPH,
	ARM64_INS_SWPLB,
	ARM64_INS_SWPLH,
	ARM64_INS_SWPLW,
	ARM64_INS_SWPLX,
	ARM64_INS_SWPW,
	ARM64_INS_SWPX,
	ARM64_INS_SXTB_ZPmZ_D,
	ARM64_INS_SXTB_ZPmZ_H,
	ARM64_INS_SXTB_ZPmZ_S,
	ARM64_INS_SXTH_ZPmZ_D,
	ARM64_INS_SXTH_ZPmZ_S,
	ARM64_INS_SXTW_ZPmZ_D,
	ARM64_INS_SYSLxt,
	ARM64_INS_SYSxt,
	ARM64_INS_TBL_ZZZ_B,
	ARM64_INS_TBL_ZZZ_D,
	ARM64_INS_TBL_ZZZ_H,
	ARM64_INS_TBL_ZZZ_S,
	ARM64_INS_TBLv16i8Four,
	ARM64_INS_TBLv16i8One,
	ARM64_INS_TBLv16i8Three,
	ARM64_INS_TBLv16i8Two,
	ARM64_INS_TBLv8i8Four,
	ARM64_INS_TBLv8i8One,
	ARM64_INS_TBLv8i8Three,
	ARM64_INS_TBLv8i8Two,
	ARM64_INS_TBNZW,
	ARM64_INS_TBNZX,
	ARM64_INS_TBXv16i8Four,
	ARM64_INS_TBXv16i8One,
	ARM64_INS_TBXv16i8Three,
	ARM64_INS_TBXv16i8Two,
	ARM64_INS_TBXv8i8Four,
	ARM64_INS_TBXv8i8One,
	ARM64_INS_TBXv8i8Three,
	ARM64_INS_TBXv8i8Two,
	ARM64_INS_TBZW,
	ARM64_INS_TBZX,
	ARM64_INS_TRN1_PPP_B,
	ARM64_INS_TRN1_PPP_D,
	ARM64_INS_TRN1_PPP_H,
	ARM64_INS_TRN1_PPP_S,
	ARM64_INS_TRN1_ZZZ_B,
	ARM64_INS_TRN1_ZZZ_D,
	ARM64_INS_TRN1_ZZZ_H,
	ARM64_INS_TRN1_ZZZ_S,
	ARM64_INS_TRN1v16i8,
	ARM64_INS_TRN1v2i32,
	ARM64_INS_TRN1v2i64,
	ARM64_INS_TRN1v4i16,
	ARM64_INS_TRN1v4i32,
	ARM64_INS_TRN1v8i16,
	ARM64_INS_TRN1v8i8,
	ARM64_INS_TRN2_PPP_B,
	ARM64_INS_TRN2_PPP_D,
	ARM64_INS_TRN2_PPP_H,
	ARM64_INS_TRN2_PPP_S,
	ARM64_INS_TRN2_ZZZ_B,
	ARM64_INS_TRN2_ZZZ_D,
	ARM64_INS_TRN2_ZZZ_H,
	ARM64_INS_TRN2_ZZZ_S,
	ARM64_INS_TRN2v16i8,
	ARM64_INS_TRN2v2i32,
	ARM64_INS_TRN2v2i64,
	ARM64_INS_TRN2v4i16,
	ARM64_INS_TRN2v4i32,
	ARM64_INS_TRN2v8i16,
	ARM64_INS_TRN2v8i8,
	ARM64_INS_TSB,
	ARM64_INS_UABALv16i8_v8i16,
	ARM64_INS_UABALv2i32_v2i64,
	ARM64_INS_UABALv4i16_v4i32,
	ARM64_INS_UABALv4i32_v2i64,
	ARM64_INS_UABALv8i16_v4i32,
	ARM64_INS_UABALv8i8_v8i16,
	ARM64_INS_UABAv16i8,
	ARM64_INS_UABAv2i32,
	ARM64_INS_UABAv4i16,
	ARM64_INS_UABAv4i32,
	ARM64_INS_UABAv8i16,
	ARM64_INS_UABAv8i8,
	ARM64_INS_UABDLv16i8_v8i16,
	ARM64_INS_UABDLv2i32_v2i64,
	ARM64_INS_UABDLv4i16_v4i32,
	ARM64_INS_UABDLv4i32_v2i64,
	ARM64_INS_UABDLv8i16_v4i32,
	ARM64_INS_UABDLv8i8_v8i16,
	ARM64_INS_UABD_ZPmZ_B,
	ARM64_INS_UABD_ZPmZ_D,
	ARM64_INS_UABD_ZPmZ_H,
	ARM64_INS_UABD_ZPmZ_S,
	ARM64_INS_UABDv16i8,
	ARM64_INS_UABDv2i32,
	ARM64_INS_UABDv4i16,
	ARM64_INS_UABDv4i32,
	ARM64_INS_UABDv8i16,
	ARM64_INS_UABDv8i8,
	ARM64_INS_UADALPv16i8_v8i16,
	ARM64_INS_UADALPv2i32_v1i64,
	ARM64_INS_UADALPv4i16_v2i32,
	ARM64_INS_UADALPv4i32_v2i64,
	ARM64_INS_UADALPv8i16_v4i32,
	ARM64_INS_UADALPv8i8_v4i16,
	ARM64_INS_UADDLPv16i8_v8i16,
	ARM64_INS_UADDLPv2i32_v1i64,
	ARM64_INS_UADDLPv4i16_v2i32,
	ARM64_INS_UADDLPv4i32_v2i64,
	ARM64_INS_UADDLPv8i16_v4i32,
	ARM64_INS_UADDLPv8i8_v4i16,
	ARM64_INS_UADDLVv16i8v,
	ARM64_INS_UADDLVv4i16v,
	ARM64_INS_UADDLVv4i32v,
	ARM64_INS_UADDLVv8i16v,
	ARM64_INS_UADDLVv8i8v,
	ARM64_INS_UADDLv16i8_v8i16,
	ARM64_INS_UADDLv2i32_v2i64,
	ARM64_INS_UADDLv4i16_v4i32,
	ARM64_INS_UADDLv4i32_v2i64,
	ARM64_INS_UADDLv8i16_v4i32,
	ARM64_INS_UADDLv8i8_v8i16,
	ARM64_INS_UADDV_VPZ_B,
	ARM64_INS_UADDV_VPZ_D,
	ARM64_INS_UADDV_VPZ_H,
	ARM64_INS_UADDV_VPZ_S,
	ARM64_INS_UADDWv16i8_v8i16,
	ARM64_INS_UADDWv2i32_v2i64,
	ARM64_INS_UADDWv4i16_v4i32,
	ARM64_INS_UADDWv4i32_v2i64,
	ARM64_INS_UADDWv8i16_v4i32,
	ARM64_INS_UADDWv8i8_v8i16,
	ARM64_INS_UBFMWri,
	ARM64_INS_UBFMXri,
	ARM64_INS_UCVTFSWDri,
	ARM64_INS_UCVTFSWHri,
	ARM64_INS_UCVTFSWSri,
	ARM64_INS_UCVTFSXDri,
	ARM64_INS_UCVTFSXHri,
	ARM64_INS_UCVTFSXSri,
	ARM64_INS_UCVTFUWDri,
	ARM64_INS_UCVTFUWHri,
	ARM64_INS_UCVTFUWSri,
	ARM64_INS_UCVTFUXDri,
	ARM64_INS_UCVTFUXHri,
	ARM64_INS_UCVTFUXSri,
	ARM64_INS_UCVTF_ZPmZ_DtoD,
	ARM64_INS_UCVTF_ZPmZ_DtoH,
	ARM64_INS_UCVTF_ZPmZ_DtoS,
	ARM64_INS_UCVTF_ZPmZ_HtoH,
	ARM64_INS_UCVTF_ZPmZ_StoD,
	ARM64_INS_UCVTF_ZPmZ_StoH,
	ARM64_INS_UCVTF_ZPmZ_StoS,
	ARM64_INS_UCVTFd,
	ARM64_INS_UCVTFh,
	ARM64_INS_UCVTFs,
	ARM64_INS_UCVTFv1i16,
	ARM64_INS_UCVTFv1i32,
	ARM64_INS_UCVTFv1i64,
	ARM64_INS_UCVTFv2f32,
	ARM64_INS_UCVTFv2f64,
	ARM64_INS_UCVTFv2i32_shift,
	ARM64_INS_UCVTFv2i64_shift,
	ARM64_INS_UCVTFv4f16,
	ARM64_INS_UCVTFv4f32,
	ARM64_INS_UCVTFv4i16_shift,
	ARM64_INS_UCVTFv4i32_shift,
	ARM64_INS_UCVTFv8f16,
	ARM64_INS_UCVTFv8i16_shift,
	ARM64_INS_UDIVR_ZPmZ_D,
	ARM64_INS_UDIVR_ZPmZ_S,
	ARM64_INS_UDIVWr,
	ARM64_INS_UDIVXr,
	ARM64_INS_UDIV_ZPmZ_D,
	ARM64_INS_UDIV_ZPmZ_S,
	ARM64_INS_UDOT_ZZZI_D,
	ARM64_INS_UDOT_ZZZI_S,
	ARM64_INS_UDOT_ZZZ_D,
	ARM64_INS_UDOT_ZZZ_S,
	ARM64_INS_UDOTlanev16i8,
	ARM64_INS_UDOTlanev8i8,
	ARM64_INS_UDOTv16i8,
	ARM64_INS_UDOTv8i8,
	ARM64_INS_UHADDv16i8,
	ARM64_INS_UHADDv2i32,
	ARM64_INS_UHADDv4i16,
	ARM64_INS_UHADDv4i32,
	ARM64_INS_UHADDv8i16,
	ARM64_INS_UHADDv8i8,
	ARM64_INS_UHSUBv16i8,
	ARM64_INS_UHSUBv2i32,
	ARM64_INS_UHSUBv4i16,
	ARM64_INS_UHSUBv4i32,
	ARM64_INS_UHSUBv8i16,
	ARM64_INS_UHSUBv8i8,
	ARM64_INS_UMADDLrrr,
	ARM64_INS_UMAXPv16i8,
	ARM64_INS_UMAXPv2i32,
	ARM64_INS_UMAXPv4i16,
	ARM64_INS_UMAXPv4i32,
	ARM64_INS_UMAXPv8i16,
	ARM64_INS_UMAXPv8i8,
	ARM64_INS_UMAXV_VPZ_B,
	ARM64_INS_UMAXV_VPZ_D,
	ARM64_INS_UMAXV_VPZ_H,
	ARM64_INS_UMAXV_VPZ_S,
	ARM64_INS_UMAXVv16i8v,
	ARM64_INS_UMAXVv4i16v,
	ARM64_INS_UMAXVv4i32v,
	ARM64_INS_UMAXVv8i16v,
	ARM64_INS_UMAXVv8i8v,
	ARM64_INS_UMAX_ZI_B,
	ARM64_INS_UMAX_ZI_D,
	ARM64_INS_UMAX_ZI_H,
	ARM64_INS_UMAX_ZI_S,
	ARM64_INS_UMAX_ZPmZ_B,
	ARM64_INS_UMAX_ZPmZ_D,
	ARM64_INS_UMAX_ZPmZ_H,
	ARM64_INS_UMAX_ZPmZ_S,
	ARM64_INS_UMAXv16i8,
	ARM64_INS_UMAXv2i32,
	ARM64_INS_UMAXv4i16,
	ARM64_INS_UMAXv4i32,
	ARM64_INS_UMAXv8i16,
	ARM64_INS_UMAXv8i8,
	ARM64_INS_UMINPv16i8,
	ARM64_INS_UMINPv2i32,
	ARM64_INS_UMINPv4i16,
	ARM64_INS_UMINPv4i32,
	ARM64_INS_UMINPv8i16,
	ARM64_INS_UMINPv8i8,
	ARM64_INS_UMINV_VPZ_B,
	ARM64_INS_UMINV_VPZ_D,
	ARM64_INS_UMINV_VPZ_H,
	ARM64_INS_UMINV_VPZ_S,
	ARM64_INS_UMINVv16i8v,
	ARM64_INS_UMINVv4i16v,
	ARM64_INS_UMINVv4i32v,
	ARM64_INS_UMINVv8i16v,
	ARM64_INS_UMINVv8i8v,
	ARM64_INS_UMIN_ZI_B,
	ARM64_INS_UMIN_ZI_D,
	ARM64_INS_UMIN_ZI_H,
	ARM64_INS_UMIN_ZI_S,
	ARM64_INS_UMIN_ZPmZ_B,
	ARM64_INS_UMIN_ZPmZ_D,
	ARM64_INS_UMIN_ZPmZ_H,
	ARM64_INS_UMIN_ZPmZ_S,
	ARM64_INS_UMINv16i8,
	ARM64_INS_UMINv2i32,
	ARM64_INS_UMINv4i16,
	ARM64_INS_UMINv4i32,
	ARM64_INS_UMINv8i16,
	ARM64_INS_UMINv8i8,
	ARM64_INS_UMLALv16i8_v8i16,
	ARM64_INS_UMLALv2i32_indexed,
	ARM64_INS_UMLALv2i32_v2i64,
	ARM64_INS_UMLALv4i16_indexed,
	ARM64_INS_UMLALv4i16_v4i32,
	ARM64_INS_UMLALv4i32_indexed,
	ARM64_INS_UMLALv4i32_v2i64,
	ARM64_INS_UMLALv8i16_indexed,
	ARM64_INS_UMLALv8i16_v4i32,
	ARM64_INS_UMLALv8i8_v8i16,
	ARM64_INS_UMLSLv16i8_v8i16,
	ARM64_INS_UMLSLv2i32_indexed,
	ARM64_INS_UMLSLv2i32_v2i64,
	ARM64_INS_UMLSLv4i16_indexed,
	ARM64_INS_UMLSLv4i16_v4i32,
	ARM64_INS_UMLSLv4i32_indexed,
	ARM64_INS_UMLSLv4i32_v2i64,
	ARM64_INS_UMLSLv8i16_indexed,
	ARM64_INS_UMLSLv8i16_v4i32,
	ARM64_INS_UMLSLv8i8_v8i16,
	ARM64_INS_UMOVvi16,
	ARM64_INS_UMOVvi32,
	ARM64_INS_UMOVvi64,
	ARM64_INS_UMOVvi8,
	ARM64_INS_UMSUBLrrr,
	ARM64_INS_UMULH_ZPmZ_B,
	ARM64_INS_UMULH_ZPmZ_D,
	ARM64_INS_UMULH_ZPmZ_H,
	ARM64_INS_UMULH_ZPmZ_S,
	ARM64_INS_UMULHrr,
	ARM64_INS_UMULLv16i8_v8i16,
	ARM64_INS_UMULLv2i32_indexed,
	ARM64_INS_UMULLv2i32_v2i64,
	ARM64_INS_UMULLv4i16_indexed,
	ARM64_INS_UMULLv4i16_v4i32,
	ARM64_INS_UMULLv4i32_indexed,
	ARM64_INS_UMULLv4i32_v2i64,
	ARM64_INS_UMULLv8i16_indexed,
	ARM64_INS_UMULLv8i16_v4i32,
	ARM64_INS_UMULLv8i8_v8i16,
	ARM64_INS_UQADD_ZI_B,
	ARM64_INS_UQADD_ZI_D,
	ARM64_INS_UQADD_ZI_H,
	ARM64_INS_UQADD_ZI_S,
	ARM64_INS_UQADD_ZZZ_B,
	ARM64_INS_UQADD_ZZZ_D,
	ARM64_INS_UQADD_ZZZ_H,
	ARM64_INS_UQADD_ZZZ_S,
	ARM64_INS_UQADDv16i8,
	ARM64_INS_UQADDv1i16,
	ARM64_INS_UQADDv1i32,
	ARM64_INS_UQADDv1i64,
	ARM64_INS_UQADDv1i8,
	ARM64_INS_UQADDv2i32,
	ARM64_INS_UQADDv2i64,
	ARM64_INS_UQADDv4i16,
	ARM64_INS_UQADDv4i32,
	ARM64_INS_UQADDv8i16,
	ARM64_INS_UQADDv8i8,
	ARM64_INS_UQDECB_WPiI,
	ARM64_INS_UQDECB_XPiI,
	ARM64_INS_UQDECD_WPiI,
	ARM64_INS_UQDECD_XPiI,
	ARM64_INS_UQDECD_ZPiI,
	ARM64_INS_UQDECH_WPiI,
	ARM64_INS_UQDECH_XPiI,
	ARM64_INS_UQDECH_ZPiI,
	ARM64_INS_UQDECP_WP_B,
	ARM64_INS_UQDECP_WP_D,
	ARM64_INS_UQDECP_WP_H,
	ARM64_INS_UQDECP_WP_S,
	ARM64_INS_UQDECP_XP_B,
	ARM64_INS_UQDECP_XP_D,
	ARM64_INS_UQDECP_XP_H,
	ARM64_INS_UQDECP_XP_S,
	ARM64_INS_UQDECP_ZP_D,
	ARM64_INS_UQDECP_ZP_H,
	ARM64_INS_UQDECP_ZP_S,
	ARM64_INS_UQDECW_WPiI,
	ARM64_INS_UQDECW_XPiI,
	ARM64_INS_UQDECW_ZPiI,
	ARM64_INS_UQINCB_WPiI,
	ARM64_INS_UQINCB_XPiI,
	ARM64_INS_UQINCD_WPiI,
	ARM64_INS_UQINCD_XPiI,
	ARM64_INS_UQINCD_ZPiI,
	ARM64_INS_UQINCH_WPiI,
	ARM64_INS_UQINCH_XPiI,
	ARM64_INS_UQINCH_ZPiI,
	ARM64_INS_UQINCP_WP_B,
	ARM64_INS_UQINCP_WP_D,
	ARM64_INS_UQINCP_WP_H,
	ARM64_INS_UQINCP_WP_S,
	ARM64_INS_UQINCP_XP_B,
	ARM64_INS_UQINCP_XP_D,
	ARM64_INS_UQINCP_XP_H,
	ARM64_INS_UQINCP_XP_S,
	ARM64_INS_UQINCP_ZP_D,
	ARM64_INS_UQINCP_ZP_H,
	ARM64_INS_UQINCP_ZP_S,
	ARM64_INS_UQINCW_WPiI,
	ARM64_INS_UQINCW_XPiI,
	ARM64_INS_UQINCW_ZPiI,
	ARM64_INS_UQRSHLv16i8,
	ARM64_INS_UQRSHLv1i16,
	ARM64_INS_UQRSHLv1i32,
	ARM64_INS_UQRSHLv1i64,
	ARM64_INS_UQRSHLv1i8,
	ARM64_INS_UQRSHLv2i32,
	ARM64_INS_UQRSHLv2i64,
	ARM64_INS_UQRSHLv4i16,
	ARM64_INS_UQRSHLv4i32,
	ARM64_INS_UQRSHLv8i16,
	ARM64_INS_UQRSHLv8i8,
	ARM64_INS_UQRSHRNb,
	ARM64_INS_UQRSHRNh,
	ARM64_INS_UQRSHRNs,
	ARM64_INS_UQRSHRNv16i8_shift,
	ARM64_INS_UQRSHRNv2i32_shift,
	ARM64_INS_UQRSHRNv4i16_shift,
	ARM64_INS_UQRSHRNv4i32_shift,
	ARM64_INS_UQRSHRNv8i16_shift,
	ARM64_INS_UQRSHRNv8i8_shift,
	ARM64_INS_UQSHLb,
	ARM64_INS_UQSHLd,
	ARM64_INS_UQSHLh,
	ARM64_INS_UQSHLs,
	ARM64_INS_UQSHLv16i8,
	ARM64_INS_UQSHLv16i8_shift,
	ARM64_INS_UQSHLv1i16,
	ARM64_INS_UQSHLv1i32,
	ARM64_INS_UQSHLv1i64,
	ARM64_INS_UQSHLv1i8,
	ARM64_INS_UQSHLv2i32,
	ARM64_INS_UQSHLv2i32_shift,
	ARM64_INS_UQSHLv2i64,
	ARM64_INS_UQSHLv2i64_shift,
	ARM64_INS_UQSHLv4i16,
	ARM64_INS_UQSHLv4i16_shift,
	ARM64_INS_UQSHLv4i32,
	ARM64_INS_UQSHLv4i32_shift,
	ARM64_INS_UQSHLv8i16,
	ARM64_INS_UQSHLv8i16_shift,
	ARM64_INS_UQSHLv8i8,
	ARM64_INS_UQSHLv8i8_shift,
	ARM64_INS_UQSHRNb,
	ARM64_INS_UQSHRNh,
	ARM64_INS_UQSHRNs,
	ARM64_INS_UQSHRNv16i8_shift,
	ARM64_INS_UQSHRNv2i32_shift,
	ARM64_INS_UQSHRNv4i16_shift,
	ARM64_INS_UQSHRNv4i32_shift,
	ARM64_INS_UQSHRNv8i16_shift,
	ARM64_INS_UQSHRNv8i8_shift,
	ARM64_INS_UQSUB_ZI_B,
	ARM64_INS_UQSUB_ZI_D,
	ARM64_INS_UQSUB_ZI_H,
	ARM64_INS_UQSUB_ZI_S,
	ARM64_INS_UQSUB_ZZZ_B,
	ARM64_INS_UQSUB_ZZZ_D,
	ARM64_INS_UQSUB_ZZZ_H,
	ARM64_INS_UQSUB_ZZZ_S,
	ARM64_INS_UQSUBv16i8,
	ARM64_INS_UQSUBv1i16,
	ARM64_INS_UQSUBv1i32,
	ARM64_INS_UQSUBv1i64,
	ARM64_INS_UQSUBv1i8,
	ARM64_INS_UQSUBv2i32,
	ARM64_INS_UQSUBv2i64,
	ARM64_INS_UQSUBv4i16,
	ARM64_INS_UQSUBv4i32,
	ARM64_INS_UQSUBv8i16,
	ARM64_INS_UQSUBv8i8,
	ARM64_INS_UQXTNv16i8,
	ARM64_INS_UQXTNv1i16,
	ARM64_INS_UQXTNv1i32,
	ARM64_INS_UQXTNv1i8,
	ARM64_INS_UQXTNv2i32,
	ARM64_INS_UQXTNv4i16,
	ARM64_INS_UQXTNv4i32,
	ARM64_INS_UQXTNv8i16,
	ARM64_INS_UQXTNv8i8,
	ARM64_INS_URECPEv2i32,
	ARM64_INS_URECPEv4i32,
	ARM64_INS_URHADDv16i8,
	ARM64_INS_URHADDv2i32,
	ARM64_INS_URHADDv4i16,
	ARM64_INS_URHADDv4i32,
	ARM64_INS_URHADDv8i16,
	ARM64_INS_URHADDv8i8,
	ARM64_INS_URSHLv16i8,
	ARM64_INS_URSHLv1i64,
	ARM64_INS_URSHLv2i32,
	ARM64_INS_URSHLv2i64,
	ARM64_INS_URSHLv4i16,
	ARM64_INS_URSHLv4i32,
	ARM64_INS_URSHLv8i16,
	ARM64_INS_URSHLv8i8,
	ARM64_INS_URSHRd,
	ARM64_INS_URSHRv16i8_shift,
	ARM64_INS_URSHRv2i32_shift,
	ARM64_INS_URSHRv2i64_shift,
	ARM64_INS_URSHRv4i16_shift,
	ARM64_INS_URSHRv4i32_shift,
	ARM64_INS_URSHRv8i16_shift,
	ARM64_INS_URSHRv8i8_shift,
	ARM64_INS_URSQRTEv2i32,
	ARM64_INS_URSQRTEv4i32,
	ARM64_INS_URSRAd,
	ARM64_INS_URSRAv16i8_shift,
	ARM64_INS_URSRAv2i32_shift,
	ARM64_INS_URSRAv2i64_shift,
	ARM64_INS_URSRAv4i16_shift,
	ARM64_INS_URSRAv4i32_shift,
	ARM64_INS_URSRAv8i16_shift,
	ARM64_INS_URSRAv8i8_shift,
	ARM64_INS_USHLLv16i8_shift,
	ARM64_INS_USHLLv2i32_shift,
	ARM64_INS_USHLLv4i16_shift,
	ARM64_INS_USHLLv4i32_shift,
	ARM64_INS_USHLLv8i16_shift,
	ARM64_INS_USHLLv8i8_shift,
	ARM64_INS_USHLv16i8,
	ARM64_INS_USHLv1i64,
	ARM64_INS_USHLv2i32,
	ARM64_INS_USHLv2i64,
	ARM64_INS_USHLv4i16,
	ARM64_INS_USHLv4i32,
	ARM64_INS_USHLv8i16,
	ARM64_INS_USHLv8i8,
	ARM64_INS_USHRd,
	ARM64_INS_USHRv16i8_shift,
	ARM64_INS_USHRv2i32_shift,
	ARM64_INS_USHRv2i64_shift,
	ARM64_INS_USHRv4i16_shift,
	ARM64_INS_USHRv4i32_shift,
	ARM64_INS_USHRv8i16_shift,
	ARM64_INS_USHRv8i8_shift,
	ARM64_INS_USQADDv16i8,
	ARM64_INS_USQADDv1i16,
	ARM64_INS_USQADDv1i32,
	ARM64_INS_USQADDv1i64,
	ARM64_INS_USQADDv1i8,
	ARM64_INS_USQADDv2i32,
	ARM64_INS_USQADDv2i64,
	ARM64_INS_USQADDv4i16,
	ARM64_INS_USQADDv4i32,
	ARM64_INS_USQADDv8i16,
	ARM64_INS_USQADDv8i8,
	ARM64_INS_USRAd,
	ARM64_INS_USRAv16i8_shift,
	ARM64_INS_USRAv2i32_shift,
	ARM64_INS_USRAv2i64_shift,
	ARM64_INS_USRAv4i16_shift,
	ARM64_INS_USRAv4i32_shift,
	ARM64_INS_USRAv8i16_shift,
	ARM64_INS_USRAv8i8_shift,
	ARM64_INS_USUBLv16i8_v8i16,
	ARM64_INS_USUBLv2i32_v2i64,
	ARM64_INS_USUBLv4i16_v4i32,
	ARM64_INS_USUBLv4i32_v2i64,
	ARM64_INS_USUBLv8i16_v4i32,
	ARM64_INS_USUBLv8i8_v8i16,
	ARM64_INS_USUBWv16i8_v8i16,
	ARM64_INS_USUBWv2i32_v2i64,
	ARM64_INS_USUBWv4i16_v4i32,
	ARM64_INS_USUBWv4i32_v2i64,
	ARM64_INS_USUBWv8i16_v4i32,
	ARM64_INS_USUBWv8i8_v8i16,
	ARM64_INS_UUNPKHI_ZZ_D,
	ARM64_INS_UUNPKHI_ZZ_H,
	ARM64_INS_UUNPKHI_ZZ_S,
	ARM64_INS_UUNPKLO_ZZ_D,
	ARM64_INS_UUNPKLO_ZZ_H,
	ARM64_INS_UUNPKLO_ZZ_S,
	ARM64_INS_UXTB_ZPmZ_D,
	ARM64_INS_UXTB_ZPmZ_H,
	ARM64_INS_UXTB_ZPmZ_S,
	ARM64_INS_UXTH_ZPmZ_D,
	ARM64_INS_UXTH_ZPmZ_S,
	ARM64_INS_UXTW_ZPmZ_D,
	ARM64_INS_UZP1_PPP_B,
	ARM64_INS_UZP1_PPP_D,
	ARM64_INS_UZP1_PPP_H,
	ARM64_INS_UZP1_PPP_S,
	ARM64_INS_UZP1_ZZZ_B,
	ARM64_INS_UZP1_ZZZ_D,
	ARM64_INS_UZP1_ZZZ_H,
	ARM64_INS_UZP1_ZZZ_S,
	ARM64_INS_UZP1v16i8,
	ARM64_INS_UZP1v2i32,
	ARM64_INS_UZP1v2i64,
	ARM64_INS_UZP1v4i16,
	ARM64_INS_UZP1v4i32,
	ARM64_INS_UZP1v8i16,
	ARM64_INS_UZP1v8i8,
	ARM64_INS_UZP2_PPP_B,
	ARM64_INS_UZP2_PPP_D,
	ARM64_INS_UZP2_PPP_H,
	ARM64_INS_UZP2_PPP_S,
	ARM64_INS_UZP2_ZZZ_B,
	ARM64_INS_UZP2_ZZZ_D,
	ARM64_INS_UZP2_ZZZ_H,
	ARM64_INS_UZP2_ZZZ_S,
	ARM64_INS_UZP2v16i8,
	ARM64_INS_UZP2v2i32,
	ARM64_INS_UZP2v2i64,
	ARM64_INS_UZP2v4i16,
	ARM64_INS_UZP2v4i32,
	ARM64_INS_UZP2v8i16,
	ARM64_INS_UZP2v8i8,
	ARM64_INS_WHILELE_PWW_B,
	ARM64_INS_WHILELE_PWW_D,
	ARM64_INS_WHILELE_PWW_H,
	ARM64_INS_WHILELE_PWW_S,
	ARM64_INS_WHILELE_PXX_B,
	ARM64_INS_WHILELE_PXX_D,
	ARM64_INS_WHILELE_PXX_H,
	ARM64_INS_WHILELE_PXX_S,
	ARM64_INS_WHILELO_PWW_B,
	ARM64_INS_WHILELO_PWW_D,
	ARM64_INS_WHILELO_PWW_H,
	ARM64_INS_WHILELO_PWW_S,
	ARM64_INS_WHILELO_PXX_B,
	ARM64_INS_WHILELO_PXX_D,
	ARM64_INS_WHILELO_PXX_H,
	ARM64_INS_WHILELO_PXX_S,
	ARM64_INS_WHILELS_PWW_B,
	ARM64_INS_WHILELS_PWW_D,
	ARM64_INS_WHILELS_PWW_H,
	ARM64_INS_WHILELS_PWW_S,
	ARM64_INS_WHILELS_PXX_B,
	ARM64_INS_WHILELS_PXX_D,
	ARM64_INS_WHILELS_PXX_H,
	ARM64_INS_WHILELS_PXX_S,
	ARM64_INS_WHILELT_PWW_B,
	ARM64_INS_WHILELT_PWW_D,
	ARM64_INS_WHILELT_PWW_H,
	ARM64_INS_WHILELT_PWW_S,
	ARM64_INS_WHILELT_PXX_B,
	ARM64_INS_WHILELT_PXX_D,
	ARM64_INS_WHILELT_PXX_H,
	ARM64_INS_WHILELT_PXX_S,
	ARM64_INS_WRFFR,
	ARM64_INS_XAR,
	ARM64_INS_XPACD,
	ARM64_INS_XPACI,
	ARM64_INS_XPACLRI,
	ARM64_INS_XTNv16i8,
	ARM64_INS_XTNv2i32,
	ARM64_INS_XTNv4i16,
	ARM64_INS_XTNv4i32,
	ARM64_INS_XTNv8i16,
	ARM64_INS_XTNv8i8,
	ARM64_INS_ZIP1_PPP_B,
	ARM64_INS_ZIP1_PPP_D,
	ARM64_INS_ZIP1_PPP_H,
	ARM64_INS_ZIP1_PPP_S,
	ARM64_INS_ZIP1_ZZZ_B,
	ARM64_INS_ZIP1_ZZZ_D,
	ARM64_INS_ZIP1_ZZZ_H,
	ARM64_INS_ZIP1_ZZZ_S,
	ARM64_INS_ZIP1v16i8,
	ARM64_INS_ZIP1v2i32,
	ARM64_INS_ZIP1v2i64,
	ARM64_INS_ZIP1v4i16,
	ARM64_INS_ZIP1v4i32,
	ARM64_INS_ZIP1v8i16,
	ARM64_INS_ZIP1v8i8,
	ARM64_INS_ZIP2_PPP_B,
	ARM64_INS_ZIP2_PPP_D,
	ARM64_INS_ZIP2_PPP_H,
	ARM64_INS_ZIP2_PPP_S,
	ARM64_INS_ZIP2_ZZZ_B,
	ARM64_INS_ZIP2_ZZZ_D,
	ARM64_INS_ZIP2_ZZZ_H,
	ARM64_INS_ZIP2_ZZZ_S,
	ARM64_INS_ZIP2v16i8,
	ARM64_INS_ZIP2v2i32,
	ARM64_INS_ZIP2v2i64,
	ARM64_INS_ZIP2v4i16,
	ARM64_INS_ZIP2v4i32,
	ARM64_INS_ZIP2v8i16,
	ARM64_INS_ZIP2v8i8,
	ARM64_INS_anonymous_1349,

	ARM64_INS_ENDING,  // <-- mark the end of the list of insn
} arm64_insn;

/// Group of ARM64 instructions
typedef enum arm64_insn_group {
	ARM64_GRP_INVALID = 0, ///< = CS_GRP_INVALID

	// Generic groups
	// all jump instructions (conditional+direct+indirect jumps)
	ARM64_GRP_JUMP,	///< = CS_GRP_JUMP
	ARM64_GRP_CALL,
	ARM64_GRP_RET,
	ARM64_GRP_INT,
	ARM64_GRP_PRIVILEGE = 6, ///< = CS_GRP_PRIVILEGE
	ARM64_GRP_BRANCH_RELATIVE, ///< = CS_GRP_BRANCH_RELATIVE

	// Architecture-specific groups
	ARM64_GRP_CRYPTO = 128,
	ARM64_GRP_FPARMV8,
	ARM64_GRP_NEON,
	ARM64_GRP_CRC,

	// new
	ARM64_GRP_HASAES,
	ARM64_GRP_HASCRC,
	ARM64_GRP_HASDOTPROD,
	ARM64_GRP_HASFPARMV8,
	ARM64_GRP_HASFULLFP16,
	ARM64_GRP_HASLSE,
	ARM64_GRP_HASNEON,
	ARM64_GRP_HASRCPC,
	ARM64_GRP_HASRDM,
	ARM64_GRP_HASSHA2,
	ARM64_GRP_HASSHA3,
	ARM64_GRP_HASSM4,
	ARM64_GRP_HASSVE,
	ARM64_GRP_HASV8_1A,
	ARM64_GRP_HASV8_3A,
	ARM64_GRP_HASV8_4A,

	ARM64_GRP_ENDING,  // <-- mark the end of the list of groups
} arm64_insn_group;

#ifdef __cplusplus
}
#endif

#endif
