<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
             Lattice Mapping Report File for Design Module 'main'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-2000HC -t TQFP100 -s 4 -oc Commercial
     AtlysAFE_impl.ngd -o AtlysAFE_impl_map.ncd -pr AtlysAFE_impl.prf -mp
     AtlysAFE_impl.mrp -lpf D:/FPGA/AtlysAFE/impl/AtlysAFE_impl_synplify.lpf
     -lpf D:/FPGA/AtlysAFE/AtlysAFE.lpf -c 0 -gui -msgset
     D:/FPGA/AtlysAFE/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-2000HCTQFP100
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.6.0.83.4
Mapped on:  11/09/15  18:04:09


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     51 out of  2352 (2%)
      PFU registers:           51 out of  2112 (2%)
      PIO registers:            0 out of   240 (0%)
   Number of SLICEs:        29 out of  1056 (3%)
      SLICEs as Logic/ROM:     29 out of  1056 (3%)
      SLICEs as RAM:            0 out of   792 (0%)
      SLICEs as Carry:          0 out of  1056 (0%)
   Number of LUT4s:         43 out of  2112 (2%)
      Number used as logic LUTs:         43
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 59 + 4(JTAG) out of 80 (79%)
      Number of PIO sites used for single ended IOs: 53
      Number of PIO sites used for differential IOs: 10 (represented by 5 PIO
     comps in NCD)
   Number of IDDR/ODDR/TDDR cells used: 2 out of 240 (1%)
      Number of IDDR cells:   1
      Number of ODDR cells:   1
      Number of TDDR cells:   0
   Number of PIO using at least one IDDR/ODDR/TDDR: 2 (2 differential)
      Number of PIO using IDDR only:        1 (1 differential)
      Number of PIO using ODDR only:        1 (1 differential)
      Number of PIO using TDDR only:        0 (0 differential)
      Number of PIO using IDDR/ODDR:        0 (0 differential)
      Number of PIO using IDDR/TDDR:        0 (0 differential)
      Number of PIO using ODDR/TDDR:        0 (0 differential)
      Number of PIO using IDDR/ODDR/TDDR:   0 (0 differential)
   Number of block RAMs:  0 out of 8 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)

   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 1 (100%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  2 out of 4 (50%)
   Number of ECLKSYNCA:  2 out of 4 (50%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  10
     Net osc_int: 4 loads, 4 rising, 0 falling (Driver: OSCInst0 )
     Net rx_mux_sclk: 7 loads, 7 rising, 0 falling (Driver:
     rx_mux_inst/Inst4_CLKDIVC )
     Net DAC_SPI_CS_i_0: 1 loads, 1 rising, 0 falling (Driver: DAC_SPI_CLK_RNO )
     
     Net rx_mux_out_i_0[4]: 5 loads, 0 rising, 5 falling (Driver:
     rx_mux_inst/Inst5_IDDRX4B0_RNIMLFH )
     Net N_23_i: 9 loads, 9 rising, 0 falling (Driver:
     rx_mux_inst/Inst5_IDDRX4B0_RNIMLFH_1 )
     Net tx_mux_inst/eclkd: 2 loads, 2 rising, 0 falling (Driver:
     tx_mux_inst/Inst2_ECLKSYNCA )
     Net tx_mux_sclk: 5 loads, 5 rising, 0 falling (Driver:
     tx_mux_inst/Inst3_CLKDIVC )
     Net tx_mux_clkop: 3 loads, 3 rising, 0 falling (Driver:
     pll_mux_inst/PLLInst_0 )
     Net rx_mux_inst/eclko: 2 loads, 2 rising, 0 falling (Driver:
     rx_mux_inst/Inst3_ECLKSYNCA )
     Net MUX_CLK_c: 1 loads, 1 rising, 0 falling (Driver: PIO MUX_CLK )
   Number of Clock Enables:  5
     Net LED_c[0]: 1 loads, 1 LSLICEs
     Net rx_mux_out_i_0[4]: 9 loads, 9 LSLICEs
     Net tx_mux_inst/opensync_cken: 2 loads, 2 LSLICEs
     Net rx_mux_inst/rx_ready: 2 loads, 2 LSLICEs
     Net N_34: 1 loads, 1 LSLICEs
   Number of local set/reset loads for net reset merged into GSR:  24
   Number of LSRs:  6
     Net reset_sync_proc.un2_reset_async: 2 loads, 2 LSLICEs
     Net LED_c_i[2]: 1 loads, 0 LSLICEs
     Net LED_c[2]: 3 loads, 2 LSLICEs
     Net rx_mux_inst/reset: 1 loads, 0 LSLICEs
     Net FPGA_PGOOD_c: 3 loads, 2 LSLICEs
     Net reset_tx: 3 loads, 3 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net GPIO_c[1]: 21 loads
     Net LED_c[0]: 15 loads
     Net GPIO_c[5]: 7 loads
     Net GPIO_c[7]: 7 loads
     Net GPIO_c[8]: 7 loads
     Net GPIO_c[9]: 7 loads
     Net LED_c[2]: 7 loads
     Net GPIO_c[12]: 6 loads
     Net GPIO_c[13]: 6 loads
     Net GPIO_c[11]: 5 loads





   Number of warnings:  4
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: Using local reset signal 'reset' to infer global GSR net.
WARNING - map: IO buffer missing for top level port SIO_RX...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port SIO_RTSn...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port SIO_DTRn...logic will be
     discarded.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| ADC_SPI_SDATA       | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CLK_REFSEL          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CLK_PDN             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CLK_FPGA            | INPUT     | LVDS25    |            |
+---------------------+-----------+-----------+------------+
| MUX_OUT             | OUTPUT    | LVDS25    |            |
+---------------------+-----------+-----------+------------+
| MUX_IN              | INPUT     | LVDS25    |            |
+---------------------+-----------+-----------+------------+
| GPIO[13]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[12]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[11]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[10]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[9]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[8]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[7]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[6]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[5]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[4]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

| GPIO[3]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[2]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[1]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| GPIO[0]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[3]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[2]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[1]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[0]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SIO_DCDn            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SIO_DSRn            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SIO_CTSn            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SIO_TX              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC_SPI_CLK         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC_SPI_SDIO        | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC_SPI_CS          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC_REFCLK          | OUTPUT    | LVDS25    |            |
+---------------------+-----------+-----------+------------+
| DAC_ALARM           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DAC_TXEN            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ADC_SPI_CLK         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ADC_SPI_CS          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ADC_RESET           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ADC_PDNB            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ADC_PDNA            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PDN_IN2             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| PDN_IN1             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| FPGA_PGOOD          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ENAB_DAC_LDO        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ENAB_3V3_LDO        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

| MUX_CLK             | INPUT     | LVDS25    |            |
+---------------------+-----------+-----------+------------+
| CLKOUT_TYPE1        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CLKOUT_TYPE0        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CLKIN_SEL1          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CLKIN_SEL0          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CLK_SPI_MISO        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CLK_SPI_MOSI        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CLK_SPI_CLK         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CLK_SPI_LE          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CLK_SYNC            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block spi_reg_inst/VCC undriven or does not drive anything - clipped.
Signal rx_mux_inst/opensync_cken was merged into signal rx_mux_inst/rx_ready
Signal spi_reg_inst/GN was merged into signal rx_mux_out_i_0[4]
Signal pll_mux_inst/GND undriven or does not drive anything - clipped.
Signal rx_mux_inst/VCC undriven or does not drive anything - clipped.
Signal rx_mux_inst/GND undriven or does not drive anything - clipped.
Signal tx_mux_inst/VCC undriven or does not drive anything - clipped.
Signal tx_mux_inst/GND undriven or does not drive anything - clipped.
Signal pll_mux_inst/CLKINTFB undriven or does not drive anything - clipped.
Signal pll_mux_inst/DPHSRC undriven or does not drive anything - clipped.
Signal pll_mux_inst/PLLACK undriven or does not drive anything - clipped.
Signal pll_mux_inst/PLLDATO0 undriven or does not drive anything - clipped.
Signal pll_mux_inst/PLLDATO1 undriven or does not drive anything - clipped.
Signal pll_mux_inst/PLLDATO2 undriven or does not drive anything - clipped.
Signal pll_mux_inst/PLLDATO3 undriven or does not drive anything - clipped.
Signal pll_mux_inst/PLLDATO4 undriven or does not drive anything - clipped.
Signal pll_mux_inst/PLLDATO5 undriven or does not drive anything - clipped.
Signal pll_mux_inst/PLLDATO6 undriven or does not drive anything - clipped.
Signal pll_mux_inst/PLLDATO7 undriven or does not drive anything - clipped.
Signal pll_mux_inst/REFCLK undriven or does not drive anything - clipped.
Signal pll_mux_inst/INTLOCK undriven or does not drive anything - clipped.
Signal pll_mux_inst/CLKOS3 undriven or does not drive anything - clipped.
Signal pll_mux_inst/CLKOS2 undriven or does not drive anything - clipped.
Signal pll_mux_inst/tx_mux_clkos undriven or does not drive anything - clipped.
Signal rx_mux_inst/cdiv1 undriven or does not drive anything - clipped.
Signal tx_mux_inst/cdiv1 undriven or does not drive anything - clipped.
Signal OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
Block rx_mux_inst/LUT4_1 was optimized away.
Block spi_reg_inst/reg_out_13_.GN was optimized away.
Block pll_mux_inst/GND was optimized away.
Block rx_mux_inst/VCC was optimized away.
Block rx_mux_inst/GND was optimized away.

Block tx_mux_inst/VCC was optimized away.
Block tx_mux_inst/GND was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     



<A name="mrp_pll"></A><B><U><big>PLL/DLL Summary</big></U></B>
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                pll_mux_inst/PLLInst_0
  PLL Type:                                         EHXPLLJ
  Input Clock:                             PIN      MUX_CLK_c
  Output Clock(P):                         NODE     tx_mux_clkop
  Output Clock(S):                                  NONE
  Output Clock(S2):                                 NONE
  Output Clock(S3):                                 NONE
  Feedback Signal:                         NODE     tx_mux_clkop
  Reset Signal:                                     NONE
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                         PIN,NODE LED_c[2]
  PLL Data bus CLK Signal:                          NONE
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE
  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE
  PLL Data bus Acknowledge:                         NONE
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                      160.0000
  Output Clock(P) Frequency (MHz):                  160.0000
  Output Clock(S) Frequency (MHz):                  NA

  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                 NA
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              VCO_PHASE
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              VCO_PHASE
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               VCO_PHASE
  VCO Bypass B Input:                               VCO_PHASE
  VCO Bypass C Input:                               VCO_PHASE
  VCO Bypass D Input:                               VCO_PHASE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     1
  CLKFB Divider:                                    1
  CLKOP Divider:                                    3
  CLKOS Divider:                                    3
  CLKOS2 Divider:                                   12
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             0
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 RISING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                90
  CLKOS Trim Option Rising/Falling:                 RISING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0

CLKDIV Summary
--------------

CLKDIV 1:                                     Pin/Node Value
  CLKDIV Instance Name:                                tx_mux_inst/Inst3_CLKDIVC
       
  CLKDIV Type:                                         CLKDIVC
  GSR:                                              DISABLED
  CLK DIVIDER:                                      4.0
CLKDIV 2:                                     Pin/Node Value
  CLKDIV Instance Name:                                rx_mux_inst/Inst4_CLKDIVC
       
  CLKDIV Type:                                         CLKDIVC
  GSR:                                              DISABLED
  CLK DIVIDER:                                      4.0

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     osc_int
  OSC Nominal Frequency (MHz):                      2.08


ECLKSYNC Summary
----------------

ECLKSYNC 1:                                     Pin/Node Value
  ECLKSYNC Instance Name:
       tx_mux_inst/Inst2_ECLKSYNCA
  ECLKSYNC Type:                                         ECLKSYNCA
  ECLKI Input:                             NODE     tx_mux_clkop
  STOP Input:                              NODE     tx_mux_inst/xstop
  ECLKO Output:                            NODE     tx_mux_inst/eclkd
ECLKSYNC 2:                                     Pin/Node Value
  ECLKSYNC Instance Name:
       rx_mux_inst/Inst3_ECLKSYNCA
  ECLKSYNC Type:                                         ECLKSYNCA
  ECLKI Input:                             NODE     tx_mux_clkop
  STOP Input:                              NODE     rx_mux_inst/xstop
  ECLKO Output:                            NODE     rx_mux_inst/eclko



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: OSCInst0
         Type: OSCH
Instance Name: tx_mux_inst/Inst2_ECLKSYNCA
         Type: ECLKSYNCA
Instance Name: tx_mux_inst/Inst3_CLKDIVC
         Type: CLKDIVC
Instance Name: rx_mux_inst/Inst4_CLKDIVC
         Type: CLKDIVC
Instance Name: rx_mux_inst/Inst3_ECLKSYNCA
         Type: ECLKSYNCA
Instance Name: pll_mux_inst/PLLInst_0
         Type: EHXPLLJ



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The local reset signal 'reset' of the design has been inferred as Global Set
        Reset (GSR). The reset signal used for GSR control is 'reset'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 42 MB
        





Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
