Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date              : Sun Oct 18 22:47:08 2020
| Host              : curlywei-PC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file gtwizard_ultrascale_0_example_top_timing_summary_routed.rpt -pb gtwizard_ultrascale_0_example_top_timing_summary_routed.pb -rpx gtwizard_ultrascale_0_example_top_timing_summary_routed.rpx -warn_on_violation
| Design            : gtwizard_ultrascale_0_example_top
| Device            : xcvu095-ffva2104
| Speed File        : -2  PRODUCTION 1.26 12-04-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.851        0.000                      0                 4688        0.035        0.000                      0                 4672        0.324        0.000                       0                  2502  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)             Period(ns)      Frequency(MHz)
-----                                                                                       ------------             ----------      --------------
clk_mgtrefclk0_x0y3_p                                                                       {0.000 3.200}            6.400           156.250         
  qpll0outclk_out[0]                                                                        {0.000 0.039}            0.078           12890.630       
    rxoutclk_out[3]                                                                         {0.000 1.280}            2.560           390.625         
    txoutclk_out[3]                                                                         {0.000 1.280}            2.560           390.625         
  qpll0outrefclk_out[0]                                                                     {0.000 3.200}            6.400           156.250         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}           33.000          30.303          
hb_gtwiz_reset_clk_freerun_in_p                                                             {0.000 4.000}            8.000           125.000         
  clk_out1_clk_wiz_0                                                                        {0.000 4.000}            8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    rxoutclk_out[3]                                                                               0.851        0.000                      0                  828        0.040        0.000                      0                  828        0.324        0.000                       0                   456  
    txoutclk_out[3]                                                                               1.255        0.000                      0                 1036        0.035        0.000                      0                 1036        0.400        0.000                       0                   416  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.694        0.000                      0                  968        0.035        0.000                      0                  968       15.832        0.000                       0                   491  
hb_gtwiz_reset_clk_freerun_in_p                                                                                                                                                                                                               1.600        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                              3.916        0.000                      0                 1642        0.035        0.000                      0                 1642        3.332        0.000                       0                  1138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        7.316        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               32.313        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                6.089        0.000                      0                   98        0.103        0.000                      0                   98  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.594        0.000                      0                  100        0.119        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[3]
  To Clock:  rxoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (rxoutclk_out[3] rise@2.560ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 1.170ns (68.541%)  route 0.537ns (31.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 3.642 - 2.560 ) 
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.092ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.752ns (routing 0.078ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.801     1.187    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL (Prop_GTYE3_CHANNEL_RXUSRCLK2_RXDATA[60])
                                                      0.965     2.152 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXDATA[60]
                         net (fo=3, routed)           0.502     2.654    example_checking_inst0/prbs_any_chk_inst/gtwiz_userdata_rx_out[24]
    SLICE_X3Y190         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     2.859 r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT[3]_i_1/O
                         net (fo=1, routed)           0.035     2.894    example_checking_inst0/prbs_any_chk_inst/prbs_xor_b09_out
    SLICE_X3Y190         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.752     3.642    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X3Y190         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[3]/C
                         clock pessimism              0.075     3.717    
                         clock uncertainty           -0.035     3.682    
    SLICE_X3Y190         FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.745    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                          3.745    
                         arrival time                          -2.894    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (rxoutclk_out[3] rise@2.560ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 1.095ns (64.564%)  route 0.601ns (35.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.083ns = ( 3.643 - 2.560 ) 
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.092ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.078ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.801     1.187    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL (Prop_GTYE3_CHANNEL_RXUSRCLK2_RXDATA[61])
                                                      0.963     2.150 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXDATA[61]
                         net (fo=3, routed)           0.575     2.725    example_checking_inst0/prbs_any_chk_inst/gtwiz_userdata_rx_out[25]
    SLICE_X3Y189         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.132     2.857 r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT[2]_i_1/O
                         net (fo=1, routed)           0.026     2.883    example_checking_inst0/prbs_any_chk_inst/prbs_xor_b06_out
    SLICE_X3Y189         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.753     3.643    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X3Y189         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[2]/C
                         clock pessimism              0.075     3.718    
                         clock uncertainty           -0.035     3.683    
    SLICE_X3Y189         FDSE (Setup_BFF_SLICEL_C_D)
                                                      0.058     3.741    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                          3.741    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (rxoutclk_out[3] rise@2.560ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 1.137ns (66.569%)  route 0.571ns (33.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.099ns = ( 3.659 - 2.560 ) 
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.092ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.769ns (routing 0.078ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.801     1.187    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL (Prop_GTYE3_CHANNEL_RXUSRCLK2_RXDATA[25])
                                                      0.949     2.136 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXDATA[25]
                         net (fo=2, routed)           0.544     2.680    example_wrapper_inst/gtwiz_userdata_rx_out[25]
    SLICE_X2Y189         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     2.868 r  example_wrapper_inst/prbs_reg[26]_i_1/O
                         net (fo=1, routed)           0.027     2.895    example_checking_inst0/prbs_any_chk_inst/prbs_msb_38
    SLICE_X2Y189         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.769     3.659    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y189         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[26]/C
                         clock pessimism              0.075     3.734    
                         clock uncertainty           -0.035     3.699    
    SLICE_X2Y189         FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.059     3.758    example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          3.758    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[40]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (rxoutclk_out[3] rise@2.560ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 1.162ns (68.313%)  route 0.539ns (31.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 3.653 - 2.560 ) 
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.092ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.078ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.801     1.187    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/rxusrclk2_in[3]
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL (Prop_GTYE3_CHANNEL_RXUSRCLK2_RXDATA[23])
                                                      0.970     2.157 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXDATA[23]
                         net (fo=2, routed)           0.504     2.661    example_checking_inst3/gtwiz_userdata_rx_out[23]
    SLICE_X2Y237         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.192     2.853 r  example_checking_inst3/DATA_OUT[40]_i_1/O
                         net (fo=1, routed)           0.035     2.888    example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[40]_0
    SLICE_X2Y237         FDSE                                         r  example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.763     3.653    example_checking_inst3/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y237         FDSE                                         r  example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[40]/C
                         clock pessimism              0.075     3.728    
                         clock uncertainty           -0.035     3.693    
    SLICE_X2Y237         FDSE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.755    example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[40]
  -------------------------------------------------------------------
                         required time                          3.755    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst2/prbs_any_chk_inst/DATA_OUT_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (rxoutclk_out[3] rise@2.560ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 1.047ns (61.843%)  route 0.646ns (38.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.078ns = ( 3.638 - 2.560 ) 
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.792ns (routing 0.092ns, distribution 0.700ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.078ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.792     1.178    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/rxusrclk2_in[2]
    GTYE3_CHANNEL_X0Y14  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE3_CHANNEL_X0Y14  GTYE3_CHANNEL (Prop_GTYE3_CHANNEL_RXUSRCLK2_RXDATA[17])
                                                      0.952     2.130 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXDATA[17]
                         net (fo=2, routed)           0.611     2.741    example_checking_inst2/gtwiz_userdata_rx_out[17]
    SLICE_X1Y219         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.095     2.836 r  example_checking_inst2/DATA_OUT[46]_i_1/O
                         net (fo=1, routed)           0.035     2.871    example_checking_inst2/prbs_any_chk_inst/DATA_OUT_reg[46]_0
    SLICE_X1Y219         FDSE                                         r  example_checking_inst2/prbs_any_chk_inst/DATA_OUT_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.748     3.638    example_checking_inst2/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X1Y219         FDSE                                         r  example_checking_inst2/prbs_any_chk_inst/DATA_OUT_reg[46]/C
                         clock pessimism              0.075     3.713    
                         clock uncertainty           -0.035     3.678    
    SLICE_X1Y219         FDSE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.741    example_checking_inst2/prbs_any_chk_inst/DATA_OUT_reg[46]
  -------------------------------------------------------------------
                         required time                          3.741    
                         arrival time                          -2.871    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst1/prbs_any_chk_inst/DATA_OUT_reg[42]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (rxoutclk_out[3] rise@2.560ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 1.193ns (70.425%)  route 0.501ns (29.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.080ns = ( 3.640 - 2.560 ) 
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.785ns (routing 0.092ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.750ns (routing 0.078ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.785     1.171    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/rxusrclk2_in[1]
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL (Prop_GTYE3_CHANNEL_RXUSRCLK2_RXDATA[21])
                                                      0.999     2.170 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/RXDATA[21]
                         net (fo=2, routed)           0.466     2.636    example_checking_inst1/gtwiz_userdata_rx_out[21]
    SLICE_X1Y208         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.194     2.830 r  example_checking_inst1/DATA_OUT[42]_i_1/O
                         net (fo=1, routed)           0.035     2.865    example_checking_inst1/prbs_any_chk_inst/DATA_OUT_reg[42]_0
    SLICE_X1Y208         FDSE                                         r  example_checking_inst1/prbs_any_chk_inst/DATA_OUT_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.750     3.640    example_checking_inst1/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X1Y208         FDSE                                         r  example_checking_inst1/prbs_any_chk_inst/DATA_OUT_reg[42]/C
                         clock pessimism              0.075     3.715    
                         clock uncertainty           -0.035     3.680    
    SLICE_X1Y208         FDSE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.743    example_checking_inst1/prbs_any_chk_inst/DATA_OUT_reg[42]
  -------------------------------------------------------------------
                         required time                          3.743    
                         arrival time                          -2.865    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[33]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (rxoutclk_out[3] rise@2.560ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 1.078ns (64.397%)  route 0.596ns (35.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.083ns = ( 3.643 - 2.560 ) 
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.092ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.078ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.801     1.187    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL (Prop_GTYE3_CHANNEL_RXUSRCLK2_RXDATA[61])
                                                      0.963     2.150 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXDATA[61]
                         net (fo=3, routed)           0.569     2.719    example_checking_inst0/gtwiz_userdata_rx_out[61]
    SLICE_X3Y189         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     2.834 r  example_checking_inst0/DATA_OUT[33]_i_1/O
                         net (fo=1, routed)           0.027     2.861    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[33]_0
    SLICE_X3Y189         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.753     3.643    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X3Y189         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[33]/C
                         clock pessimism              0.075     3.718    
                         clock uncertainty           -0.035     3.683    
    SLICE_X3Y189         FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.059     3.742    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[33]
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[41]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (rxoutclk_out[3] rise@2.560ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 1.176ns (70.125%)  route 0.501ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.083ns = ( 3.643 - 2.560 ) 
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.092ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.078ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.801     1.187    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL (Prop_GTYE3_CHANNEL_RXUSRCLK2_RXDATA[22])
                                                      0.972     2.159 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXDATA[22]
                         net (fo=2, routed)           0.466     2.625    example_checking_inst0/gtwiz_userdata_rx_out[22]
    SLICE_X3Y189         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     2.829 r  example_checking_inst0/DATA_OUT[41]_i_1/O
                         net (fo=1, routed)           0.035     2.864    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[41]_0
    SLICE_X3Y189         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.753     3.643    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X3Y189         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[41]/C
                         clock pessimism              0.075     3.718    
                         clock uncertainty           -0.035     3.683    
    SLICE_X3Y189         FDSE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.745    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[41]
  -------------------------------------------------------------------
                         required time                          3.745    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst2/prbs_any_chk_inst/DATA_OUT_reg[63]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (rxoutclk_out[3] rise@2.560ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 1.078ns (63.825%)  route 0.611ns (36.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.088ns = ( 3.648 - 2.560 ) 
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.792ns (routing 0.092ns, distribution 0.700ns)
  Clock Net Delay (Destination): 0.758ns (routing 0.078ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.792     1.178    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/rxusrclk2_in[2]
    GTYE3_CHANNEL_X0Y14  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE3_CHANNEL_X0Y14  GTYE3_CHANNEL (Prop_GTYE3_CHANNEL_RXUSRCLK2_RXDATA[0])
                                                      0.941     2.119 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXDATA[0]
                         net (fo=2, routed)           0.584     2.703    example_checking_inst2/gtwiz_userdata_rx_out[0]
    SLICE_X1Y218         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     2.840 r  example_checking_inst2/DATA_OUT[63]_i_1/O
                         net (fo=1, routed)           0.027     2.867    example_checking_inst2/prbs_any_chk_inst/DATA_OUT_reg[63]_0
    SLICE_X1Y218         FDSE                                         r  example_checking_inst2/prbs_any_chk_inst/DATA_OUT_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.758     3.648    example_checking_inst2/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X1Y218         FDSE                                         r  example_checking_inst2/prbs_any_chk_inst/DATA_OUT_reg[63]/C
                         clock pessimism              0.075     3.723    
                         clock uncertainty           -0.035     3.688    
    SLICE_X1Y218         FDSE (Setup_HFF_SLICEM_C_D)
                                                      0.060     3.748    example_checking_inst2/prbs_any_chk_inst/DATA_OUT_reg[63]
  -------------------------------------------------------------------
                         required time                          3.748    
                         arrival time                          -2.867    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst2/prbs_any_chk_inst/prbs_reg_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (rxoutclk_out[3] rise@2.560ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 1.094ns (65.627%)  route 0.573ns (34.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.071ns = ( 3.631 - 2.560 ) 
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.792ns (routing 0.092ns, distribution 0.700ns)
  Clock Net Delay (Destination): 0.741ns (routing 0.078ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.792     1.178    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/rxusrclk2_in[2]
    GTYE3_CHANNEL_X0Y14  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE3_CHANNEL_X0Y14  GTYE3_CHANNEL (Prop_GTYE3_CHANNEL_RXUSRCLK2_RXDATA[27])
                                                      0.909     2.087 f  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXDATA[27]
                         net (fo=2, routed)           0.544     2.631    example_wrapper_inst/gtwiz_userdata_rx_out[155]
    SLICE_X3Y221         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     2.816 r  example_wrapper_inst/prbs_reg[28]_i_1__1/O
                         net (fo=1, routed)           0.029     2.845    example_checking_inst2/prbs_any_chk_inst/prbs_msb_36
    SLICE_X3Y221         FDSE                                         r  example_checking_inst2/prbs_any_chk_inst/prbs_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.741     3.631    example_checking_inst2/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X3Y221         FDSE                                         r  example_checking_inst2/prbs_any_chk_inst/prbs_reg_reg[28]/C
                         clock pessimism              0.075     3.706    
                         clock uncertainty           -0.035     3.671    
    SLICE_X3Y221         FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.059     3.730    example_checking_inst2/prbs_any_chk_inst/prbs_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                  0.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 example_checking_inst3/prbs_any_chk_inst/prbs_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[3] rise@0.000ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.063ns (42.568%)  route 0.085ns (57.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.639ns
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.387ns (routing 0.052ns, distribution 0.335ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.067ns, distribution 0.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.387     0.506    example_checking_inst3/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X1Y235         FDSE                                         r  example_checking_inst3/prbs_any_chk_inst/prbs_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y235         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.554 r  example_checking_inst3/prbs_any_chk_inst/prbs_reg_reg[1]/Q
                         net (fo=2, routed)           0.073     0.627    example_wrapper_inst/DATA_OUT_reg[30]_2
    SLICE_X1Y237         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     0.642 r  example_wrapper_inst/DATA_OUT[30]_i_1__2/O
                         net (fo=1, routed)           0.012     0.654    example_checking_inst3/prbs_any_chk_inst/prbs_xor_b090_out
    SLICE_X1Y237         FDSE                                         r  example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.478     0.639    example_checking_inst3/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X1Y237         FDSE                                         r  example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[30]/C
                         clock pessimism             -0.081     0.558    
    SLICE_X1Y237         FDSE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.614    example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 example_checking_inst2/prbs_any_chk_inst/prbs_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst2/prbs_any_chk_inst/DATA_OUT_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[3] rise@0.000ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.830%)  route 0.089ns (58.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.616ns
    Source Clock Delay      (SCD):    0.505ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Net Delay (Source):      0.386ns (routing 0.052ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.455ns (routing 0.067ns, distribution 0.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.386     0.505    example_checking_inst2/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y218         FDSE                                         r  example_checking_inst2/prbs_any_chk_inst/prbs_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y218         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.554 r  example_checking_inst2/prbs_any_chk_inst/prbs_reg_reg[2]/Q
                         net (fo=2, routed)           0.074     0.628    example_checking_inst2/prbs_any_chk_inst/prbs_reg_reg[2]_0
    SLICE_X3Y218         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.643 r  example_checking_inst2/prbs_any_chk_inst/DATA_OUT[26]_i_1__1/O
                         net (fo=1, routed)           0.015     0.658    example_checking_inst2/prbs_any_chk_inst/prbs_xor_b078_out
    SLICE_X3Y218         FDSE                                         r  example_checking_inst2/prbs_any_chk_inst/DATA_OUT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.455     0.616    example_checking_inst2/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X3Y218         FDSE                                         r  example_checking_inst2/prbs_any_chk_inst/DATA_OUT_reg[26]/C
                         clock pessimism             -0.059     0.557    
    SLICE_X3Y218         FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.613    example_checking_inst2/prbs_any_chk_inst/DATA_OUT_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 example_checking_inst3/prbs_any_chk_inst/prbs_reg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[3] rise@0.000ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.645ns
    Source Clock Delay      (SCD):    0.512ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.393ns (routing 0.052ns, distribution 0.341ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.067ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.393     0.512    example_checking_inst3/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X0Y236         FDSE                                         r  example_checking_inst3/prbs_any_chk_inst/prbs_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y236         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.561 r  example_checking_inst3/prbs_any_chk_inst/prbs_reg_reg[12]/Q
                         net (fo=2, routed)           0.036     0.597    example_checking_inst3/prbs_any_chk_inst/prbs_reg_reg_n_0_[12]
    SLICE_X0Y236         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     0.642 r  example_checking_inst3/prbs_any_chk_inst/DATA_OUT[19]_i_1__2/O
                         net (fo=1, routed)           0.016     0.658    example_checking_inst3/prbs_any_chk_inst/prbs_xor_b057_out
    SLICE_X0Y236         FDSE                                         r  example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.484     0.645    example_checking_inst3/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X0Y236         FDSE                                         r  example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[19]/C
                         clock pessimism             -0.092     0.553    
    SLICE_X0Y236         FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.609    example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 example_checking_inst0/rxgearboxslip_ctr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst0/rxgearboxslip_ctr_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[3] rise@0.000ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.626ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.384ns (routing 0.052ns, distribution 0.332ns)
  Clock Net Delay (Destination): 0.465ns (routing 0.067ns, distribution 0.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.384     0.503    example_checking_inst0/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y192         FDRE                                         r  example_checking_inst0/rxgearboxslip_ctr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y192         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.552 r  example_checking_inst0/rxgearboxslip_ctr_int_reg[3]/Q
                         net (fo=3, routed)           0.035     0.587    example_checking_inst0/rxgearboxslip_ctr_int_reg[3]
    SLICE_X2Y192         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.602 r  example_checking_inst0/rxgearboxslip_ctr_int[3]_i_1/O
                         net (fo=1, routed)           0.015     0.617    example_checking_inst0/rxgearboxslip_ctr_int[3]_i_1_n_0
    SLICE_X2Y192         FDRE                                         r  example_checking_inst0/rxgearboxslip_ctr_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.465     0.626    example_checking_inst0/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y192         FDRE                                         r  example_checking_inst0/rxgearboxslip_ctr_int_reg[3]/C
                         clock pessimism             -0.118     0.508    
    SLICE_X2Y192         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.564    example_checking_inst0/rxgearboxslip_ctr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 example_checking_inst3/rxgearboxslip_ctr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst3/rxgearboxslip_ctr_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[3] rise@0.000ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.637ns
    Source Clock Delay      (SCD):    0.510ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.391ns (routing 0.052ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.067ns, distribution 0.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.391     0.510    example_checking_inst3/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y234         FDRE                                         r  example_checking_inst3/rxgearboxslip_ctr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y234         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.559 r  example_checking_inst3/rxgearboxslip_ctr_int_reg[3]/Q
                         net (fo=3, routed)           0.035     0.594    example_checking_inst3/rxgearboxslip_ctr_int_reg[3]
    SLICE_X2Y234         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.609 r  example_checking_inst3/rxgearboxslip_ctr_int[3]_i_1__2/O
                         net (fo=1, routed)           0.015     0.624    example_checking_inst3/rxgearboxslip_ctr_int[3]_i_1__2_n_0
    SLICE_X2Y234         FDRE                                         r  example_checking_inst3/rxgearboxslip_ctr_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.476     0.637    example_checking_inst3/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y234         FDRE                                         r  example_checking_inst3/rxgearboxslip_ctr_int_reg[3]/C
                         clock pessimism             -0.122     0.515    
    SLICE_X2Y234         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.571    example_checking_inst3/rxgearboxslip_ctr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 example_checking_inst1/prbs_any_chk_inst/prbs_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst1/prbs_any_chk_inst/DATA_OUT_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[3] rise@0.000ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.373ns (routing 0.052ns, distribution 0.321ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.067ns, distribution 0.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.373     0.492    example_checking_inst1/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y206         FDSE                                         r  example_checking_inst1/prbs_any_chk_inst/prbs_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y206         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.541 r  example_checking_inst1/prbs_any_chk_inst/prbs_reg_reg[7]/Q
                         net (fo=2, routed)           0.036     0.577    example_checking_inst1/prbs_any_chk_inst/prbs_reg_reg_n_0_[7]
    SLICE_X2Y206         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     0.622 r  example_checking_inst1/prbs_any_chk_inst/DATA_OUT[24]_i_1__0/O
                         net (fo=1, routed)           0.016     0.638    example_checking_inst1/prbs_any_chk_inst/prbs_xor_b072_out
    SLICE_X2Y206         FDSE                                         r  example_checking_inst1/prbs_any_chk_inst/DATA_OUT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.458     0.619    example_checking_inst1/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y206         FDSE                                         r  example_checking_inst1/prbs_any_chk_inst/DATA_OUT_reg[24]/C
                         clock pessimism             -0.090     0.529    
    SLICE_X2Y206         FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.585    example_checking_inst1/prbs_any_chk_inst/DATA_OUT_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 example_checking_inst3/prbs_any_chk_inst/prbs_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[3] rise@0.000ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.087ns (51.479%)  route 0.082ns (48.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.645ns
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.387ns (routing 0.052ns, distribution 0.335ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.067ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.387     0.506    example_checking_inst3/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X0Y235         FDSE                                         r  example_checking_inst3/prbs_any_chk_inst/prbs_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y235         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.555 r  example_checking_inst3/prbs_any_chk_inst/prbs_reg_reg[6]/Q
                         net (fo=2, routed)           0.071     0.626    example_checking_inst3/prbs_any_chk_inst/prbs_reg_reg_n_0_[6]
    SLICE_X0Y236         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     0.664 r  example_checking_inst3/prbs_any_chk_inst/DATA_OUT[22]_i_1__2/O
                         net (fo=1, routed)           0.011     0.675    example_checking_inst3/prbs_any_chk_inst/prbs_xor_b066_out
    SLICE_X0Y236         FDSE                                         r  example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.484     0.645    example_checking_inst3/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X0Y236         FDSE                                         r  example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[22]/C
                         clock pessimism             -0.081     0.564    
    SLICE_X0Y236         FDSE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     0.620    example_checking_inst3/prbs_any_chk_inst/DATA_OUT_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[3] rise@0.000ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.079ns (48.171%)  route 0.085ns (51.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    0.512ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Net Delay (Source):      0.393ns (routing 0.052ns, distribution 0.341ns)
  Clock Net Delay (Destination): 0.463ns (routing 0.067ns, distribution 0.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.393     0.512    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y189         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y189         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.561 r  example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[26]/Q
                         net (fo=2, routed)           0.070     0.631    example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg_n_0_[26]
    SLICE_X3Y189         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.030     0.661 r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT[2]_i_1/O
                         net (fo=1, routed)           0.015     0.676    example_checking_inst0/prbs_any_chk_inst/prbs_xor_b06_out
    SLICE_X3Y189         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.463     0.624    example_checking_inst0/prbs_any_chk_inst/gtwiz_userclk_rx_usrclk2_int
    SLICE_X3Y189         FDSE                                         r  example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[2]/C
                         clock pessimism             -0.059     0.565    
    SLICE_X3Y189         FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.621    example_checking_inst0/prbs_any_chk_inst/DATA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 example_checking_inst2/rxgearboxslip_ctr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst2/rxgearboxslip_ctr_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[3] rise@0.000ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.620ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.379ns (routing 0.052ns, distribution 0.327ns)
  Clock Net Delay (Destination): 0.459ns (routing 0.067ns, distribution 0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.379     0.498    example_checking_inst2/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y219         FDRE                                         r  example_checking_inst2/rxgearboxslip_ctr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y219         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.547 r  example_checking_inst2/rxgearboxslip_ctr_int_reg[3]/Q
                         net (fo=3, routed)           0.038     0.585    example_checking_inst2/rxgearboxslip_ctr_int_reg[3]
    SLICE_X2Y219         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.600 r  example_checking_inst2/rxgearboxslip_ctr_int[3]_i_1__1/O
                         net (fo=1, routed)           0.015     0.615    example_checking_inst2/rxgearboxslip_ctr_int[3]_i_1__1_n_0
    SLICE_X2Y219         FDRE                                         r  example_checking_inst2/rxgearboxslip_ctr_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.459     0.620    example_checking_inst2/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y219         FDRE                                         r  example_checking_inst2/rxgearboxslip_ctr_int_reg[3]/C
                         clock pessimism             -0.117     0.503    
    SLICE_X2Y219         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.559    example_checking_inst2/rxgearboxslip_ctr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 example_checking_inst1/rxgearboxslip_ctr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_checking_inst1/rxgearboxslip_ctr_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             rxoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[3] rise@0.000ns - rxoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      0.376ns (routing 0.052ns, distribution 0.324ns)
  Clock Net Delay (Destination): 0.463ns (routing 0.067ns, distribution 0.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.376     0.495    example_checking_inst1/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y208         FDRE                                         r  example_checking_inst1/rxgearboxslip_ctr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.544 r  example_checking_inst1/rxgearboxslip_ctr_int_reg[3]/Q
                         net (fo=3, routed)           0.038     0.582    example_checking_inst1/rxgearboxslip_ctr_int_reg[3]
    SLICE_X2Y208         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.597 r  example_checking_inst1/rxgearboxslip_ctr_int[3]_i_1__0/O
                         net (fo=1, routed)           0.015     0.612    example_checking_inst1/rxgearboxslip_ctr_int[3]_i_1__0_n_0
    SLICE_X2Y208         FDRE                                         r  example_checking_inst1/rxgearboxslip_ctr_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=455, routed)         0.463     0.624    example_checking_inst1/gtwiz_userclk_rx_usrclk2_int
    SLICE_X2Y208         FDRE                                         r  example_checking_inst1/rxgearboxslip_ctr_int_reg[3]/C
                         clock pessimism             -0.124     0.500    
    SLICE_X2Y208         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.556    example_checking_inst1/rxgearboxslip_ctr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[3]
Waveform(ns):       { 0.000 1.280 }
Period(ns):         2.560
Sources:            { example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE3_CHANNEL/RXUSRCLK   n/a                      1.954         2.560       0.606      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE3_CHANNEL/RXUSRCLK2  n/a                      1.954         2.560       0.606      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTYE3_CHANNEL/RXUSRCLK   n/a                      1.954         2.560       0.606      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE3_CHANNEL/RXUSRCLK2  n/a                      1.954         2.560       0.606      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTYE3_CHANNEL/RXUSRCLK   n/a                      1.954         2.560       0.606      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE3_CHANNEL/RXUSRCLK2  n/a                      1.954         2.560       0.606      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTYE3_CHANNEL/RXUSRCLK   n/a                      1.954         2.560       0.606      GTYE3_CHANNEL_X0Y13  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE3_CHANNEL/RXUSRCLK2  n/a                      1.954         2.560       0.606      GTYE3_CHANNEL_X0Y13  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.379         2.560       1.181      BUFG_GT_X0Y73        example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     FDSE/C                   n/a                      0.550         2.560       2.010      SLICE_X1Y190         example_checking_inst0/prbs_any_chk_inst/prbs_reg_reg[24]/C
Low Pulse Width   Slow    GTYE3_CHANNEL/RXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE3_CHANNEL/RXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTYE3_CHANNEL/RXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE3_CHANNEL/RXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTYE3_CHANNEL/RXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE3_CHANNEL/RXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTYE3_CHANNEL/RXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE3_CHANNEL/RXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTYE3_CHANNEL/RXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y13  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE3_CHANNEL/RXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y13  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE3_CHANNEL/RXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE3_CHANNEL/RXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE3_CHANNEL/RXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE3_CHANNEL/RXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE3_CHANNEL/RXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTYE3_CHANNEL/RXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE3_CHANNEL/RXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE3_CHANNEL/RXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE3_CHANNEL/RXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTYE3_CHANNEL/RXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTYE3_CHANNEL/RXUSRCLK   GTYE3_CHANNEL/RXUSRCLK2  0.367         0.043       0.324      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTYE3_CHANNEL/RXUSRCLK   GTYE3_CHANNEL/RXUSRCLK2  0.367         0.043       0.324      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTYE3_CHANNEL/RXUSRCLK   GTYE3_CHANNEL/RXUSRCLK2  0.367         0.043       0.324      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTYE3_CHANNEL/RXUSRCLK   GTYE3_CHANNEL/RXUSRCLK2  0.367         0.043       0.324      GTYE3_CHANNEL_X0Y13  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE3_CHANNEL/RXUSRCLK   GTYE3_CHANNEL/RXUSRCLK2  0.411         0.025       0.386      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE3_CHANNEL/RXUSRCLK   GTYE3_CHANNEL/RXUSRCLK2  0.411         0.025       0.386      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE3_CHANNEL/RXUSRCLK   GTYE3_CHANNEL/RXUSRCLK2  0.411         0.025       0.386      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE3_CHANNEL/RXUSRCLK   GTYE3_CHANNEL/RXUSRCLK2  0.411         0.025       0.386      GTYE3_CHANNEL_X0Y13  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE3_CHANNEL/RXUSRCLK2  GTYE3_CHANNEL/RXUSRCLK   0.630         0.025       0.605      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTYE3_CHANNEL/RXUSRCLK2  GTYE3_CHANNEL/RXUSRCLK   0.630         0.025       0.605      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        1.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXDATA[33]
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (txoutclk_out[3] rise@2.560ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.117ns (12.290%)  route 0.835ns (87.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 3.548 - 2.560 ) 
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.880ns (routing 0.092ns, distribution 0.788ns)
  Clock Net Delay (Destination): 0.658ns (routing 0.078ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.880     1.266    example_stimulus_inst1/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X2Y203         FDSE                                         r  example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y203         FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.383 r  example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[30]/Q
                         net (fo=1, routed)           0.835     2.218    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[97]
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXDATA[33]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.658     3.548    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.075     3.623    
                         clock uncertainty           -0.035     3.588    
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL (Setup_GTYE3_CHANNEL_TXUSRCLK2_TXDATA[33])
                                                     -0.115     3.473    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          3.473    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[45]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXDATA[18]
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (txoutclk_out[3] rise@2.560ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.113ns (12.626%)  route 0.782ns (87.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.998ns = ( 3.558 - 2.560 ) 
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.092ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.668ns (routing 0.078ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.906     1.292    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X2Y184         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y184         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.405 r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[45]/Q
                         net (fo=1, routed)           0.782     2.187    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[18]
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.668     3.558    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.075     3.633    
                         clock uncertainty           -0.035     3.598    
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL (Setup_GTYE3_CHANNEL_TXUSRCLK2_TXDATA[18])
                                                     -0.126     3.472    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          3.472    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 example_stimulus_inst3/prbs_any_gen_inst/DATA_OUT_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXDATA[49]
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (txoutclk_out[3] rise@2.560ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.114ns (12.737%)  route 0.781ns (87.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 3.561 - 2.560 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.092ns, distribution 0.801ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.078ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.893     1.279    example_stimulus_inst3/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X2Y233         FDSE                                         r  example_stimulus_inst3/prbs_any_gen_inst/DATA_OUT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y233         FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     1.393 r  example_stimulus_inst3/prbs_any_gen_inst/DATA_OUT_reg[14]/Q
                         net (fo=1, routed)           0.781     2.174    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[241]
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXDATA[49]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.671     3.561    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.075     3.636    
                         clock uncertainty           -0.035     3.601    
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL (Setup_GTYE3_CHANNEL_TXUSRCLK2_TXDATA[49])
                                                     -0.137     3.464    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -2.174    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXDATA[37]
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (txoutclk_out[3] rise@2.560ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.114ns (12.752%)  route 0.780ns (87.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.998ns = ( 3.558 - 2.560 ) 
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.092ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.668ns (routing 0.078ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.906     1.292    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X2Y184         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y184         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.406 r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[26]/Q
                         net (fo=1, routed)           0.780     2.186    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[37]
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXDATA[37]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.668     3.558    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.075     3.633    
                         clock uncertainty           -0.035     3.598    
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL (Setup_GTYE3_CHANNEL_TXUSRCLK2_TXDATA[37])
                                                     -0.112     3.486    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          3.486    
                         arrival time                          -2.186    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[54]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXDATA[9]
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (txoutclk_out[3] rise@2.560ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.117ns (13.043%)  route 0.780ns (86.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.998ns = ( 3.558 - 2.560 ) 
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.092ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.668ns (routing 0.078ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.906     1.292    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X2Y184         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y184         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     1.409 r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[54]/Q
                         net (fo=1, routed)           0.780     2.189    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[9]
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.668     3.558    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.075     3.633    
                         clock uncertainty           -0.035     3.598    
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL (Setup_GTYE3_CHANNEL_TXUSRCLK2_TXDATA[9])
                                                     -0.106     3.492    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          3.492    
                         arrival time                          -2.189    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 example_stimulus_inst3/prbs_any_gen_inst/DATA_OUT_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXDATA[46]
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (txoutclk_out[3] rise@2.560ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.117ns (13.191%)  route 0.770ns (86.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 3.561 - 2.560 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.092ns, distribution 0.801ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.078ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.893     1.279    example_stimulus_inst3/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X2Y233         FDSE                                         r  example_stimulus_inst3/prbs_any_gen_inst/DATA_OUT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y233         FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.396 r  example_stimulus_inst3/prbs_any_gen_inst/DATA_OUT_reg[17]/Q
                         net (fo=1, routed)           0.770     2.166    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[238]
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXDATA[46]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.671     3.561    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.075     3.636    
                         clock uncertainty           -0.035     3.601    
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL (Setup_GTYE3_CHANNEL_TXUSRCLK2_TXDATA[46])
                                                     -0.127     3.474    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 example_stimulus_inst3/prbs_any_gen_inst/DATA_OUT_reg[56]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXDATA[7]
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (txoutclk_out[3] rise@2.560ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.115ns (12.778%)  route 0.785ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 3.561 - 2.560 ) 
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.092ns, distribution 0.813ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.078ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.905     1.291    example_stimulus_inst3/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X2Y232         FDSE                                         r  example_stimulus_inst3/prbs_any_gen_inst/DATA_OUT_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y232         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.406 r  example_stimulus_inst3/prbs_any_gen_inst/DATA_OUT_reg[56]/Q
                         net (fo=1, routed)           0.785     2.191    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[199]
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.671     3.561    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.075     3.636    
                         clock uncertainty           -0.035     3.601    
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL (Setup_GTYE3_CHANNEL_TXUSRCLK2_TXDATA[7])
                                                     -0.096     3.505    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          3.505    
                         arrival time                          -2.191    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXDATA[55]
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (txoutclk_out[3] rise@2.560ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.117ns (13.250%)  route 0.766ns (86.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 3.548 - 2.560 ) 
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.878ns (routing 0.092ns, distribution 0.786ns)
  Clock Net Delay (Destination): 0.658ns (routing 0.078ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.878     1.264    example_stimulus_inst1/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y203         FDSE                                         r  example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     1.381 r  example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[8]/Q
                         net (fo=1, routed)           0.766     2.147    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[119]
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXDATA[55]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.658     3.548    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.075     3.623    
                         clock uncertainty           -0.035     3.588    
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL (Setup_GTYE3_CHANNEL_TXUSRCLK2_TXDATA[55])
                                                     -0.127     3.461    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          3.461    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXDATA[44]
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (txoutclk_out[3] rise@2.560ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.117ns (12.928%)  route 0.788ns (87.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 3.548 - 2.560 ) 
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.880ns (routing 0.092ns, distribution 0.788ns)
  Clock Net Delay (Destination): 0.658ns (routing 0.078ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.880     1.266    example_stimulus_inst1/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X2Y203         FDSE                                         r  example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y203         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     1.383 r  example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[19]/Q
                         net (fo=1, routed)           0.788     2.171    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[108]
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXDATA[44]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.658     3.548    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.075     3.623    
                         clock uncertainty           -0.035     3.588    
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL (Setup_GTYE3_CHANNEL_TXUSRCLK2_TXDATA[44])
                                                     -0.102     3.486    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          3.486    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 example_stimulus_inst3/prbs_any_gen_inst/DATA_OUT_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXDATA[55]
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.560ns  (txoutclk_out[3] rise@2.560ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.117ns (13.311%)  route 0.762ns (86.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 3.561 - 2.560 ) 
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.893ns (routing 0.092ns, distribution 0.801ns)
  Clock Net Delay (Destination): 0.671ns (routing 0.078ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.071     0.071    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.386 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.893     1.279    example_stimulus_inst3/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X2Y233         FDSE                                         r  example_stimulus_inst3/prbs_any_gen_inst/DATA_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y233         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     1.396 r  example_stimulus_inst3/prbs_any_gen_inst/DATA_OUT_reg[8]/Q
                         net (fo=1, routed)           0.762     2.158    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[247]
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXDATA[55]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      2.560     2.560 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     2.560 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.047     2.607    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.890 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.671     3.561    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.075     3.636    
                         clock uncertainty           -0.035     3.601    
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL (Setup_GTYE3_CHANNEL_TXUSRCLK2_TXDATA[55])
                                                     -0.127     3.474    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                  1.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXDATA[62]
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.049ns (19.141%)  route 0.207ns (80.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.380ns (routing 0.052ns, distribution 0.328ns)
  Clock Net Delay (Destination): 0.397ns (routing 0.067ns, distribution 0.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.380     0.499    example_stimulus_inst1/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y202         FDSE                                         r  example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.548 r  example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[1]/Q
                         net (fo=1, routed)           0.207     0.755    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[126]
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXDATA[62]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.397     0.558    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.090     0.468    
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL (Hold_GTYE3_CHANNEL_TXUSRCLK2_TXDATA[62])
                                                      0.252     0.720    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXDATA[59]
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.048ns (19.512%)  route 0.198ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.378ns (routing 0.052ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.397ns (routing 0.067ns, distribution 0.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.378     0.497    example_stimulus_inst1/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y202         FDSE                                         r  example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.545 r  example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[4]/Q
                         net (fo=1, routed)           0.198     0.743    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[123]
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXDATA[59]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.397     0.558    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.090     0.468    
    GTYE3_CHANNEL_X0Y13  GTYE3_CHANNEL (Hold_GTYE3_CHANNEL_TXUSRCLK2_TXDATA[59])
                                                      0.239     0.707    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 example_stimulus_inst2/prbs_any_gen_inst/DATA_OUT_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/TXDATA[57]
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.049ns (16.333%)  route 0.251ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Net Delay (Source):      0.380ns (routing 0.052ns, distribution 0.328ns)
  Clock Net Delay (Destination): 0.398ns (routing 0.067ns, distribution 0.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.380     0.499    example_stimulus_inst2/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X2Y215         FDSE                                         r  example_stimulus_inst2/prbs_any_gen_inst/DATA_OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y215         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.548 r  example_stimulus_inst2/prbs_any_gen_inst/DATA_OUT_reg[6]/Q
                         net (fo=1, routed)           0.251     0.799    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[185]
    GTYE3_CHANNEL_X0Y14  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/TXDATA[57]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.398     0.559    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTYE3_CHANNEL_X0Y14  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.059     0.500    
    GTYE3_CHANNEL_X0Y14  GTYE3_CHANNEL (Hold_GTYE3_CHANNEL_TXUSRCLK2_TXDATA[57])
                                                      0.256     0.756    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[44]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.388ns (routing 0.052ns, distribution 0.336ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.067ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.388     0.507    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X2Y184         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y184         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.556 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[18]/Q
                         net (fo=6, routed)           0.036     0.592    example_stimulus_inst0/prbs_any_gen_inst/p_0_in210_in[3]
    SLICE_X2Y184         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.045     0.637 r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT[44]_i_1/O
                         net (fo=1, routed)           0.016     0.653    example_stimulus_inst0/prbs_any_gen_inst/prbs_xor_b0133_out
    SLICE_X2Y184         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.479     0.640    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X2Y184         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[44]/C
                         clock pessimism             -0.090     0.550    
    SLICE_X2Y184         FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.606    example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.606    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 example_stimulus_inst3/prbs_any_gen_inst/DATA_OUT_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXDATA[59]
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.049ns (19.066%)  route 0.208ns (80.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.572ns
    Source Clock Delay      (SCD):    0.510ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.391ns (routing 0.052ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.411ns (routing 0.067ns, distribution 0.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.391     0.510    example_stimulus_inst3/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y232         FDSE                                         r  example_stimulus_inst3/prbs_any_gen_inst/DATA_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y232         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.559 r  example_stimulus_inst3/prbs_any_gen_inst/DATA_OUT_reg[4]/Q
                         net (fo=1, routed)           0.208     0.767    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[251]
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXDATA[59]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.411     0.572    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.093     0.479    
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL (Hold_GTYE3_CHANNEL_TXUSRCLK2_TXDATA[59])
                                                      0.239     0.718    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXDATA[56]
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.049ns (18.702%)  route 0.213ns (81.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.382ns (routing 0.052ns, distribution 0.330ns)
  Clock Net Delay (Destination): 0.408ns (routing 0.067ns, distribution 0.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.382     0.501    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y186         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y186         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.550 r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[7]/Q
                         net (fo=1, routed)           0.213     0.763    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[56]
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXDATA[56]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.408     0.569    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.081     0.488    
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL (Hold_GTYE3_CHANNEL_TXUSRCLK2_TXDATA[56])
                                                      0.226     0.714    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[50]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.093ns (49.733%)  route 0.094ns (50.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Net Delay (Source):      0.380ns (routing 0.052ns, distribution 0.328ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.067ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.380     0.499    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y184         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.547 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[12]/Q
                         net (fo=6, routed)           0.082     0.629    example_stimulus_inst0/prbs_any_gen_inst/p_0_in226_in[1]
    SLICE_X2Y184         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.045     0.674 r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT[50]_i_1/O
                         net (fo=1, routed)           0.012     0.686    example_stimulus_inst0/prbs_any_gen_inst/prbs_xor_b0151_out
    SLICE_X2Y184         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.479     0.640    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X2Y184         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[50]/C
                         clock pessimism             -0.059     0.581    
    SLICE_X2Y184         FDSE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.637    example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXDATA[57]
                            (rising edge-triggered cell GTYE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.049ns (17.818%)  route 0.226ns (82.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.509ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.390ns (routing 0.052ns, distribution 0.338ns)
  Clock Net Delay (Destination): 0.408ns (routing 0.067ns, distribution 0.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.390     0.509    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y185         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.558 r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[6]/Q
                         net (fo=1, routed)           0.226     0.784    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[57]
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXDATA[57]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.408     0.569    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL                                r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.091     0.478    
    GTYE3_CHANNEL_X0Y12  GTYE3_CHANNEL (Hold_GTYE3_CHANNEL_TXUSRCLK2_TXDATA[57])
                                                      0.256     0.734    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 example_stimulus_inst1/prbs_any_gen_inst/prbs_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.080ns (45.455%)  route 0.096ns (54.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Net Delay (Source):      0.371ns (routing 0.052ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.067ns, distribution 0.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.371     0.490    example_stimulus_inst1/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X0Y203         FDSE                                         r  example_stimulus_inst1/prbs_any_gen_inst/prbs_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y203         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.539 r  example_stimulus_inst1/prbs_any_gen_inst/prbs_reg_reg[9]/Q
                         net (fo=6, routed)           0.081     0.620    example_stimulus_inst1/prbs_any_gen_inst/p_0_in234_in[0]
    SLICE_X1Y203         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.031     0.651 r  example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT[22]_i_1/O
                         net (fo=1, routed)           0.015     0.666    example_stimulus_inst1/prbs_any_gen_inst/prbs_xor_b067_out
    SLICE_X1Y203         FDSE                                         r  example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.458     0.619    example_stimulus_inst1/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y203         FDSE                                         r  example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[22]/C
                         clock pessimism             -0.059     0.560    
    SLICE_X1Y203         FDSE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.616    example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Destination:            example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[51]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[3]  {rise@0.000ns fall@1.280ns period=2.560ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.093ns (63.699%)  route 0.053ns (36.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.639ns
    Source Clock Delay      (SCD):    0.509ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.390ns (routing 0.052ns, distribution 0.338ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.067ns, distribution 0.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.019     0.019    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.119 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.390     0.509    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y184         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y184         FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.557 r  example_stimulus_inst0/prbs_any_gen_inst/prbs_reg_reg[11]/Q
                         net (fo=6, routed)           0.037     0.594    example_stimulus_inst0/prbs_any_gen_inst/p_0_in226_in[2]
    SLICE_X1Y184         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.045     0.639 r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT[51]_i_1/O
                         net (fo=1, routed)           0.016     0.655    example_stimulus_inst0/prbs_any_gen_inst/prbs_xor_b0154_out
    SLICE_X1Y184         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTYE3_CHANNEL_X0Y15  GTYE3_CHANNEL                0.000     0.000 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.031     0.031    example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y72        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.161 r  example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=415, routed)         0.478     0.639    example_stimulus_inst0/prbs_any_gen_inst/gtwiz_userclk_tx_usrclk2_in
    SLICE_X1Y184         FDSE                                         r  example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[51]/C
                         clock pessimism             -0.090     0.549    
    SLICE_X1Y184         FDSE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.605    example_stimulus_inst0/prbs_any_gen_inst/DATA_OUT_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]
Waveform(ns):       { 0.000 1.280 }
Period(ns):         2.560
Sources:            { example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE3_CHANNEL/TXUSRCLK   n/a                      1.954         2.560       0.606      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE3_CHANNEL/TXUSRCLK2  n/a                      1.954         2.560       0.606      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTYE3_CHANNEL/TXUSRCLK   n/a                      1.954         2.560       0.606      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE3_CHANNEL/TXUSRCLK2  n/a                      1.954         2.560       0.606      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTYE3_CHANNEL/TXUSRCLK   n/a                      1.954         2.560       0.606      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE3_CHANNEL/TXUSRCLK2  n/a                      1.954         2.560       0.606      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTYE3_CHANNEL/TXUSRCLK   n/a                      1.954         2.560       0.606      GTYE3_CHANNEL_X0Y13  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE3_CHANNEL/TXUSRCLK2  n/a                      1.954         2.560       0.606      GTYE3_CHANNEL_X0Y13  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.379         2.560       1.181      BUFG_GT_X0Y72        example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     FDSE/C                   n/a                      0.550         2.560       2.010      SLICE_X1Y203         example_stimulus_inst1/prbs_any_gen_inst/DATA_OUT_reg[0]/C
Low Pulse Width   Slow    GTYE3_CHANNEL/TXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE3_CHANNEL/TXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTYE3_CHANNEL/TXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y13  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE3_CHANNEL/TXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y13  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTYE3_CHANNEL/TXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE3_CHANNEL/TXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTYE3_CHANNEL/TXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE3_CHANNEL/TXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTYE3_CHANNEL/TXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE3_CHANNEL/TXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE3_CHANNEL/TXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE3_CHANNEL/TXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE3_CHANNEL/TXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE3_CHANNEL/TXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTYE3_CHANNEL/TXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE3_CHANNEL/TXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTYE3_CHANNEL/TXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE3_CHANNEL/TXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTYE3_CHANNEL/TXUSRCLK   n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE3_CHANNEL/TXUSRCLK2  n/a                      0.880         1.280       0.400      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTYE3_CHANNEL/TXUSRCLK   GTYE3_CHANNEL/TXUSRCLK2  0.517         0.043       0.474      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTYE3_CHANNEL/TXUSRCLK   GTYE3_CHANNEL/TXUSRCLK2  0.517         0.043       0.474      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTYE3_CHANNEL/TXUSRCLK   GTYE3_CHANNEL/TXUSRCLK2  0.517         0.043       0.474      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTYE3_CHANNEL/TXUSRCLK   GTYE3_CHANNEL/TXUSRCLK2  0.517         0.043       0.474      GTYE3_CHANNEL_X0Y13  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE3_CHANNEL/TXUSRCLK   GTYE3_CHANNEL/TXUSRCLK2  0.518         0.025       0.493      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE3_CHANNEL/TXUSRCLK   GTYE3_CHANNEL/TXUSRCLK2  0.518         0.025       0.493      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE3_CHANNEL/TXUSRCLK   GTYE3_CHANNEL/TXUSRCLK2  0.518         0.025       0.493      GTYE3_CHANNEL_X0Y15  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[3].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE3_CHANNEL/TXUSRCLK   GTYE3_CHANNEL/TXUSRCLK2  0.518         0.025       0.493      GTYE3_CHANNEL_X0Y13  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[1].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTYE3_CHANNEL/TXUSRCLK2  GTYE3_CHANNEL/TXUSRCLK   0.675         0.043       0.632      GTYE3_CHANNEL_X0Y14  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[2].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTYE3_CHANNEL/TXUSRCLK2  GTYE3_CHANNEL/TXUSRCLK   0.675         0.043       0.632      GTYE3_CHANNEL_X0Y12  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.473ns (12.200%)  route 3.404ns (87.800%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 37.933 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.706ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     7.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     7.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.687     8.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X15Y192        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     9.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.364     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X15Y193        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070     9.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.446     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X15Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.951    37.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X15Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.837    38.770    
                         clock uncertainty           -0.035    38.735    
    SLICE_X15Y195        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084    38.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 28.694    

Slack (MET) :             28.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.473ns (12.200%)  route 3.404ns (87.800%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 37.933 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.706ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     7.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     7.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.687     8.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X15Y192        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     9.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.364     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X15Y193        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070     9.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.446     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X15Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.951    37.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X15Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.837    38.770    
                         clock uncertainty           -0.035    38.735    
    SLICE_X15Y195        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084    38.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 28.694    

Slack (MET) :             28.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.473ns (12.200%)  route 3.404ns (87.800%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 37.933 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.706ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     7.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     7.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.687     8.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X15Y192        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     9.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.364     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X15Y193        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070     9.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.446     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X15Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.951    37.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X15Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.837    38.770    
                         clock uncertainty           -0.035    38.735    
    SLICE_X15Y195        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084    38.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 28.694    

Slack (MET) :             28.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.473ns (12.200%)  route 3.404ns (87.800%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 37.933 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.706ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     7.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     7.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.687     8.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X15Y192        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     9.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.364     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X15Y193        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070     9.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.446     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X15Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.951    37.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X15Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.837    38.770    
                         clock uncertainty           -0.035    38.735    
    SLICE_X15Y195        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082    38.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 28.696    

Slack (MET) :             28.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.473ns (12.200%)  route 3.404ns (87.800%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 37.933 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.706ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     7.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     7.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.687     8.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X15Y192        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     9.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.364     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X15Y193        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070     9.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.446     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X15Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.951    37.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X15Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.837    38.770    
                         clock uncertainty           -0.035    38.735    
    SLICE_X15Y195        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082    38.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 28.696    

Slack (MET) :             28.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.473ns (12.200%)  route 3.404ns (87.800%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 37.933 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.706ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     7.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     7.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.687     8.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X15Y192        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     9.077 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.364     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X15Y193        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.070     9.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.446     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X15Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.951    37.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X15Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.837    38.770    
                         clock uncertainty           -0.035    38.735    
    SLICE_X15Y195        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.082    38.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 28.696    

Slack (MET) :             29.042ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.421ns (11.930%)  route 3.108ns (88.070%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 37.932 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.706ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     7.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     7.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.687     8.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X15Y192        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     9.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.514     9.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X15Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.950    37.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X15Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.837    38.769    
                         clock uncertainty           -0.035    38.734    
    SLICE_X15Y193        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083    38.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 29.042    

Slack (MET) :             29.042ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.421ns (11.930%)  route 3.108ns (88.070%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 37.932 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.706ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     7.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     7.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.687     8.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X15Y192        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     9.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.514     9.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X15Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.950    37.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X15Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.837    38.769    
                         clock uncertainty           -0.035    38.734    
    SLICE_X15Y193        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083    38.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 29.042    

Slack (MET) :             29.042ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.421ns (11.930%)  route 3.108ns (88.070%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 37.932 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.706ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     7.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     7.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.687     8.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X15Y192        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     9.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.514     9.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X15Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.950    37.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X15Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.837    38.769    
                         clock uncertainty           -0.035    38.734    
    SLICE_X15Y193        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083    38.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 29.042    

Slack (MET) :             29.042ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.421ns (11.930%)  route 3.108ns (88.070%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 37.932 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.706ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.447     7.235    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.040     7.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.687     8.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X15Y192        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     9.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.514     9.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X15Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.950    37.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X15Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.837    38.769    
                         clock uncertainty           -0.035    38.734    
    SLICE_X15Y193        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083    38.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 29.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.094ns (52.514%)  route 0.085ns (47.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.717ns
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Net Delay (Source):      1.062ns (routing 0.372ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.412ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.062     2.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/Q
                         net (fo=1, routed)           0.073     3.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[7]
    SLICE_X57Y196        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.045     3.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[6]_i_1/O
                         net (fo=1, routed)           0.012     3.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[6]_i_1_n_0
    SLICE_X57Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.254     3.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/C
                         clock pessimism             -0.713     3.004    
    SLICE_X57Y196        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.048ns (35.556%)  route 0.087ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Net Delay (Source):      1.011ns (routing 0.372ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.412ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.011     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X9Y187         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y187         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.087     3.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X9Y186         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.173     3.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X9Y186         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism             -0.737     2.899    
    SLICE_X9Y186         RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.065     2.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.612ns
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Net Delay (Source):      0.968ns (routing 0.372ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.412ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.968     2.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X16Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y192        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.870 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/Q
                         net (fo=4, routed)           0.143     3.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg_0[0]
    SLICE_X14Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.149     3.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X14Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
                         clock pessimism             -0.697     2.915    
    SLICE_X14Y192        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.064ns (42.384%)  route 0.087ns (57.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Net Delay (Source):      1.074ns (routing 0.372ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.412ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.074     2.928    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/Q
                         net (fo=4, routed)           0.071     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]
    SLICE_X58Y191        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     3.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.016     3.079    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.262     3.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism             -0.745     2.980    
    SLICE_X58Y191        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.036    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.064ns (42.105%)  route 0.088ns (57.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Net Delay (Source):      1.073ns (routing 0.372ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.412ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.073     2.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y193        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/Q
                         net (fo=4, routed)           0.072     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]
    SLICE_X58Y192        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     3.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]_i_1/O
                         net (fo=1, routed)           0.016     3.079    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]_i_1_n_0
    SLICE_X58Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.262     3.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C
                         clock pessimism             -0.745     2.980    
    SLICE_X58Y192        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.036    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.063ns (34.054%)  route 0.122ns (65.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.622ns
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Net Delay (Source):      0.986ns (routing 0.372ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.412ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.986     2.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X12Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y195        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3]/Q
                         net (fo=1, routed)           0.106     2.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[3]
    SLICE_X11Y193        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     3.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1/O
                         net (fo=1, routed)           0.016     3.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1_n_0
    SLICE_X11Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.159     3.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X11Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
                         clock pessimism             -0.697     2.925    
    SLICE_X11Y193        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Net Delay (Source):      1.010ns (routing 0.372ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.412ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.010     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X10Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y182        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.034     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[12]
    SLICE_X10Y182        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.045     2.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[11]_i_1/O
                         net (fo=1, routed)           0.016     3.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_4
    SLICE_X10Y182        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.193     3.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X10Y182        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism             -0.750     2.906    
    SLICE_X10Y182        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.063ns (35.196%)  route 0.116ns (64.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.719ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Net Delay (Source):      1.075ns (routing 0.372ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.412ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.075     2.929    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y196        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/Q
                         net (fo=1, routed)           0.102     3.079    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[16]
    SLICE_X58Y196        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.015     3.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[15]_i_1/O
                         net (fo=1, routed)           0.014     3.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[15]_i_1_n_0
    SLICE_X58Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.256     3.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y196        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/C
                         clock pessimism             -0.713     3.006    
    SLICE_X58Y196        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     3.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.079ns (40.933%)  route 0.114ns (59.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Net Delay (Source):      0.998ns (routing 0.372ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.412ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.998     2.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X11Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y183        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/Q
                         net (fo=1, routed)           0.102     3.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/Q[6]
    SLICE_X10Y183        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.030     3.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[5]_i_1/O
                         net (fo=1, routed)           0.012     3.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_10
    SLICE_X10Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.176     3.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X10Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C
                         clock pessimism             -0.697     2.942    
    SLICE_X10Y183        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.048ns (32.877%)  route 0.098ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.737ns
  Clock Net Delay (Source):      1.011ns (routing 0.372ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.412ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.011     2.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X9Y187         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y187         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.098     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X9Y186         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.173     3.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X9Y186         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.737     2.899    
    SLICE_X9Y186         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.065     2.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X0Y74  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X9Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hb_gtwiz_reset_clk_freerun_in_p
  To Clock:  hb_gtwiz_reset_clk_freerun_in_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hb_gtwiz_reset_clk_freerun_in_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { hb_gtwiz_reset_clk_freerun_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.916ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_0_inst/inst/clkout1_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.118ns (13.594%)  route 0.750ns (86.406%))
  Logic Levels:           0  
  Clock Path Skew:        -3.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.929ns = ( 9.929 - 8.000 ) 
    Source Clock Delay      (SCD):    4.743ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.908ns (routing 1.047ns, distribution 1.861ns)
  Clock Net Delay (Destination): 0.372ns (routing 0.076ns, distribution 0.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf_en/O
    X1Y2 (CLOCK_ROOT)    net (fo=8, routed)           2.908     4.743    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X86Y165        FDCE                                         r  clk_wiz_0_inst/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y165        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     4.861 r  clk_wiz_0_inst/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.750     5.611    clk_wiz_0_inst/inst/seq_reg1[7]
    BUFGCE_X1Y68         BUFGCE                                       r  clk_wiz_0_inst/inst/clkout1_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
    X3Y2 (CLOCK_ROOT)    net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE                                       r  clk_wiz_0_inst/inst/clkout1_buf/I
                         clock pessimism             -0.232     9.697    
                         clock uncertainty           -0.069     9.627    
    BUFGCE_X1Y68         BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.101     9.526    clk_wiz_0_inst/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 sm_link_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            link_down_latched_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.230ns (7.398%)  route 2.879ns (92.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 12.260 - 8.000 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.509ns (routing 1.033ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.256ns (routing 0.952ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.509     4.344    hb_gtwiz_reset_clk_freerun_buf_int
    SLICE_X6Y204         FDRE                                         r  sm_link_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y204         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.458 f  sm_link_reg/Q
                         net (fo=13, routed)          2.463     6.921    link_status_out_OBUF
    SLICE_X56Y165        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     7.037 r  link_down_latched_out_i_1/O
                         net (fo=1, routed)           0.416     7.453    p_1_in
    SLICE_X56Y165        FDRE                                         r  link_down_latched_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.256    12.260    hb_gtwiz_reset_clk_freerun_buf_int
    SLICE_X56Y165        FDRE                                         r  link_down_latched_out_reg/C
                         clock pessimism             -0.088    12.172    
                         clock uncertainty           -0.069    12.102    
    SLICE_X56Y165        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    12.055    link_down_latched_out_reg
  -------------------------------------------------------------------
                         required time                         12.055    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.889ns (32.269%)  route 1.866ns (67.731%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 12.244 - 8.000 ) 
    Source Clock Delay      (SCD):    4.353ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.518ns (routing 1.033ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.952ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.518     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X11Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=5, routed)           0.878     5.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_drdy
    SLICE_X14Y190        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     5.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_9/O
                         net (fo=1, routed)           0.239     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_9_n_0
    SLICE_X13Y190        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     5.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.209     6.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X13Y190        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     6.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.231     6.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X13Y193        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     6.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8/O
                         net (fo=1, routed)           0.283     6.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8_n_0
    SLICE_X13Y188        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     7.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.026     7.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_15
    SLICE_X13Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.240    12.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X13Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.031    12.212    
                         clock uncertainty           -0.069    12.143    
    SLICE_X13Y188        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    12.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.587ns (22.243%)  route 2.052ns (77.757%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 12.271 - 8.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.505ns (routing 1.033ns, distribution 1.472ns)
  Clock Net Delay (Destination): 2.267ns (routing 0.952ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.505     4.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X14Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y187        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/Q
                         net (fo=3, routed)           0.368     4.823    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/sl_iport_i[20]
    SLICE_X13Y186        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     4.995 r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
                         net (fo=3, routed)           0.202     5.197    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
    SLICE_X13Y187        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     5.268 f  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
                         net (fo=3, routed)           0.143     5.411    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/s_den_o
    SLICE_X13Y185        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     5.451 f  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Read_int_i_5/O
                         net (fo=7, routed)           0.835     6.286    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]_2
    SLICE_X7Y181         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     6.475 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1/O
                         net (fo=4, routed)           0.504     6.979    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0
    SLICE_X7Y181         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.267    12.271    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/out
    SLICE_X7Y181         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg[2]/C
                         clock pessimism             -0.032    12.239    
                         clock uncertainty           -0.069    12.170    
    SLICE_X7Y181         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083    12.087    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.587ns (22.243%)  route 2.052ns (77.757%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 12.271 - 8.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.505ns (routing 1.033ns, distribution 1.472ns)
  Clock Net Delay (Destination): 2.267ns (routing 0.952ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.505     4.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X14Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y187        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/Q
                         net (fo=3, routed)           0.368     4.823    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/sl_iport_i[20]
    SLICE_X13Y186        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     4.995 r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
                         net (fo=3, routed)           0.202     5.197    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
    SLICE_X13Y187        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     5.268 f  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
                         net (fo=3, routed)           0.143     5.411    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/s_den_o
    SLICE_X13Y185        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     5.451 f  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Read_int_i_5/O
                         net (fo=7, routed)           0.835     6.286    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]_2
    SLICE_X7Y181         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     6.475 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1/O
                         net (fo=4, routed)           0.504     6.979    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0
    SLICE_X7Y181         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.267    12.271    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/out
    SLICE_X7Y181         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg[3]/C
                         clock pessimism             -0.032    12.239    
                         clock uncertainty           -0.069    12.170    
    SLICE_X7Y181         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083    12.087    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.945ns (34.781%)  route 1.772ns (65.219%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 12.244 - 8.000 ) 
    Source Clock Delay      (SCD):    4.353ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.518ns (routing 1.033ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.952ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.518     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X11Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=5, routed)           0.878     5.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_drdy
    SLICE_X14Y190        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     5.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_9/O
                         net (fo=1, routed)           0.239     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_9_n_0
    SLICE_X13Y190        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     5.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.209     6.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X13Y190        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     6.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.160     6.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X13Y191        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     6.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1/O
                         net (fo=1, routed)           0.264     6.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1_n_0
    SLICE_X13Y188        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.132     7.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.022     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X13Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.240    12.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X13Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.031    12.212    
                         clock uncertainty           -0.069    12.143    
    SLICE_X13Y188        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059    12.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.587ns (22.787%)  route 1.989ns (77.213%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 12.265 - 8.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.505ns (routing 1.033ns, distribution 1.472ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.952ns, distribution 1.309ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.505     4.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X14Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y187        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/Q
                         net (fo=3, routed)           0.368     4.823    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/sl_iport_i[20]
    SLICE_X13Y186        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     4.995 r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
                         net (fo=3, routed)           0.202     5.197    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
    SLICE_X13Y187        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     5.268 f  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
                         net (fo=3, routed)           0.143     5.411    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/s_den_o
    SLICE_X13Y185        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     5.451 f  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Read_int_i_5/O
                         net (fo=7, routed)           0.835     6.286    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]_2
    SLICE_X7Y181         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     6.475 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1/O
                         net (fo=4, routed)           0.441     6.916    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0
    SLICE_X7Y182         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.261    12.265    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/out
    SLICE_X7Y182         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]/C
                         clock pessimism             -0.032    12.233    
                         clock uncertainty           -0.069    12.164    
    SLICE_X7Y182         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083    12.081    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.081    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.587ns (22.787%)  route 1.989ns (77.213%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 12.265 - 8.000 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.505ns (routing 1.033ns, distribution 1.472ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.952ns, distribution 1.309ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.505     4.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X14Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y187        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]/Q
                         net (fo=3, routed)           0.368     4.823    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/sl_iport_i[20]
    SLICE_X13Y186        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     4.995 r  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
                         net (fo=3, routed)           0.202     5.197    gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
    SLICE_X13Y187        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     5.268 f  gtwizard_ultrascale_0_vio_0_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
                         net (fo=3, routed)           0.143     5.411    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/s_den_o
    SLICE_X13Y185        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     5.451 f  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Read_int_i_5/O
                         net (fo=7, routed)           0.835     6.286    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]_2
    SLICE_X7Y181         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     6.475 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1/O
                         net (fo=4, routed)           0.441     6.916    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0
    SLICE_X7Y182         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.261    12.265    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/out
    SLICE_X7Y182         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg[1]/C
                         clock pessimism             -0.032    12.233    
                         clock uncertainty           -0.069    12.164    
    SLICE_X7Y182         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083    12.081    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.081    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.757ns (29.780%)  route 1.785ns (70.220%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 12.244 - 8.000 ) 
    Source Clock Delay      (SCD):    4.353ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.518ns (routing 1.033ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.952ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.518     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X11Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=5, routed)           0.878     5.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_drdy
    SLICE_X14Y190        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     5.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_9/O
                         net (fo=1, routed)           0.239     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_9_n_0
    SLICE_X13Y190        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     5.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.209     6.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X13Y190        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     6.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.186     6.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X13Y188        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.149     6.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.273     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X13Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.240    12.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X13Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.031    12.212    
                         clock uncertainty           -0.069    12.143    
    SLICE_X13Y188        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    12.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.757ns (29.827%)  route 1.781ns (70.173%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 12.246 - 8.000 ) 
    Source Clock Delay      (SCD):    4.353ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.518ns (routing 1.033ns, distribution 1.485ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.952ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.518     4.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X11Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=5, routed)           0.878     5.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_drdy
    SLICE_X14Y190        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     5.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_9/O
                         net (fo=1, routed)           0.239     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_9_n_0
    SLICE_X13Y190        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     5.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.209     6.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X13Y190        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     6.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=25, routed)          0.186     6.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X13Y188        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.149     6.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.269     6.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X13Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.242    12.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X13Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.032    12.214    
                         clock uncertainty           -0.069    12.145    
    SLICE_X13Y188        FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.048    12.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  5.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 bit_synchronizer_vio_gtpowergood_3_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      1.143ns (routing 0.505ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.559ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.143     2.311    bit_synchronizer_vio_gtpowergood_3_inst/clk_in
    SLICE_X2Y177         FDRE                                         r  bit_synchronizer_vio_gtpowergood_3_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.360 r  bit_synchronizer_vio_gtpowergood_3_inst/i_in_out_reg/Q
                         net (fo=1, routed)           0.136     2.496    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/D[10]
    SLICE_X5Y177         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.343     2.408    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/clk
    SLICE_X5Y177         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[10]/C
                         clock pessimism             -0.003     2.405    
    SLICE_X5Y177         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     2.461    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.402%)  route 0.095ns (54.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.158ns (routing 0.505ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.559ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.158     2.326    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X6Y197         FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y197         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.374 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/Q
                         net (fo=6, routed)           0.079     2.453    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]
    SLICE_X7Y197         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     2.484 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.016     2.500    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[5]
    SLICE_X7Y197         FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.349     2.414    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X7Y197         FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.005     2.408    
    SLICE_X7Y197         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.464    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 example_init_inst/bit_synchronizer_rx_data_good_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_init_inst/FSM_sequential_sm_init_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.102ns (65.385%)  route 0.054ns (34.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.163ns (routing 0.505ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.559ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.163     2.331    example_init_inst/bit_synchronizer_rx_data_good_inst/clk_in
    SLICE_X8Y190         FDRE                                         r  example_init_inst/bit_synchronizer_rx_data_good_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y190         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.380 r  example_init_inst/bit_synchronizer_rx_data_good_inst/i_in_out_reg/Q
                         net (fo=6, routed)           0.038     2.418    example_init_inst/rx_data_good_sync
    SLICE_X8Y189         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.053     2.471 r  example_init_inst/FSM_sequential_sm_init[0]_i_1/O
                         net (fo=1, routed)           0.016     2.487    example_init_inst/sm_init__0[0]
    SLICE_X8Y189         FDRE                                         r  example_init_inst/FSM_sequential_sm_init_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.369     2.434    example_init_inst/clk_freerun_in
    SLICE_X8Y189         FDRE                                         r  example_init_inst/FSM_sequential_sm_init_reg[0]/C
                         clock pessimism             -0.042     2.392    
    SLICE_X8Y189         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.448    example_init_inst/FSM_sequential_sm_init_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bit_synchronizer_vio_rxprgdivresetdone_3_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (31.013%)  route 0.109ns (68.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      1.165ns (routing 0.505ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.559ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.165     2.333    bit_synchronizer_vio_rxprgdivresetdone_3_inst/clk_in
    SLICE_X4Y183         FDRE                                         r  bit_synchronizer_vio_rxprgdivresetdone_3_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y183         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.382 r  bit_synchronizer_vio_rxprgdivresetdone_3_inst/i_in_out_reg/Q
                         net (fo=1, routed)           0.109     2.491    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/D[18]
    SLICE_X4Y181         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.371     2.436    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/clk
    SLICE_X4Y181         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[18]/C
                         clock pessimism             -0.043     2.393    
    SLICE_X4Y181         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.449    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/probe_in_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 example_init_inst/bit_synchronizer_rx_data_good_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_init_inst/FSM_sequential_sm_init_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.112ns (69.565%)  route 0.049ns (30.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.163ns (routing 0.505ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.559ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.163     2.331    example_init_inst/bit_synchronizer_rx_data_good_inst/clk_in
    SLICE_X8Y190         FDRE                                         r  example_init_inst/bit_synchronizer_rx_data_good_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y190         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.380 r  example_init_inst/bit_synchronizer_rx_data_good_inst/i_in_out_reg/Q
                         net (fo=6, routed)           0.038     2.418    example_init_inst/rx_data_good_sync
    SLICE_X8Y189         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.063     2.481 r  example_init_inst/FSM_sequential_sm_init[1]_i_2/O
                         net (fo=1, routed)           0.011     2.492    example_init_inst/sm_init__0[1]
    SLICE_X8Y189         FDRE                                         r  example_init_inst/FSM_sequential_sm_init_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.369     2.434    example_init_inst/clk_freerun_in
    SLICE_X8Y189         FDRE                                         r  example_init_inst/FSM_sequential_sm_init_reg[1]/C
                         clock pessimism             -0.042     2.392    
    SLICE_X8Y189         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.448    example_init_inst/FSM_sequential_sm_init_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/bus_data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/clear_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.049ns (26.630%)  route 0.135ns (73.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.171ns (routing 0.505ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.559ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.171     2.339    gtwizard_ultrascale_0_vio_0_inst/inst/bus_clk
    SLICE_X9Y180         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/bus_data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.388 r  gtwizard_ultrascale_0_vio_0_inst/inst/bus_data_int_reg[1]/Q
                         net (fo=2, routed)           0.135     2.523    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Q[1]
    SLICE_X7Y180         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/clear_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.364     2.429    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/out
    SLICE_X7Y180         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/clear_int_reg/C
                         clock pessimism             -0.005     2.424    
    SLICE_X7Y180         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.479    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/clear_int_reg
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/data_int_sync2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/dn_activity_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.101ns (66.887%)  route 0.050ns (33.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      1.149ns (routing 0.505ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.559ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.149     2.317    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X5Y176         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/data_int_sync2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y176         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.365 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/data_int_sync2_reg[20]/Q
                         net (fo=3, routed)           0.038     2.403    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/data_int_sync2[20]
    SLICE_X5Y177         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.053     2.456 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/dn_activity[20]_i_1/O
                         net (fo=1, routed)           0.012     2.468    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/p_66_out[20]
    SLICE_X5Y177         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/dn_activity_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.343     2.408    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X5Y177         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/dn_activity_reg[20]/C
                         clock pessimism             -0.041     2.367    
    SLICE_X5Y177         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.423    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/dn_activity_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/Bus_Data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Bus_data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.063ns (33.158%)  route 0.127ns (66.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      1.152ns (routing 0.505ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.559ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.152     2.320    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X6Y178         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/Bus_Data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y178         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.368 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/Bus_Data_out_reg[8]/Q
                         net (fo=1, routed)           0.111     2.479    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Bus_data_out_reg[15]_1[8]
    SLICE_X8Y179         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     2.494 r  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Bus_data_out[8]_i_1/O
                         net (fo=1, routed)           0.016     2.510    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Bus_data_out[8]_i_1_n_0
    SLICE_X8Y179         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Bus_data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.347     2.412    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/out
    SLICE_X8Y179         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Bus_data_out_reg[8]/C
                         clock pessimism             -0.003     2.409    
    SLICE_X8Y179         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.465    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Bus_data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/Bus_Data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Bus_data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.094ns (50.000%)  route 0.094ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      1.151ns (routing 0.505ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.559ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.151     2.319    gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/out
    SLICE_X6Y177         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/Bus_Data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.368 r  gtwizard_ultrascale_0_vio_0_inst/inst/PROBE_IN_INST/Bus_Data_out_reg[11]/Q
                         net (fo=1, routed)           0.078     2.446    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Bus_data_out_reg[15]_1[11]
    SLICE_X8Y177         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.045     2.491 r  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Bus_data_out[11]_i_1/O
                         net (fo=1, routed)           0.016     2.507    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Bus_data_out[11]_i_1_n_0
    SLICE_X8Y177         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Bus_data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.344     2.409    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/out
    SLICE_X8Y177         FDRE                                         r  gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Bus_data_out_reg[11]/C
                         clock pessimism             -0.003     2.406    
    SLICE_X8Y177         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.462    gtwizard_ultrascale_0_vio_0_inst/inst/DECODER_INST/Bus_data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      1.166ns (routing 0.505ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.559ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.166     2.334    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X8Y195         FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y195         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.383 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_out_reg/Q
                         net (fo=3, routed)           0.036     2.419    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/gtwiz_reset_rx_pll_and_datapath_dly
    SLICE_X8Y195         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.045     2.464 r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[0]_i_1/O
                         net (fo=1, routed)           0.016     2.480    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx__0[0]
    SLICE_X8Y195         FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.366     2.431    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X8Y195         FDRE                                         r  example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism             -0.053     2.378    
    SLICE_X8Y195         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.434    example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         8.000       6.621      BUFGCE_X1Y68  clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     BUFGCE/I    n/a            1.379         8.000       6.621      BUFGCE_X1Y62  clk_wiz_0_inst/inst/clkout1_buf_en/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         8.000       6.664      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         8.000       6.664      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         8.000       6.664      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         8.000       6.664      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         8.000       6.664      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         8.000       6.664      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         8.000       6.664      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         8.000       6.664      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X9Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.316ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.744ns  (logic 0.114ns (15.323%)  route 0.630ns (84.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y184                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X8Y184         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.630     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X8Y184         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y184         FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     8.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.713ns  (logic 0.114ns (15.989%)  route 0.599ns (84.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y184                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X7Y184         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.599     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X7Y184         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y184         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.359ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.704ns  (logic 0.114ns (16.193%)  route 0.590ns (83.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y191                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X10Y191        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.590     0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X10Y191        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y191        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  7.359    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.702ns  (logic 0.114ns (16.239%)  route 0.588ns (83.761%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y188                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X10Y188        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.588     0.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X10Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y188        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     8.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.367ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.696ns  (logic 0.114ns (16.379%)  route 0.582ns (83.621%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y184                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X10Y184        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.582     0.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X10Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y184        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -0.696    
  -------------------------------------------------------------------
                         slack                                  7.367    

Slack (MET) :             7.367ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.695ns  (logic 0.117ns (16.835%)  route 0.578ns (83.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y184                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X10Y184        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.578     0.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X10Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y184        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     8.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  7.367    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.689ns  (logic 0.117ns (16.981%)  route 0.572ns (83.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X10Y189        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.572     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X10Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y189        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     8.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.595ns  (logic 0.114ns (19.160%)  route 0.481ns (80.840%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y188                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X10Y188        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.481     0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X10Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y188        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     8.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  7.467    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.313ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.747ns  (logic 0.114ns (15.261%)  route 0.633ns (84.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y188                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X10Y188        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.633     0.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X10Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y188        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 32.313    

Slack (MET) :             32.321ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.742ns  (logic 0.117ns (15.768%)  route 0.625ns (84.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y184                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X8Y184         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.625     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X8Y184         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y184         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                 32.321    

Slack (MET) :             32.333ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.727ns  (logic 0.114ns (15.681%)  route 0.613ns (84.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X10Y189        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.613     0.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X10Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y189        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                 32.333    

Slack (MET) :             32.371ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.691ns  (logic 0.118ns (17.077%)  route 0.573ns (82.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y184                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X7Y184         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.573     0.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X7Y185         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y185         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                 32.371    

Slack (MET) :             32.396ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.665ns  (logic 0.114ns (17.143%)  route 0.551ns (82.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y188                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X10Y188        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.551     0.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X10Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y188        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                 32.396    

Slack (MET) :             32.469ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.591ns  (logic 0.115ns (19.459%)  route 0.476ns (80.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y184                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X7Y184         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.476     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X7Y185         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y185         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                 32.469    

Slack (MET) :             32.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.573ns  (logic 0.113ns (19.721%)  route 0.460ns (80.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y184                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X7Y184         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.460     0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X7Y185         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y185         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                 32.490    

Slack (MET) :             32.553ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.507ns  (logic 0.117ns (23.077%)  route 0.390ns (76.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X10Y189        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.390     0.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X10Y191        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y191        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                 32.553    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_0_inst/inst/seq_reg1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.114ns (6.555%)  route 1.625ns (93.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 12.614 - 8.000 ) 
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.568ns (routing 1.033ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.610ns (routing 0.962ns, distribution 1.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.568     4.403    bit_synchronizer_link_down_latched_reset_inst/clk_in
    SLICE_X57Y182        FDRE                                         r  bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.517 f  bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/Q
                         net (fo=11, routed)          1.625     6.142    clk_wiz_0_inst/inst/reset
    SLICE_X86Y165        FDCE                                         f  clk_wiz_0_inst/inst/seq_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf_en/O
    X1Y2 (CLOCK_ROOT)    net (fo=8, routed)           2.610    12.614    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X86Y165        FDCE                                         r  clk_wiz_0_inst/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.232    12.382    
                         clock uncertainty           -0.069    12.312    
    SLICE_X86Y165        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    12.230    clk_wiz_0_inst/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_0_inst/inst/seq_reg1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.114ns (6.555%)  route 1.625ns (93.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 12.614 - 8.000 ) 
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.568ns (routing 1.033ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.610ns (routing 0.962ns, distribution 1.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.568     4.403    bit_synchronizer_link_down_latched_reset_inst/clk_in
    SLICE_X57Y182        FDRE                                         r  bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.517 f  bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/Q
                         net (fo=11, routed)          1.625     6.142    clk_wiz_0_inst/inst/reset
    SLICE_X86Y165        FDCE                                         f  clk_wiz_0_inst/inst/seq_reg1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf_en/O
    X1Y2 (CLOCK_ROOT)    net (fo=8, routed)           2.610    12.614    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X86Y165        FDCE                                         r  clk_wiz_0_inst/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.232    12.382    
                         clock uncertainty           -0.069    12.312    
    SLICE_X86Y165        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082    12.230    clk_wiz_0_inst/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_0_inst/inst/seq_reg1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.114ns (6.555%)  route 1.625ns (93.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 12.614 - 8.000 ) 
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.568ns (routing 1.033ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.610ns (routing 0.962ns, distribution 1.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.568     4.403    bit_synchronizer_link_down_latched_reset_inst/clk_in
    SLICE_X57Y182        FDRE                                         r  bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.517 f  bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/Q
                         net (fo=11, routed)          1.625     6.142    clk_wiz_0_inst/inst/reset
    SLICE_X86Y165        FDCE                                         f  clk_wiz_0_inst/inst/seq_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf_en/O
    X1Y2 (CLOCK_ROOT)    net (fo=8, routed)           2.610    12.614    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X86Y165        FDCE                                         r  clk_wiz_0_inst/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.232    12.382    
                         clock uncertainty           -0.069    12.312    
    SLICE_X86Y165        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    12.230    clk_wiz_0_inst/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_0_inst/inst/seq_reg1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.114ns (6.555%)  route 1.625ns (93.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 12.614 - 8.000 ) 
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.568ns (routing 1.033ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.610ns (routing 0.962ns, distribution 1.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.568     4.403    bit_synchronizer_link_down_latched_reset_inst/clk_in
    SLICE_X57Y182        FDRE                                         r  bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.517 f  bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/Q
                         net (fo=11, routed)          1.625     6.142    clk_wiz_0_inst/inst/reset
    SLICE_X86Y165        FDCE                                         f  clk_wiz_0_inst/inst/seq_reg1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf_en/O
    X1Y2 (CLOCK_ROOT)    net (fo=8, routed)           2.610    12.614    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X86Y165        FDCE                                         r  clk_wiz_0_inst/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.232    12.382    
                         clock uncertainty           -0.069    12.312    
    SLICE_X86Y165        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    12.230    clk_wiz_0_inst/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_0_inst/inst/seq_reg1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.114ns (6.593%)  route 1.615ns (93.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.568ns (routing 1.033ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.608ns (routing 0.962ns, distribution 1.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.568     4.403    bit_synchronizer_link_down_latched_reset_inst/clk_in
    SLICE_X57Y182        FDRE                                         r  bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.517 f  bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/Q
                         net (fo=11, routed)          1.615     6.132    clk_wiz_0_inst/inst/reset
    SLICE_X86Y165        FDCE                                         f  clk_wiz_0_inst/inst/seq_reg1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf_en/O
    X1Y2 (CLOCK_ROOT)    net (fo=8, routed)           2.608    12.612    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X86Y165        FDCE                                         r  clk_wiz_0_inst/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.232    12.380    
                         clock uncertainty           -0.069    12.310    
    SLICE_X86Y165        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    12.228    clk_wiz_0_inst/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_0_inst/inst/seq_reg1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.114ns (6.593%)  route 1.615ns (93.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.568ns (routing 1.033ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.608ns (routing 0.962ns, distribution 1.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.568     4.403    bit_synchronizer_link_down_latched_reset_inst/clk_in
    SLICE_X57Y182        FDRE                                         r  bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.517 f  bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/Q
                         net (fo=11, routed)          1.615     6.132    clk_wiz_0_inst/inst/reset
    SLICE_X86Y165        FDCE                                         f  clk_wiz_0_inst/inst/seq_reg1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf_en/O
    X1Y2 (CLOCK_ROOT)    net (fo=8, routed)           2.608    12.612    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X86Y165        FDCE                                         r  clk_wiz_0_inst/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.232    12.380    
                         clock uncertainty           -0.069    12.310    
    SLICE_X86Y165        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    12.228    clk_wiz_0_inst/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_wiz_0_inst/inst/seq_reg1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.114ns (6.593%)  route 1.615ns (93.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 12.612 - 8.000 ) 
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.568ns (routing 1.033ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.608ns (routing 0.962ns, distribution 1.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.568     4.403    bit_synchronizer_link_down_latched_reset_inst/clk_in
    SLICE_X57Y182        FDRE                                         r  bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.517 f  bit_synchronizer_link_down_latched_reset_inst/i_in_out_reg/Q
                         net (fo=11, routed)          1.615     6.132    clk_wiz_0_inst/inst/reset
    SLICE_X86Y165        FDCE                                         f  clk_wiz_0_inst/inst/seq_reg1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf_en/O
    X1Y2 (CLOCK_ROOT)    net (fo=8, routed)           2.608    12.612    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X86Y165        FDCE                                         r  clk_wiz_0_inst/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.232    12.380    
                         clock uncertainty           -0.069    12.310    
    SLICE_X86Y165        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    12.228    clk_wiz_0_inst/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.117ns (10.550%)  route 0.992ns (89.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 12.237 - 8.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.033ns, distribution 1.471ns)
  Clock Net Delay (Destination): 2.233ns (routing 0.952ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.504     4.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X13Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y190        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.992     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y193        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.233    12.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y193        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.031    12.205    
                         clock uncertainty           -0.069    12.136    
    SLICE_X14Y193        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    12.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.117ns (10.550%)  route 0.992ns (89.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 12.237 - 8.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.033ns, distribution 1.471ns)
  Clock Net Delay (Destination): 2.233ns (routing 0.952ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.504     4.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X13Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y190        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.992     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y193        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.233    12.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y193        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.031    12.205    
                         clock uncertainty           -0.069    12.136    
    SLICE_X14Y193        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.117ns (10.646%)  route 0.982ns (89.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.235ns = ( 12.235 - 8.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.033ns, distribution 1.471ns)
  Clock Net Delay (Destination): 2.231ns (routing 0.952ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.591     0.591 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.681    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.681 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.546    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.315 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.437     1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.835 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.504     4.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X13Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y190        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.456 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.982     5.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y193        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     8.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.393     8.393 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.444    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.444 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.222    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.557 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.372     9.929    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.004 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        2.231    12.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y193        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.031    12.203    
                         clock uncertainty           -0.069    12.134    
    SLICE_X14Y193        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    12.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.052    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  6.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.048ns (24.365%)  route 0.149ns (75.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Net Delay (Source):      1.148ns (routing 0.505ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.559ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.148     2.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X13Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y190        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.364 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.149     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.345     2.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.006     2.404    
    SLICE_X14Y190        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.048ns (24.365%)  route 0.149ns (75.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Net Delay (Source):      1.148ns (routing 0.505ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.559ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.148     2.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X13Y190        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y190        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.364 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.149     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.345     2.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.006     2.404    
    SLICE_X14Y190        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      1.153ns (routing 0.505ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.559ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.153     2.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y190        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.133     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X14Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.347     2.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X14Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.052     2.360    
    SLICE_X14Y190        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     2.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.154ns (routing 0.505ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.559ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.154     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y190        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.206     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X10Y190        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.364     2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X10Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.005     2.423    
    SLICE_X10Y190        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                      0.005     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.154ns (routing 0.505ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.559ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.154     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y190        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.206     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X10Y190        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.364     2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X10Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.005     2.423    
    SLICE_X10Y190        FDPE (Remov_GFF_SLICEL_C_PRE)
                                                      0.005     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.154ns (routing 0.505ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.559ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.154     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y190        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.206     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X10Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.364     2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X10Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.005     2.423    
    SLICE_X10Y190        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.154ns (routing 0.505ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.559ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.154     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y190        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.206     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X10Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.364     2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X10Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.005     2.423    
    SLICE_X10Y190        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.154ns (routing 0.505ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.559ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.154     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y190        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.206     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X10Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.364     2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X10Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.005     2.423    
    SLICE_X10Y190        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.154ns (routing 0.505ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.559ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.154     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y190        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.206     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X10Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.364     2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X10Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.005     2.423    
    SLICE_X10Y190        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.154ns (routing 0.505ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.559ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.271     0.271 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.299    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.299 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.704    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.974 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.167     1.141    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.168 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.154     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X12Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y190        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.212     2.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X10Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  hb_gtwiz_reset_clk_freerun_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.527     0.527 r  clk_wiz_0_inst/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.575    clk_wiz_0_inst/inst/clkin1_ibufds/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.575 r  clk_wiz_0_inst/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.032    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.825 r  clk_wiz_0_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.209     1.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.065 r  clk_wiz_0_inst/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1127, routed)        1.367     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X10Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.005     2.426    
    SLICE_X10Y190        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     2.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.363ns (12.161%)  route 2.622ns (87.839%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 37.939 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.957ns (routing 0.706ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     7.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.830     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.957    37.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.837    38.776    
                         clock uncertainty           -0.035    38.741    
    SLICE_X15Y194        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    38.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.659    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                 29.594    

Slack (MET) :             29.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.363ns (12.161%)  route 2.622ns (87.839%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 37.939 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.957ns (routing 0.706ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     7.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.830     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.957    37.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.837    38.776    
                         clock uncertainty           -0.035    38.741    
    SLICE_X15Y194        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    38.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.659    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                 29.594    

Slack (MET) :             29.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.363ns (12.202%)  route 2.612ns (87.798%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 37.937 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.706ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     7.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.820     9.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.955    37.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.837    38.774    
                         clock uncertainty           -0.035    38.739    
    SLICE_X15Y194        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    38.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                 29.602    

Slack (MET) :             29.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.363ns (12.202%)  route 2.612ns (87.798%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 37.937 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.706ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     7.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.820     9.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.955    37.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.837    38.774    
                         clock uncertainty           -0.035    38.739    
    SLICE_X15Y194        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    38.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                 29.602    

Slack (MET) :             29.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.363ns (12.202%)  route 2.612ns (87.798%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 37.937 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.706ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     7.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.820     9.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.955    37.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.837    38.774    
                         clock uncertainty           -0.035    38.739    
    SLICE_X15Y194        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    38.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                 29.602    

Slack (MET) :             29.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.363ns (12.202%)  route 2.612ns (87.798%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 37.937 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.706ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     7.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.820     9.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.955    37.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.837    38.774    
                         clock uncertainty           -0.035    38.739    
    SLICE_X15Y194        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    38.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                 29.602    

Slack (MET) :             29.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.363ns (12.202%)  route 2.612ns (87.798%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 37.937 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.706ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     7.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.820     9.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.955    37.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.837    38.774    
                         clock uncertainty           -0.035    38.739    
    SLICE_X15Y194        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    38.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                 29.602    

Slack (MET) :             29.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.363ns (12.202%)  route 2.612ns (87.798%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 37.937 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.706ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     7.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.820     9.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.955    37.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.837    38.774    
                         clock uncertainty           -0.035    38.739    
    SLICE_X15Y194        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    38.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                 29.602    

Slack (MET) :             29.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.363ns (12.202%)  route 2.612ns (87.798%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 37.937 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.706ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     7.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.820     9.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.955    37.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.837    38.774    
                         clock uncertainty           -0.035    38.739    
    SLICE_X15Y194        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    38.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                 29.602    

Slack (MET) :             29.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.363ns (12.202%)  route 2.612ns (87.798%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 37.937 - 33.000 ) 
    Source Clock Delay      (SCD):    6.080ns
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 0.767ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.706ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.626     3.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         2.371     6.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y191        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.460     6.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X58Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     6.788 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.332     7.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X57Y191        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     7.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.820     9.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.907    35.907    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.955    37.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.837    38.774    
                         clock uncertainty           -0.035    38.739    
    SLICE_X15Y194        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    38.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                 29.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.654ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Net Delay (Source):      1.000ns (routing 0.372ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.412ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.000     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y184         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.179     3.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X8Y183         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.191     3.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X8Y183         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.696     2.958    
    SLICE_X8Y183         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.654ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Net Delay (Source):      1.000ns (routing 0.372ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.412ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.000     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y184         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.179     3.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X8Y183         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.191     3.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X8Y183         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.696     2.958    
    SLICE_X8Y183         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     2.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.654ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Net Delay (Source):      1.000ns (routing 0.372ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.412ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.000     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y184         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.179     3.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X8Y183         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.191     3.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X8Y183         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.696     2.958    
    SLICE_X8Y183         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     2.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.654ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Net Delay (Source):      1.000ns (routing 0.372ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.412ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.000     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y184         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.179     3.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X8Y183         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.191     3.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X8Y183         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.696     2.958    
    SLICE_X8Y183         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     2.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.654ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Net Delay (Source):      1.000ns (routing 0.372ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.412ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.000     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y184         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.179     3.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X8Y183         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.191     3.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X8Y183         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.696     2.958    
    SLICE_X8Y183         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     2.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.654ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Net Delay (Source):      1.000ns (routing 0.372ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.412ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.000     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y184         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.179     3.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X8Y183         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.191     3.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X8Y183         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.696     2.958    
    SLICE_X8Y183         FDPE (Remov_GFF_SLICEL_C_PRE)
                                                      0.005     2.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.049ns (21.586%)  route 0.178ns (78.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.652ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Net Delay (Source):      1.000ns (routing 0.372ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.412ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.000     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y184         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.178     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X7Y183         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.189     3.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X7Y183         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.696     2.956    
    SLICE_X7Y183         FDPE (Remov_GFF_SLICEL_C_PRE)
                                                      0.005     2.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.049ns (21.586%)  route 0.178ns (78.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.652ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Net Delay (Source):      1.000ns (routing 0.372ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.412ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.000     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y184         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.178     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X7Y183         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.189     3.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X7Y183         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.696     2.956    
    SLICE_X7Y183         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     2.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.049ns (21.586%)  route 0.178ns (78.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.652ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Net Delay (Source):      1.000ns (routing 0.372ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.412ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.000     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y184         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.178     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X7Y183         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.189     3.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X7Y183         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.696     2.956    
    SLICE_X7Y183         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     2.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.049ns (21.586%)  route 0.178ns (78.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.652ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Net Delay (Source):      1.000ns (routing 0.372ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.412ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.827     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.000     2.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y184         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.178     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X7Y183         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.432     2.432    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.189     3.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y183         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.696     2.956    
    SLICE_X7Y183         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.120    





