{"timestamp": "2025-08-03T10:39:27.919122", "file_path": "designs/adder_16bit.v", "filename": "adder_16bit.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 9711}
{"timestamp": "2025-08-03T10:39:50.028493", "file_path": "testbenches/adder_16bit_tb.v", "filename": "adder_16bit_tb.v", "category": "testbenches", "description": "由enhanced_real_verilog_agent创建的testbench文件", "size_bytes": 5320}
{"timestamp": "2025-08-03T10:41:15.146039", "file_path": "designs/adder_16bit_v1.v", "filename": "adder_16bit_v1.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 4971}
{"timestamp": "2025-08-03T10:41:27.960703", "file_path": "testbenches/adder_16bit_tb_v1.v", "filename": "adder_16bit_tb_v1.v", "category": "testbenches", "description": "由enhanced_real_verilog_agent创建的testbench文件", "size_bytes": 2963}
