#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jan 26 09:52:17 2024
# Process ID: 6736
# Current directory: C:/Users/PC/Documents/GitHub/S4_APP2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6740 C:\Users\PC\Documents\GitHub\S4_APP2\pb_logique_seq.xpr
# Log file: C:/Users/PC/Documents/GitHub/S4_APP2/vivado.log
# Journal file: C:/Users/PC/Documents/GitHub/S4_APP2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/PC/Documents/GitHub/S4_APP2/pb_logique_seq.xpr
update_compile_order -fileset sources_1
update_module_reference design_1_calcul_param_1_0_0
update_module_reference design_1_module_commande_0_0
generate_target Simulation [get_files C:/Users/PC/Documents/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/PC/Documents/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/PC/Documents/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/PC/Documents/GitHub/S4_APP2/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/PC/Documents/GitHub/S4_APP2/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/PC/Documents/GitHub/S4_APP2/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/PC/Documents/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/PC/Documents/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/PC/Documents/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/PC/Documents/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/PC/Documents/GitHub/S4_APP2/module_commande_tb_behav.wcfg
source circuit_tr_signal.tcl
run 600 us
current_wave_config {module_commande_tb_behav.wcfg}
add_wave {{/circuit_tr_signal/design_1_i/M5_parametre_1}} 
run 600 us
relaunch_sim
run 600 us
relaunch_sim
run 600 us
relaunch_sim
run 1 ms
run 1 ms
relaunch_sim
run 1 ms
current_wave_config {module_commande_tb_behav.wcfg}
add_wave {{/circuit_tr_signal/design_1_i/M5_parametre_1}} 
current_wave_config {module_commande_tb_behav.wcfg}
add_wave {{/circuit_tr_signal/design_1_i/M5_parametre_1/U0}} 
run 1 ms
close_sim
launch_simulation
open_wave_config C:/Users/PC/Documents/GitHub/S4_APP2/module_commande_tb_behav.wcfg
source circuit_tr_signal.tcl
run 1 ms
current_wave_config {module_commande_tb_behav.wcfg}
add_wave {{/circuit_tr_signal/design_1_i/M5_parametre_1/U0}} 
current_wave_config {module_commande_tb_behav.wcfg}
add_wave {{/circuit_tr_signal/design_1_i/M5_parametre_1}} 
run 1 ms
run 1 ms
relaunch_sim
run 1 ms
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top simul_module_sig_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
relaunch_sim
run 1 ms
launch_simulation
launch_simulation
close_sim
