
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002070                       # Number of seconds simulated
sim_ticks                                  2070016000                       # Number of ticks simulated
final_tick                               3408375350500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  29887                       # Simulator instruction rate (inst/s)
host_op_rate                                    56308                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              618611813                       # Simulator tick rate (ticks/s)
host_mem_usage                                2982912                       # Number of bytes of host memory used
host_seconds                                     3.35                       # Real time elapsed on the host
sim_insts                                      100007                       # Number of instructions simulated
sim_ops                                        188419                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             72                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             24                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0       146368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             146464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           72                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            72                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu.data           16                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              16                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         2287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data              2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             34782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             11594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.ruby.dir_cntrl0     70708632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              70755009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        34782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            34782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data             7729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 7729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            34782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            19324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0     70708632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             70762738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      2287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4872                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2287                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2287                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 146368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  146368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2067514000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2287                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    144.935580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.166792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   146.730333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          534     52.92%     52.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          324     32.11%     85.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           77      7.63%     92.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           39      3.87%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      1.09%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      0.59%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      0.89%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.30%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            6      0.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1009                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0       146368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 70708632.203809052706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         2287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0    110103247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     48143.09                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     67221997                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               110103247                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11435000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29393.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48143.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        70.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1276                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     904028.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    55.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4091220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2166945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 8468040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         135835440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             41739960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              5517600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       542704410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       167337120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         95484840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1003345575                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            484.704261                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1961432499                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      8524001                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      57460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    338028250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    435773500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      40144500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1190074749                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3127320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1662210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 7861140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         74371440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             28700640                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3541440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       280700490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       100659360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        279875700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              780499740                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            377.050100                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1995907500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6099500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      31460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1120130000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    262152500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34599000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    615564000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2070005000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           3                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                  36                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads                    1                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   4                       # number of times the CC registers were written
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        15     75.00%     75.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::MemRead                        3     15.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.iobus.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                  11556                       # delay histogram for all message
system.ruby.delayHist::mean                  0.934406                       # delay histogram for all message
system.ruby.delayHist::stdev                 2.929583                       # delay histogram for all message
system.ruby.delayHist                    |       10696     92.56%     92.56% |         794      6.87%     99.43% |          51      0.44%     99.87% |          12      0.10%     99.97% |           2      0.02%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    11556                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples       101159                      
system.ruby.outstanding_req_hist_seqr::mean     2.488904                      
system.ruby.outstanding_req_hist_seqr::gmean     2.273200                      
system.ruby.outstanding_req_hist_seqr::stdev     1.041353                      
system.ruby.outstanding_req_hist_seqr    |       14974     14.80%     14.80% |       71009     70.20%     85.00% |       14125     13.96%     98.96% |         997      0.99%     99.95% |          51      0.05%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       101159                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples         101156                      
system.ruby.latency_hist_seqr::mean        100.558079                      
system.ruby.latency_hist_seqr::gmean        57.782452                      
system.ruby.latency_hist_seqr::stdev        49.095584                      
system.ruby.latency_hist_seqr            |       98338     97.21%     97.21% |        2724      2.69%     99.91% |          12      0.01%     99.92% |           8      0.01%     99.93% |          17      0.02%     99.94% |           8      0.01%     99.95% |           1      0.00%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |          48      0.05%    100.00%
system.ruby.latency_hist_seqr::total           101156                      
system.ruby.hit_latency_hist_seqr::bucket_size           16                      
system.ruby.hit_latency_hist_seqr::max_bucket          159                      
system.ruby.hit_latency_hist_seqr::samples        98356                      
system.ruby.hit_latency_hist_seqr::mean     98.776587                      
system.ruby.hit_latency_hist_seqr::gmean    56.297181                      
system.ruby.hit_latency_hist_seqr::stdev    41.572261                      
system.ruby.hit_latency_hist_seqr        |       15013     15.26%     15.26% |           0      0.00%     15.26% |           0      0.00%     15.26% |           0      0.00%     15.26% |           0      0.00%     15.26% |           0      0.00%     15.26% |           0      0.00%     15.26% |       82430     83.81%     99.07% |         913      0.93%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        98356                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples         2800                      
system.ruby.miss_latency_hist_seqr::mean   163.136786                      
system.ruby.miss_latency_hist_seqr::gmean   144.231469                      
system.ruby.miss_latency_hist_seqr::stdev   149.504470                      
system.ruby.miss_latency_hist_seqr       |         895     31.96%     31.96% |        1811     64.68%     96.64% |          12      0.43%     97.07% |           8      0.29%     97.36% |          17      0.61%     97.96% |           8      0.29%     98.25% |           1      0.04%     98.29% |           0      0.00%     98.29% |           0      0.00%     98.29% |          48      1.71%    100.00%
system.ruby.miss_latency_hist_seqr::total         2800                      
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4002.994542                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.981039                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000744                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.981160                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.l0_cntrl0.L0cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l0_cntrl0.L0cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l0_cntrl0.L0cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l0_cntrl0.buffrequest.avg_buf_msgs     0.020249                       # Average number of messages in buffer
system.ruby.l0_cntrl0.buffrequest.avg_stall_time  4003.622798                       # Average number of cycles messages are stalled in this MB
system.ruby.l0_cntrl0.buffresponse.avg_buf_msgs     2.024912                       # Average number of messages in buffer
system.ruby.l0_cntrl0.buffresponse.avg_stall_time 49989.058056                       # Average number of cycles messages are stalled in this MB
system.ruby.l0_cntrl0.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits        54605                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         1592                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        56197                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        43754                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1208                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        44962                       # Number of cache demand accesses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.024777                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.173670                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.001861                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   999.993720                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToBuff.avg_buf_msgs     0.040499                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToBuff.avg_stall_time   999.806765                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromBuff.avg_buf_msgs     0.020249                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromBuff.avg_stall_time 53786.358173                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.000931                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3903.555697                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load         5192                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store           28                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store          428                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load        35574                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.000378                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.979348                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles           321                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.001105                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.991788                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000931                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4936.352183                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_hits          513                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses         2287                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses         2800                       # Number of cache demand accesses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.000931                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   499.980193                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3499.875967                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000378                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3501.070765                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.020249                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  3503.720986                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers07.avg_buf_msgs     0.048003                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers07.avg_stall_time 51286.915777                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.percent_links_utilized     5.062262                      
system.ruby.network.routers0.msg_count.Control::3        83832                      
system.ruby.network.routers0.msg_count.Response_Data::3        83832                      
system.ruby.network.routers0.msg_bytes.Control::3       670656                      
system.ruby.network.routers0.msg_bytes.Response_Data::3      6035904                      
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.000931                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  3403.576953                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.020249                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time 53286.480998                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.001749                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  2434.999899                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers06.avg_buf_msgs     0.000378                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers06.avg_stall_time  1001.178856                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers07.avg_buf_msgs     0.020479                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers07.avg_stall_time  1504.111321                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.percent_links_utilized     5.279838                      
system.ruby.network.routers1.msg_count.Control::0         2800                      
system.ruby.network.routers1.msg_count.Control::3        83832                      
system.ruby.network.routers1.msg_count.Response_Data::1         2800                      
system.ruby.network.routers1.msg_count.Response_Data::3        83831                      
system.ruby.network.routers1.msg_count.Response_Control::1         1053                      
system.ruby.network.routers1.msg_count.Response_Control::2         1563                      
system.ruby.network.routers1.msg_count.Writeback_Data::0          546                      
system.ruby.network.routers1.msg_count.Writeback_Control::0          507                      
system.ruby.network.routers1.msg_bytes.Control::0        22400                      
system.ruby.network.routers1.msg_bytes.Control::3       670656                      
system.ruby.network.routers1.msg_bytes.Response_Data::1       201600                      
system.ruby.network.routers1.msg_bytes.Response_Data::3      6035832                      
system.ruby.network.routers1.msg_bytes.Response_Control::1         8424                      
system.ruby.network.routers1.msg_bytes.Response_Control::2        12504                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0        39312                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0         4056                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.000931                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  4436.357376                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers01.avg_stall_time  2999.896378                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_buf_msgs     0.000378                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers02.avg_stall_time  3001.092866                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.000568                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time  1503.020508                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers04.avg_buf_msgs     0.000963                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers04.avg_stall_time  1009.561279                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.percent_links_utilized     0.355716                      
system.ruby.network.routers2.msg_count.Control::0         5087                      
system.ruby.network.routers2.msg_count.Response_Data::1         5087                      
system.ruby.network.routers2.msg_count.Response_Control::1         1053                      
system.ruby.network.routers2.msg_count.Response_Control::2         1563                      
system.ruby.network.routers2.msg_count.Writeback_Data::0          546                      
system.ruby.network.routers2.msg_count.Writeback_Control::0          507                      
system.ruby.network.routers2.msg_bytes.Control::0        40696                      
system.ruby.network.routers2.msg_bytes.Response_Data::1       366264                      
system.ruby.network.routers2.msg_bytes.Response_Control::1         8424                      
system.ruby.network.routers2.msg_bytes.Response_Control::2        12504                      
system.ruby.network.routers2.msg_bytes.Writeback_Data::0        39312                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0         4056                      
system.ruby.network.routers3.port_buffers00.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers00.avg_stall_time  3503.000218                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time   999.961836                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.percent_links_utilized     0.138103                      
system.ruby.network.routers3.msg_count.Control::0         2287                      
system.ruby.network.routers3.msg_count.Response_Data::1         2287                      
system.ruby.network.routers3.msg_bytes.Control::0        18296                      
system.ruby.network.routers3.msg_bytes.Response_Data::1       164664                      
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.int_link_buffers03.avg_buf_msgs     0.020249                       # Average number of messages in buffer
system.ruby.network.int_link_buffers03.avg_stall_time 51786.793918                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers04.avg_buf_msgs     0.000931                       # Average number of messages in buffer
system.ruby.network.int_link_buffers04.avg_stall_time  2934.995672                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers06.avg_buf_msgs     0.000378                       # Average number of messages in buffer
system.ruby.network.int_link_buffers06.avg_stall_time  1501.157721                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers07.avg_buf_msgs     0.020249                       # Average number of messages in buffer
system.ruby.network.int_link_buffers07.avg_stall_time  2004.014099                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers08.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.network.int_link_buffers08.avg_stall_time  2003.015798                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers09.avg_buf_msgs     0.000931                       # Average number of messages in buffer
system.ruby.network.int_link_buffers09.avg_stall_time  1509.540989                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers13.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.network.int_link_buffers13.avg_stall_time  1499.942392                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers27.avg_buf_msgs     0.020249                       # Average number of messages in buffer
system.ruby.network.int_link_buffers27.avg_stall_time  3003.818932                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers29.avg_buf_msgs     0.000931                       # Average number of messages in buffer
system.ruby.network.int_link_buffers29.avg_stall_time  2903.597967                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers31.avg_buf_msgs     0.020249                       # Average number of messages in buffer
system.ruby.network.int_link_buffers31.avg_stall_time 52786.603581                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers32.avg_buf_msgs     0.000931                       # Average number of messages in buffer
system.ruby.network.int_link_buffers32.avg_stall_time  3936.362328                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers33.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.network.int_link_buffers33.avg_stall_time  2499.916547                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers34.avg_buf_msgs     0.000378                       # Average number of messages in buffer
system.ruby.network.int_link_buffers34.avg_stall_time  2501.114726                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers36.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.network.int_link_buffers36.avg_stall_time  3003.005653                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.020249                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time  2503.916636                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.001361                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time  2403.618740                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers07.avg_buf_msgs     0.020250                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers07.avg_stall_time 52286.725923                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers08.avg_buf_msgs     0.000953                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers08.avg_stall_time  3436.367038                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers09.avg_buf_msgs     0.000553                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers09.avg_stall_time  1999.936474                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers10.avg_buf_msgs     0.000378                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers10.avg_stall_time  2001.136344                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers12.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers12.avg_stall_time  2503.010846                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.percent_links_utilized     1.805984                      
system.ruby.network.routers6.msg_count.Control::0         5087                      
system.ruby.network.routers6.msg_count.Control::3        83832                      
system.ruby.network.routers6.msg_count.Response_Data::1         5087                      
system.ruby.network.routers6.msg_count.Response_Data::3        83832                      
system.ruby.network.routers6.msg_count.Response_Control::1         1053                      
system.ruby.network.routers6.msg_count.Response_Control::2         1563                      
system.ruby.network.routers6.msg_count.Writeback_Data::0          546                      
system.ruby.network.routers6.msg_count.Writeback_Control::0          507                      
system.ruby.network.routers6.msg_bytes.Control::0        40696                      
system.ruby.network.routers6.msg_bytes.Control::3       670656                      
system.ruby.network.routers6.msg_bytes.Response_Data::1       366264                      
system.ruby.network.routers6.msg_bytes.Response_Data::3      6035904                      
system.ruby.network.routers6.msg_bytes.Response_Control::1         8424                      
system.ruby.network.routers6.msg_bytes.Response_Control::2        12504                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::0        39312                      
system.ruby.network.routers6.msg_bytes.Writeback_Control::0         4056                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.network.msg_count.Control          266757                      
system.ruby.network.msg_count.Response_Data       266756                      
system.ruby.network.msg_count.Response_Control         7848                      
system.ruby.network.msg_count.Writeback_Data         1638                      
system.ruby.network.msg_count.Writeback_Control         1521                      
system.ruby.network.msg_byte.Control          2134056                      
system.ruby.network.msg_byte.Response_Data     19206432                      
system.ruby.network.msg_byte.Response_Control        62784                      
system.ruby.network.msg_byte.Writeback_Data       117936                      
system.ruby.network.msg_byte.Writeback_Control        12168                      
system.switch_cpus.branchPred.lookups           58036                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted        58036                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        16361                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        51330                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS            6639                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         3087                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        51330                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits          117                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        51213                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        13256                       # Number of mispredicted indirect branches.
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               62522                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses               24965                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  1333                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                   195                       # TLB misses on write requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses               45734                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                   410                       # TLB misses on write requests
system.switch_cpus.pwrStateResidencyTicks::OFF   2070016000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                  4140010                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       903587                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                 304477                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches               58036                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches         6756                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                168662                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           33956                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              23755                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1900                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         9003                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         8552                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines             45003                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         15552                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             191                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1132439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.513026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.882625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1045860     92.35%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             4041      0.36%     92.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             3556      0.31%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             4285      0.38%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             4983      0.44%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             2377      0.21%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             4714      0.42%     94.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             4122      0.36%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            58501      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1132439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.014018                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.073545                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           822800                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        208819                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles             83215                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles           623                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          16978                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts         565109                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles          16978                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           824294                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          127758                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        77450                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles             81464                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles          4491                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts         559484                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            62                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           3189                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents             32                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents            131                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       617865                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1461821                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups       885937                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups          650                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        212768                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           405067                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          508                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          460                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts             18123                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads        84598                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        37534                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads         4963                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         1111                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             543295                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1459                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            515804                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        13230                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       356322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       644039                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1230                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1132439                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.455481                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.248060                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       947169     83.64%     83.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        56723      5.01%     88.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        44133      3.90%     92.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        24171      2.13%     94.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        27159      2.40%     97.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        16556      1.46%     98.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        10962      0.97%     99.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         3414      0.30%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2152      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1132439                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            2217     18.43%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     18.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           9647     80.18%     98.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            75      0.62%     99.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           88      0.73%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            4      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         1851      0.36%      0.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        313753     60.83%     61.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           26      0.01%     61.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            82      0.02%     61.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           16      0.00%     61.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     61.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     61.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     61.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     61.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     61.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     61.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           12      0.00%     61.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           37      0.01%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           27      0.01%     61.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           36      0.01%     61.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           20      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       172196     33.38%     94.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        27100      5.25%     99.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          612      0.12%     99.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           36      0.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         515804                       # Type of FU issued
system.switch_cpus.iq.rate                   0.124590                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               12031                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023325                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2187582                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes       900512                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       368505                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         1726                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          700                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          214                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         525093                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses             891                       # Number of floating point alu accesses
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7468                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        57251                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          200                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        24537                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        40242                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          16978                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          106299                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          1179                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       544754                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts          385                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts         84598                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts        37534                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          821                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1075                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          138                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3094                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        16651                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        19745                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        499584                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        167346                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        14700                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               192137                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches            30582                       # Number of branches executed
system.switch_cpus.iew.exec_stores              24791                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.120672                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 370887                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                368719                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            259011                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            410176                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.089062                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.631463                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts       356336                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          229                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        16855                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1070712                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.175957                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.813437                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       996534     93.07%     93.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1        30269      2.83%     95.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        15230      1.42%     97.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        11676      1.09%     98.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         7088      0.66%     99.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         3067      0.29%     99.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         2212      0.21%     99.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         1405      0.13%     99.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         3231      0.30%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1070712                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       100000                       # Number of instructions committed
system.switch_cpus.commit.committedOps         188399                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                  40334                       # Number of memory references committed
system.switch_cpus.commit.loads                 27337                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  26                       # Number of memory barriers committed
system.switch_cpus.commit.branches              18444                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts                126                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            185554                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         2085                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass          166      0.09%      0.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       147729     78.41%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           18      0.01%     78.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.04%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            3      0.00%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            8      0.00%     78.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           10      0.01%     78.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           16      0.01%     78.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           32      0.02%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            6      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        27305     14.49%     93.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        12981      6.89%     99.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           32      0.02%     99.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           16      0.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       188399                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events          3231                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              1612183                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1151338                       # The number of ROB writes
system.switch_cpus.timesIdled                   37280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3007571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              100000                       # Number of Instructions Simulated
system.switch_cpus.committedOps                188399                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      41.400100                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                41.400100                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.024155                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.024155                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads           739855                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          305260                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads               323                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              238                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads            150377                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            73379                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads          274359                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            212                       # number of misc regfile writes
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 3408375350500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.throttle0.link_utilization     1.012456                      
system.ruby.network.routers0.throttle0.msg_count.Control::3        83832                      
system.ruby.network.routers0.throttle0.msg_bytes.Control::3       670656                      
system.ruby.network.routers0.throttle1.link_utilization     9.112067                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::3        83832                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::3      6035904                      
system.ruby.network.routers1.throttle0.link_utilization     9.429058                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1         2800                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::3        83831                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::1         1053                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1       201600                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::3      6035832                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::1         8424                      
system.ruby.network.routers1.throttle1.link_utilization     1.130619                      
system.ruby.network.routers1.throttle1.msg_count.Control::0         2800                      
system.ruby.network.routers1.throttle1.msg_count.Control::3        83832                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::2         1563                      
system.ruby.network.routers1.throttle1.msg_count.Writeback_Data::0          546                      
system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::0          507                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0        22400                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::3       670656                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::2        12504                      
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Data::0        39312                      
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::0         4056                      
system.ruby.network.routers2.throttle0.link_utilization     0.366748                      
system.ruby.network.routers2.throttle0.msg_count.Control::0         2800                      
system.ruby.network.routers2.throttle0.msg_count.Response_Data::1         2287                      
system.ruby.network.routers2.throttle0.msg_count.Response_Control::2         1563                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Data::0          546                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0          507                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0        22400                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::1       164664                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Control::2        12504                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Data::0        39312                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0         4056                      
system.ruby.network.routers2.throttle1.link_utilization     0.344683                      
system.ruby.network.routers2.throttle1.msg_count.Control::0         2287                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         2800                      
system.ruby.network.routers2.throttle1.msg_count.Response_Control::1         1053                      
system.ruby.network.routers2.throttle1.msg_bytes.Control::0        18296                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1       201600                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Control::1         8424                      
system.ruby.network.routers3.throttle0.link_utilization     0.027621                      
system.ruby.network.routers3.throttle0.msg_count.Control::0         2287                      
system.ruby.network.routers3.throttle0.msg_bytes.Control::0        18296                      
system.ruby.network.routers3.throttle1.link_utilization     0.248585                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1         2287                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1       164664                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.throttle0.link_utilization     1.012456                      
system.ruby.network.routers6.throttle0.msg_count.Control::3        83832                      
system.ruby.network.routers6.throttle0.msg_bytes.Control::3       670656                      
system.ruby.network.routers6.throttle1.link_utilization     9.429082                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1         2800                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::3        83832                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::1         1053                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1       201600                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::3      6035904                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::1         8424                      
system.ruby.network.routers6.throttle2.link_utilization     0.366748                      
system.ruby.network.routers6.throttle2.msg_count.Control::0         2800                      
system.ruby.network.routers6.throttle2.msg_count.Response_Data::1         2287                      
system.ruby.network.routers6.throttle2.msg_count.Response_Control::2         1563                      
system.ruby.network.routers6.throttle2.msg_count.Writeback_Data::0          546                      
system.ruby.network.routers6.throttle2.msg_count.Writeback_Control::0          507                      
system.ruby.network.routers6.throttle2.msg_bytes.Control::0        22400                      
system.ruby.network.routers6.throttle2.msg_bytes.Response_Data::1       164664                      
system.ruby.network.routers6.throttle2.msg_bytes.Response_Control::2        12504                      
system.ruby.network.routers6.throttle2.msg_bytes.Writeback_Data::0        39312                      
system.ruby.network.routers6.throttle2.msg_bytes.Writeback_Control::0         4056                      
system.ruby.network.routers6.throttle3.link_utilization     0.027621                      
system.ruby.network.routers6.throttle3.msg_count.Control::0         2287                      
system.ruby.network.routers6.throttle3.msg_bytes.Control::0        18296                      
system.ruby.network.routers6.throttle4.link_utilization            0                      
system.ruby.network.routers6.throttle5.link_utilization            0                      
system.ruby.delayVCHist.vnet_0::bucket_size            4                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           39                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          5416                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         1.286189                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        3.195461                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        4790     88.44%     88.44% |          29      0.54%     88.98% |         540      9.97%     98.95% |          31      0.57%     99.52% |          18      0.33%     99.85% |           6      0.11%     99.96% |           0      0.00%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            5416                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          6140                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.624104                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        2.634752                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        5877     95.72%     95.72% |         223      3.63%     99.35% |          27      0.44%     99.79% |          10      0.16%     99.95% |           2      0.03%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            6140                       # delay histogram for vnet_1
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples        41009                      
system.ruby.LD.latency_hist_seqr::mean     118.636568                      
system.ruby.LD.latency_hist_seqr::gmean    117.958494                      
system.ruby.LD.latency_hist_seqr::stdev     27.047152                      
system.ruby.LD.latency_hist_seqr         |       38984     95.06%     95.06% |        1980      4.83%     99.89% |           7      0.02%     99.91% |           5      0.01%     99.92% |           8      0.02%     99.94% |           5      0.01%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |          20      0.05%    100.00%
system.ruby.LD.latency_hist_seqr::total         41009                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size           16                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket          159                      
system.ruby.LD.hit_latency_hist_seqr::samples        39590                      
system.ruby.LD.hit_latency_hist_seqr::mean   117.030639                      
system.ruby.LD.hit_latency_hist_seqr::gmean   116.990184                      
system.ruby.LD.hit_latency_hist_seqr::stdev     3.142710                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       38803     98.01%     98.01% |         787      1.99%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        39590                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         1419                      
system.ruby.LD.miss_latency_hist_seqr::mean   163.441860                      
system.ruby.LD.miss_latency_hist_seqr::gmean   148.458557                      
system.ruby.LD.miss_latency_hist_seqr::stdev   137.110947                      
system.ruby.LD.miss_latency_hist_seqr    |         181     12.76%     12.76% |        1193     84.07%     96.83% |           7      0.49%     97.32% |           5      0.35%     97.67% |           8      0.56%     98.24% |           5      0.35%     98.59% |           0      0.00%     98.59% |           0      0.00%     98.59% |           0      0.00%     98.59% |          20      1.41%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         1419                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples        12984                      
system.ruby.ST.latency_hist_seqr::mean       3.016097                      
system.ruby.ST.latency_hist_seqr::gmean      1.039216                      
system.ruby.ST.latency_hist_seqr::stdev     38.813159                      
system.ruby.ST.latency_hist_seqr         |       12926     99.55%     99.55% |          45      0.35%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           1      0.01%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |          12      0.09%    100.00%
system.ruby.ST.latency_hist_seqr::total         12984                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        12885                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.000078                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.000054                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.008810                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       12884     99.99%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        12885                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples           99                      
system.ruby.ST.miss_latency_hist_seqr::mean   265.404040                      
system.ruby.ST.miss_latency_hist_seqr::gmean   154.153033                      
system.ruby.ST.miss_latency_hist_seqr::stdev   359.848634                      
system.ruby.ST.miss_latency_hist_seqr    |          41     41.41%     41.41% |          45     45.45%     86.87% |           0      0.00%     86.87% |           0      0.00%     86.87% |           1      1.01%     87.88% |           0      0.00%     87.88% |           0      0.00%     87.88% |           0      0.00%     87.88% |           0      0.00%     87.88% |          12     12.12%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           99                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples        44961                      
system.ruby.IFETCH.latency_hist_seqr::mean   116.865817                      
system.ruby.IFETCH.latency_hist_seqr::gmean   116.420420                      
system.ruby.IFETCH.latency_hist_seqr::stdev    21.879142                      
system.ruby.IFETCH.latency_hist_seqr     |       44274     98.47%     98.47% |         653      1.45%     99.92% |           5      0.01%     99.94% |           3      0.01%     99.94% |           8      0.02%     99.96% |           3      0.01%     99.97% |           1      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |          14      0.03%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total        44961                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size           16                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket          159                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples        43753                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean   115.809476                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean   115.792604                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     2.017635                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       43627     99.71%     99.71% |         126      0.29%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total        43753                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         1208                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   155.125828                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   141.606983                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   127.193193                      
system.ruby.IFETCH.miss_latency_hist_seqr |         647     53.56%     53.56% |         527     43.63%     97.19% |           5      0.41%     97.60% |           3      0.25%     97.85% |           8      0.66%     98.51% |           3      0.25%     98.76% |           1      0.08%     98.84% |           0      0.00%     98.84% |           0      0.00%     98.84% |          14      1.16%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         1208                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples         2176                      
system.ruby.RMW_Read.latency_hist_seqr::mean     6.109835                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.170831                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    43.825625                      
system.ruby.RMW_Read.latency_hist_seqr   |        2128     97.79%     97.79% |          46      2.11%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           2      0.09%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total         2176                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples         2102                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.000476                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.000330                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.021811                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        2101     99.95%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total         2102                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           74                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   151.243243                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   102.337924                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev   187.408484                      
system.ruby.RMW_Read.miss_latency_hist_seqr |          26     35.14%     35.14% |          46     62.16%     97.30% |           0      0.00%     97.30% |           0      0.00%     97.30% |           0      0.00%     97.30% |           0      0.00%     97.30% |           0      0.00%     97.30% |           0      0.00%     97.30% |           0      0.00%     97.30% |           2      2.70%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           74                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           13                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           13                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples           13                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total           13                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           13                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           13                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           13                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           13                      
system.ruby.Directory_Controller.Fetch           2287      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         2287      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2287      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2287      0.00%      0.00%
system.ruby.L0Cache_Controller.Load             83832      0.00%      0.00%
system.ruby.L0Cache_Controller.NP.Load          83832      0.00%      0.00%
system.ruby.L1Cache_Controller.Load             41011      0.00%      0.00%
system.ruby.L1Cache_Controller.Ifetch           44962      0.00%      0.00%
system.ruby.L1Cache_Controller.Store            15186      0.00%      0.00%
system.ruby.L1Cache_Controller.L1_Replacement         1777      0.00%      0.00%
system.ruby.L1Cache_Controller.Data_Exclusive          395      0.00%      0.00%
system.ruby.L1Cache_Controller.Data_all_Acks          266      0.00%      0.00%
system.ruby.L1Cache_Controller.Data_Exclusive_M          995      0.00%      0.00%
system.ruby.L1Cache_Controller.Data_all_Acks_M         1144      0.00%      0.00%
system.ruby.L1Cache_Controller.WB_Ack            1053      0.00%      0.00%
system.ruby.L1Cache_Controller.CALL_BACK        83831      0.00%      0.00%
system.ruby.L1Cache_Controller.NP.Load           1419      0.00%      0.00%
system.ruby.L1Cache_Controller.NP.Ifetch         1208      0.00%      0.00%
system.ruby.L1Cache_Controller.NP.Store           173      0.00%      0.00%
system.ruby.L1Cache_Controller.S.Load               2      0.00%      0.00%
system.ruby.L1Cache_Controller.S.Ifetch         43754      0.00%      0.00%
system.ruby.L1Cache_Controller.S.L1_Replacement          724      0.00%      0.00%
system.ruby.L1Cache_Controller.E.Load           13490      0.00%      0.00%
system.ruby.L1Cache_Controller.E.Store            639      0.00%      0.00%
system.ruby.L1Cache_Controller.E.L1_Replacement          507      0.00%      0.00%
system.ruby.L1Cache_Controller.M.Load           26100      0.00%      0.00%
system.ruby.L1Cache_Controller.M.Store          14374      0.00%      0.00%
system.ruby.L1Cache_Controller.M.L1_Replacement          546      0.00%      0.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive          395      0.00%      0.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks           93      0.00%      0.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive_M          995      0.00%      0.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks_M         1144      0.00%      0.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks          173      0.00%      0.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack         1053      0.00%      0.00%
system.ruby.L1Cache_Controller.SB.CALL_BACK          395      0.00%      0.00%
system.ruby.L1Cache_Controller.SB_S.CALL_BACK           93      0.00%      0.00%
system.ruby.L1Cache_Controller.SB_SS.CALL_BACK        43755      0.00%      0.00%
system.ruby.L1Cache_Controller.SB_EE.CALL_BACK        13490      0.00%      0.00%
system.ruby.L1Cache_Controller.SB_MM.CALL_BACK        26098      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1208      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1419      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            173      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           1053      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2287      0.00%      0.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock         1563      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1144      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          995      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          148      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR           64      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           29      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS          395      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         1053      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          995      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1144      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          148      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1563      0.00%      0.00%
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
