

================================================================
== Vitis HLS Report for 'p_sum'
================================================================
* Date:           Wed Feb  9 15:34:29 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.886 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.43>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read25"   --->   Operation 7 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_7 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14"   --->   Operation 8 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_p = trunc i128 %p_read_7" [../src/ban_s3.cpp:56]   --->   Operation 9 'trunc' 'c_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln56_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_7, i32 32, i32 63" [../src/ban_s3.cpp:56]   --->   Operation 10 'partselect' 'trunc_ln56_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %trunc_ln56_2" [../src/ban_s3.cpp:56]   --->   Operation 11 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln56_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_7, i32 64, i32 95" [../src/ban_s3.cpp:56]   --->   Operation 12 'partselect' 'trunc_ln56_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bitcast_ln56_2 = bitcast i32 %trunc_ln56_3" [../src/ban_s3.cpp:56]   --->   Operation 13 'bitcast' 'bitcast_ln56_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln56_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_7, i32 96, i32 127" [../src/ban_s3.cpp:56]   --->   Operation 14 'partselect' 'trunc_ln56_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bitcast_ln56_3 = bitcast i32 %trunc_ln56_4" [../src/ban_s3.cpp:56]   --->   Operation 15 'bitcast' 'bitcast_ln56_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban_s3.cpp:60]   --->   Operation 16 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %trunc_ln" [../src/ban_s3.cpp:60]   --->   Operation 17 'bitcast' 'bitcast_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [4/4] (6.43ns)   --->   "%add2 = fadd i32 %bitcast_ln56, i32 %bitcast_ln60" [../src/ban_s3.cpp:69]   --->   Operation 18 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln19 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:70]   --->   Operation 19 'partselect' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bitcast_ln70 = bitcast i32 %trunc_ln19" [../src/ban_s3.cpp:70]   --->   Operation 20 'bitcast' 'bitcast_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [4/4] (6.43ns)   --->   "%add3 = fadd i32 %bitcast_ln56_2, i32 %bitcast_ln70" [../src/ban_s3.cpp:70]   --->   Operation 21 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln20 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:71]   --->   Operation 22 'partselect' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bitcast_ln71 = bitcast i32 %trunc_ln20" [../src/ban_s3.cpp:71]   --->   Operation 23 'bitcast' 'bitcast_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [4/4] (6.43ns)   --->   "%add4 = fadd i32 %bitcast_ln56_3, i32 %bitcast_ln71" [../src/ban_s3.cpp:71]   --->   Operation 24 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%diff_p_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %diff_p"   --->   Operation 25 'read' 'diff_p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [3/4] (6.43ns)   --->   "%add2 = fadd i32 %bitcast_ln56, i32 %bitcast_ln60" [../src/ban_s3.cpp:69]   --->   Operation 26 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [3/4] (6.43ns)   --->   "%add3 = fadd i32 %bitcast_ln56_2, i32 %bitcast_ln70" [../src/ban_s3.cpp:70]   --->   Operation 27 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [3/4] (6.43ns)   --->   "%add4 = fadd i32 %bitcast_ln56_3, i32 %bitcast_ln71" [../src/ban_s3.cpp:71]   --->   Operation 28 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.44ns)   --->   "%icmp_ln58 = icmp_ne  i2 %diff_p_read, i2 1" [../src/ban_s3.cpp:58]   --->   Operation 29 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.44ns)   --->   "%icmp_ln58_1 = icmp_ne  i2 %diff_p_read, i2 2" [../src/ban_s3.cpp:58]   --->   Operation 30 'icmp' 'icmp_ln58_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.28ns)   --->   "%and_ln58 = and i1 %icmp_ln58, i1 %icmp_ln58_1" [../src/ban_s3.cpp:58]   --->   Operation 31 'and' 'and_ln58' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.44ns)   --->   "%icmp_ln58_2 = icmp_eq  i2 %diff_p_read, i2 2" [../src/ban_s3.cpp:58]   --->   Operation 32 'icmp' 'icmp_ln58_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.44ns)   --->   "%icmp_ln58_3 = icmp_eq  i2 %diff_p_read, i2 1" [../src/ban_s3.cpp:58]   --->   Operation 33 'icmp' 'icmp_ln58_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 34 [2/4] (6.43ns)   --->   "%add2 = fadd i32 %bitcast_ln56, i32 %bitcast_ln60" [../src/ban_s3.cpp:69]   --->   Operation 34 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [2/4] (6.43ns)   --->   "%add3 = fadd i32 %bitcast_ln56_2, i32 %bitcast_ln70" [../src/ban_s3.cpp:70]   --->   Operation 35 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [2/4] (6.43ns)   --->   "%add4 = fadd i32 %bitcast_ln56_3, i32 %bitcast_ln71" [../src/ban_s3.cpp:71]   --->   Operation 36 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [4/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln56_2, i32 %bitcast_ln60" [../src/ban_s3.cpp:60]   --->   Operation 37 'fadd' 'add' <Predicate = (icmp_ln58_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [4/4] (6.43ns)   --->   "%add7 = fadd i32 %bitcast_ln56_3, i32 %bitcast_ln70" [../src/ban_s3.cpp:61]   --->   Operation 38 'fadd' 'add7' <Predicate = (icmp_ln58_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [4/4] (6.43ns)   --->   "%add5 = fadd i32 %bitcast_ln56_3, i32 %bitcast_ln60" [../src/ban_s3.cpp:65]   --->   Operation 39 'fadd' 'add5' <Predicate = (icmp_ln58_2 & !icmp_ln58_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 40 [1/4] (6.43ns)   --->   "%add2 = fadd i32 %bitcast_ln56, i32 %bitcast_ln60" [../src/ban_s3.cpp:69]   --->   Operation 40 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/4] (6.43ns)   --->   "%add3 = fadd i32 %bitcast_ln56_2, i32 %bitcast_ln70" [../src/ban_s3.cpp:70]   --->   Operation 41 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/4] (6.43ns)   --->   "%add4 = fadd i32 %bitcast_ln56_3, i32 %bitcast_ln71" [../src/ban_s3.cpp:71]   --->   Operation 42 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [3/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln56_2, i32 %bitcast_ln60" [../src/ban_s3.cpp:60]   --->   Operation 43 'fadd' 'add' <Predicate = (icmp_ln58_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [3/4] (6.43ns)   --->   "%add7 = fadd i32 %bitcast_ln56_3, i32 %bitcast_ln70" [../src/ban_s3.cpp:61]   --->   Operation 44 'fadd' 'add7' <Predicate = (icmp_ln58_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [3/4] (6.43ns)   --->   "%add5 = fadd i32 %bitcast_ln56_3, i32 %bitcast_ln60" [../src/ban_s3.cpp:65]   --->   Operation 45 'fadd' 'add5' <Predicate = (icmp_ln58_2 & !icmp_ln58_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 46 [2/2] (2.78ns)   --->   "%tmp_281 = fcmp_oeq  i32 %add2, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 46 'fcmp' 'tmp_281' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [2/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln56_2, i32 %bitcast_ln60" [../src/ban_s3.cpp:60]   --->   Operation 47 'fadd' 'add' <Predicate = (icmp_ln58_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [2/4] (6.43ns)   --->   "%add7 = fadd i32 %bitcast_ln56_3, i32 %bitcast_ln70" [../src/ban_s3.cpp:61]   --->   Operation 48 'fadd' 'add7' <Predicate = (icmp_ln58_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [2/4] (6.43ns)   --->   "%add5 = fadd i32 %bitcast_ln56_3, i32 %bitcast_ln60" [../src/ban_s3.cpp:65]   --->   Operation 49 'fadd' 'add5' <Predicate = (icmp_ln58_2 & !icmp_ln58_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [2/2] (2.78ns)   --->   "%tmp_283 = fcmp_oeq  i32 %add3, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 50 'fcmp' 'tmp_283' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/2] (2.78ns)   --->   "%tmp_285 = fcmp_oeq  i32 %add4, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 51 'fcmp' 'tmp_285' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %add2" [../src/ban_s3.cpp:32]   --->   Operation 52 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 53 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32" [../src/ban_s3.cpp:32]   --->   Operation 54 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.84ns)   --->   "%icmp_ln32 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 55 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (1.05ns)   --->   "%icmp_ln32_15 = icmp_eq  i23 %trunc_ln32, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 56 'icmp' 'icmp_ln32_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32_15, i1 %icmp_ln32" [../src/ban_s3.cpp:32]   --->   Operation 57 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/2] (2.78ns)   --->   "%tmp_281 = fcmp_oeq  i32 %add2, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 58 'fcmp' 'tmp_281' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %or_ln32, i1 %tmp_281" [../src/ban_s3.cpp:32]   --->   Operation 59 'and' 'and_ln32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_7)   --->   "%xor_ln32 = xor i1 %and_ln32, i1 1" [../src/ban_s3.cpp:32]   --->   Operation 60 'xor' 'xor_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln56_2, i32 %bitcast_ln60" [../src/ban_s3.cpp:60]   --->   Operation 61 'fadd' 'add' <Predicate = (icmp_ln58_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/4] (6.43ns)   --->   "%add7 = fadd i32 %bitcast_ln56_3, i32 %bitcast_ln70" [../src/ban_s3.cpp:61]   --->   Operation 62 'fadd' 'add7' <Predicate = (icmp_ln58_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/4] (6.43ns)   --->   "%add5 = fadd i32 %bitcast_ln56_3, i32 %bitcast_ln60" [../src/ban_s3.cpp:65]   --->   Operation 63 'fadd' 'add5' <Predicate = (icmp_ln58_2 & !icmp_ln58_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %add3" [../src/ban_s3.cpp:35]   --->   Operation 64 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 65 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [../src/ban_s3.cpp:35]   --->   Operation 66 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_282, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 67 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.05ns)   --->   "%icmp_ln35_15 = icmp_eq  i23 %trunc_ln35, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 68 'icmp' 'icmp_ln35_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35 = or i1 %icmp_ln35_15, i1 %icmp_ln35" [../src/ban_s3.cpp:35]   --->   Operation 69 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/2] (2.78ns)   --->   "%tmp_283 = fcmp_oeq  i32 %add3, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 70 'fcmp' 'tmp_283' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_283" [../src/ban_s3.cpp:35]   --->   Operation 71 'and' 'and_ln35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_18)   --->   "%xor_ln35 = xor i1 %and_ln35, i1 1" [../src/ban_s3.cpp:35]   --->   Operation 72 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %add4" [../src/ban_s3.cpp:43]   --->   Operation 73 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 74 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %bitcast_ln43" [../src/ban_s3.cpp:43]   --->   Operation 75 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.84ns)   --->   "%icmp_ln43 = icmp_ne  i8 %tmp_284, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 76 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (1.05ns)   --->   "%icmp_ln43_15 = icmp_eq  i23 %trunc_ln43, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 77 'icmp' 'icmp_ln43_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_15)   --->   "%or_ln43 = or i1 %icmp_ln43_15, i1 %icmp_ln43" [../src/ban_s3.cpp:43]   --->   Operation 78 'or' 'or_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/2] (2.78ns)   --->   "%tmp_285 = fcmp_oeq  i32 %add4, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 79 'fcmp' 'tmp_285' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_15)   --->   "%and_ln43 = and i1 %or_ln43, i1 %tmp_285" [../src/ban_s3.cpp:43]   --->   Operation 80 'and' 'and_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_15)   --->   "%xor_ln43 = xor i1 %and_ln43, i1 1" [../src/ban_s3.cpp:43]   --->   Operation 81 'xor' 'xor_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.28ns)   --->   "%and_ln32_9 = and i1 %and_ln58, i1 %and_ln32" [../src/ban_s3.cpp:32]   --->   Operation 82 'and' 'and_ln32_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_18 = and i1 %and_ln32_9, i1 %xor_ln35" [../src/ban_s3.cpp:35]   --->   Operation 83 'and' 'and_ln35_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln43)   --->   "%select_ln35 = select i1 %and_ln35_18, i32 %add3, i32 %add2" [../src/ban_s3.cpp:35]   --->   Operation 84 'select' 'select_ln35' <Predicate = (!icmp_ln58_2 & !icmp_ln58_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_15)   --->   "%and_ln43_14 = and i1 %and_ln35, i1 %xor_ln43" [../src/ban_s3.cpp:43]   --->   Operation 85 'and' 'and_ln43_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43_15 = and i1 %and_ln43_14, i1 %and_ln32_9" [../src/ban_s3.cpp:43]   --->   Operation 86 'and' 'and_ln43_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln43 = select i1 %and_ln43_15, i32 %add4, i32 %select_ln35" [../src/ban_s3.cpp:43]   --->   Operation 87 'select' 'select_ln43' <Predicate = (!icmp_ln58_2 & !icmp_ln58_3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%select_ln58 = select i1 %icmp_ln58_2, i32 %bitcast_ln56, i32 %select_ln43" [../src/ban_s3.cpp:58]   --->   Operation 88 'select' 'select_ln58' <Predicate = (!icmp_ln58_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln58_1 = select i1 %icmp_ln58_3, i32 %bitcast_ln56, i32 %select_ln58" [../src/ban_s3.cpp:58]   --->   Operation 89 'select' 'select_ln58_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_31)   --->   "%select_ln35_8 = select i1 %and_ln35_18, i32 %add4, i32 %add3" [../src/ban_s3.cpp:35]   --->   Operation 90 'select' 'select_ln35_8' <Predicate = (!icmp_ln58_2 & !icmp_ln58_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln43_31 = select i1 %and_ln43_15, i32 %add3, i32 %select_ln35_8" [../src/ban_s3.cpp:43]   --->   Operation 91 'select' 'select_ln43_31' <Predicate = (!icmp_ln58_2 & !icmp_ln58_3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3)   --->   "%select_ln58_2 = select i1 %icmp_ln58_2, i32 %bitcast_ln56_2, i32 %select_ln43_31" [../src/ban_s3.cpp:58]   --->   Operation 92 'select' 'select_ln58_2' <Predicate = (!icmp_ln58_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln58_3 = select i1 %icmp_ln58_3, i32 %add, i32 %select_ln58_2" [../src/ban_s3.cpp:58]   --->   Operation 93 'select' 'select_ln58_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.28ns)   --->   "%or_ln43_13 = or i1 %and_ln43_15, i1 %and_ln35_18" [../src/ban_s3.cpp:43]   --->   Operation 94 'or' 'or_ln43_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%select_ln43_32 = select i1 %or_ln43_13, i32 0, i32 %add4" [../src/ban_s3.cpp:43]   --->   Operation 95 'select' 'select_ln43_32' <Predicate = (!icmp_ln58_2 & !icmp_ln58_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%select_ln58_4 = select i1 %icmp_ln58_2, i32 %add5, i32 %select_ln43_32" [../src/ban_s3.cpp:58]   --->   Operation 96 'select' 'select_ln58_4' <Predicate = (!icmp_ln58_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln58_5 = select i1 %icmp_ln58_3, i32 %add7, i32 %select_ln58_4" [../src/ban_s3.cpp:58]   --->   Operation 97 'select' 'select_ln58_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_7)   --->   "%and_ln32_10 = and i1 %and_ln58, i1 %xor_ln32" [../src/ban_s3.cpp:32]   --->   Operation 98 'and' 'and_ln32_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.28ns)   --->   "%or_ln58 = or i1 %icmp_ln58_3, i1 %icmp_ln58_2" [../src/ban_s3.cpp:58]   --->   Operation 99 'or' 'or_ln58' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln58)   --->   "%select_ln58_6 = select i1 %and_ln43_15, i32 4294967294, i32 4294967295" [../src/ban_s3.cpp:58]   --->   Operation 100 'select' 'select_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln58 = add i32 %c_p, i32 %select_ln58_6" [../src/ban_s3.cpp:58]   --->   Operation 101 'add' 'add_ln58' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln58_7 = select i1 %and_ln32_10, i32 %c_p, i32 0" [../src/ban_s3.cpp:58]   --->   Operation 102 'select' 'select_ln58_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node c_p_11)   --->   "%select_ln58_8 = select i1 %or_ln58, i32 %c_p, i32 %add_ln58" [../src/ban_s3.cpp:58]   --->   Operation 103 'select' 'select_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node c_p_11)   --->   "%or_ln58_1 = or i1 %or_ln58, i1 %or_ln43_13" [../src/ban_s3.cpp:58]   --->   Operation 104 'or' 'or_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.44ns) (out node of the LUT)   --->   "%c_p_11 = select i1 %or_ln58_1, i32 %select_ln58_8, i32 %select_ln58_7" [../src/ban_s3.cpp:58]   --->   Operation 105 'select' 'c_p_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %c_p_11" [../src/ban_s3.cpp:76]   --->   Operation 106 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %select_ln58_1" [../src/ban_s3.cpp:76]   --->   Operation 107 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %select_ln58_3" [../src/ban_s3.cpp:76]   --->   Operation 108 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln58_5" [../src/ban_s3.cpp:76]   --->   Operation 109 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln76 = ret i128 %mrv_3" [../src/ban_s3.cpp:76]   --->   Operation 110 'ret' 'ret_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.44ns
The critical path consists of the following:
	wire read operation ('p_read') on port 'p_read25' [5]  (0 ns)
	'fadd' operation ('add2', ../src/ban_s3.cpp:69) [16]  (6.44 ns)

 <State 2>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/ban_s3.cpp:69) [16]  (6.44 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/ban_s3.cpp:69) [16]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/ban_s3.cpp:69) [16]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/ban_s3.cpp:60) [32]  (6.44 ns)

 <State 6>: 6.89ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/ban_s3.cpp:60) [32]  (6.44 ns)
	'select' operation ('this.num[1]', ../src/ban_s3.cpp:58) [69]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
